
Banaszek_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007994  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000260  08007b64  08007b64  00008b64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007dc4  08007dc4  00009070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007dc4  08007dc4  00008dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007dcc  08007dcc  00009070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007dcc  08007dcc  00008dcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007dd0  08007dd0  00008dd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08007dd4  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001af8  20000070  08007e44  00009070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b68  08007e44  00009b68  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00009070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5b1  00000000  00000000  000090a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000261d  00000000  00000000  00017651  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf0  00000000  00000000  00019c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000097a  00000000  00000000  0001a860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022cf5  00000000  00000000  0001b1da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011590  00000000  00000000  0003decf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d304f  00000000  00000000  0004f45f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001224ae  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003620  00000000  00000000  001224f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00125b14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007b4c 	.word	0x08007b4c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08007b4c 	.word	0x08007b4c

08000210 <strcmp>:
 8000210:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000218:	2a01      	cmp	r2, #1
 800021a:	bf28      	it	cs
 800021c:	429a      	cmpcs	r2, r3
 800021e:	d0f7      	beq.n	8000210 <strcmp>
 8000220:	1ad0      	subs	r0, r2, r3
 8000222:	4770      	bx	lr

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b988 	b.w	8000608 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	468e      	mov	lr, r1
 8000318:	4604      	mov	r4, r0
 800031a:	4688      	mov	r8, r1
 800031c:	2b00      	cmp	r3, #0
 800031e:	d14a      	bne.n	80003b6 <__udivmoddi4+0xa6>
 8000320:	428a      	cmp	r2, r1
 8000322:	4617      	mov	r7, r2
 8000324:	d962      	bls.n	80003ec <__udivmoddi4+0xdc>
 8000326:	fab2 f682 	clz	r6, r2
 800032a:	b14e      	cbz	r6, 8000340 <__udivmoddi4+0x30>
 800032c:	f1c6 0320 	rsb	r3, r6, #32
 8000330:	fa01 f806 	lsl.w	r8, r1, r6
 8000334:	fa20 f303 	lsr.w	r3, r0, r3
 8000338:	40b7      	lsls	r7, r6
 800033a:	ea43 0808 	orr.w	r8, r3, r8
 800033e:	40b4      	lsls	r4, r6
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	fa1f fc87 	uxth.w	ip, r7
 8000348:	fbb8 f1fe 	udiv	r1, r8, lr
 800034c:	0c23      	lsrs	r3, r4, #16
 800034e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000352:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000356:	fb01 f20c 	mul.w	r2, r1, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0x62>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f101 30ff 	add.w	r0, r1, #4294967295
 8000364:	f080 80ea 	bcs.w	800053c <__udivmoddi4+0x22c>
 8000368:	429a      	cmp	r2, r3
 800036a:	f240 80e7 	bls.w	800053c <__udivmoddi4+0x22c>
 800036e:	3902      	subs	r1, #2
 8000370:	443b      	add	r3, r7
 8000372:	1a9a      	subs	r2, r3, r2
 8000374:	b2a3      	uxth	r3, r4
 8000376:	fbb2 f0fe 	udiv	r0, r2, lr
 800037a:	fb0e 2210 	mls	r2, lr, r0, r2
 800037e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000382:	fb00 fc0c 	mul.w	ip, r0, ip
 8000386:	459c      	cmp	ip, r3
 8000388:	d909      	bls.n	800039e <__udivmoddi4+0x8e>
 800038a:	18fb      	adds	r3, r7, r3
 800038c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000390:	f080 80d6 	bcs.w	8000540 <__udivmoddi4+0x230>
 8000394:	459c      	cmp	ip, r3
 8000396:	f240 80d3 	bls.w	8000540 <__udivmoddi4+0x230>
 800039a:	443b      	add	r3, r7
 800039c:	3802      	subs	r0, #2
 800039e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80003a2:	eba3 030c 	sub.w	r3, r3, ip
 80003a6:	2100      	movs	r1, #0
 80003a8:	b11d      	cbz	r5, 80003b2 <__udivmoddi4+0xa2>
 80003aa:	40f3      	lsrs	r3, r6
 80003ac:	2200      	movs	r2, #0
 80003ae:	e9c5 3200 	strd	r3, r2, [r5]
 80003b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d905      	bls.n	80003c6 <__udivmoddi4+0xb6>
 80003ba:	b10d      	cbz	r5, 80003c0 <__udivmoddi4+0xb0>
 80003bc:	e9c5 0100 	strd	r0, r1, [r5]
 80003c0:	2100      	movs	r1, #0
 80003c2:	4608      	mov	r0, r1
 80003c4:	e7f5      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003c6:	fab3 f183 	clz	r1, r3
 80003ca:	2900      	cmp	r1, #0
 80003cc:	d146      	bne.n	800045c <__udivmoddi4+0x14c>
 80003ce:	4573      	cmp	r3, lr
 80003d0:	d302      	bcc.n	80003d8 <__udivmoddi4+0xc8>
 80003d2:	4282      	cmp	r2, r0
 80003d4:	f200 8105 	bhi.w	80005e2 <__udivmoddi4+0x2d2>
 80003d8:	1a84      	subs	r4, r0, r2
 80003da:	eb6e 0203 	sbc.w	r2, lr, r3
 80003de:	2001      	movs	r0, #1
 80003e0:	4690      	mov	r8, r2
 80003e2:	2d00      	cmp	r5, #0
 80003e4:	d0e5      	beq.n	80003b2 <__udivmoddi4+0xa2>
 80003e6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ea:	e7e2      	b.n	80003b2 <__udivmoddi4+0xa2>
 80003ec:	2a00      	cmp	r2, #0
 80003ee:	f000 8090 	beq.w	8000512 <__udivmoddi4+0x202>
 80003f2:	fab2 f682 	clz	r6, r2
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	f040 80a4 	bne.w	8000544 <__udivmoddi4+0x234>
 80003fc:	1a8a      	subs	r2, r1, r2
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	b280      	uxth	r0, r0
 8000406:	b2bc      	uxth	r4, r7
 8000408:	2101      	movs	r1, #1
 800040a:	fbb2 fcfe 	udiv	ip, r2, lr
 800040e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000412:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000416:	fb04 f20c 	mul.w	r2, r4, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d907      	bls.n	800042e <__udivmoddi4+0x11e>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000424:	d202      	bcs.n	800042c <__udivmoddi4+0x11c>
 8000426:	429a      	cmp	r2, r3
 8000428:	f200 80e0 	bhi.w	80005ec <__udivmoddi4+0x2dc>
 800042c:	46c4      	mov	ip, r8
 800042e:	1a9b      	subs	r3, r3, r2
 8000430:	fbb3 f2fe 	udiv	r2, r3, lr
 8000434:	fb0e 3312 	mls	r3, lr, r2, r3
 8000438:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800043c:	fb02 f404 	mul.w	r4, r2, r4
 8000440:	429c      	cmp	r4, r3
 8000442:	d907      	bls.n	8000454 <__udivmoddi4+0x144>
 8000444:	18fb      	adds	r3, r7, r3
 8000446:	f102 30ff 	add.w	r0, r2, #4294967295
 800044a:	d202      	bcs.n	8000452 <__udivmoddi4+0x142>
 800044c:	429c      	cmp	r4, r3
 800044e:	f200 80ca 	bhi.w	80005e6 <__udivmoddi4+0x2d6>
 8000452:	4602      	mov	r2, r0
 8000454:	1b1b      	subs	r3, r3, r4
 8000456:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800045a:	e7a5      	b.n	80003a8 <__udivmoddi4+0x98>
 800045c:	f1c1 0620 	rsb	r6, r1, #32
 8000460:	408b      	lsls	r3, r1
 8000462:	fa22 f706 	lsr.w	r7, r2, r6
 8000466:	431f      	orrs	r7, r3
 8000468:	fa0e f401 	lsl.w	r4, lr, r1
 800046c:	fa20 f306 	lsr.w	r3, r0, r6
 8000470:	fa2e fe06 	lsr.w	lr, lr, r6
 8000474:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000478:	4323      	orrs	r3, r4
 800047a:	fa00 f801 	lsl.w	r8, r0, r1
 800047e:	fa1f fc87 	uxth.w	ip, r7
 8000482:	fbbe f0f9 	udiv	r0, lr, r9
 8000486:	0c1c      	lsrs	r4, r3, #16
 8000488:	fb09 ee10 	mls	lr, r9, r0, lr
 800048c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000490:	fb00 fe0c 	mul.w	lr, r0, ip
 8000494:	45a6      	cmp	lr, r4
 8000496:	fa02 f201 	lsl.w	r2, r2, r1
 800049a:	d909      	bls.n	80004b0 <__udivmoddi4+0x1a0>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f100 3aff 	add.w	sl, r0, #4294967295
 80004a2:	f080 809c 	bcs.w	80005de <__udivmoddi4+0x2ce>
 80004a6:	45a6      	cmp	lr, r4
 80004a8:	f240 8099 	bls.w	80005de <__udivmoddi4+0x2ce>
 80004ac:	3802      	subs	r0, #2
 80004ae:	443c      	add	r4, r7
 80004b0:	eba4 040e 	sub.w	r4, r4, lr
 80004b4:	fa1f fe83 	uxth.w	lr, r3
 80004b8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004bc:	fb09 4413 	mls	r4, r9, r3, r4
 80004c0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004c4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c8:	45a4      	cmp	ip, r4
 80004ca:	d908      	bls.n	80004de <__udivmoddi4+0x1ce>
 80004cc:	193c      	adds	r4, r7, r4
 80004ce:	f103 3eff 	add.w	lr, r3, #4294967295
 80004d2:	f080 8082 	bcs.w	80005da <__udivmoddi4+0x2ca>
 80004d6:	45a4      	cmp	ip, r4
 80004d8:	d97f      	bls.n	80005da <__udivmoddi4+0x2ca>
 80004da:	3b02      	subs	r3, #2
 80004dc:	443c      	add	r4, r7
 80004de:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004e2:	eba4 040c 	sub.w	r4, r4, ip
 80004e6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ea:	4564      	cmp	r4, ip
 80004ec:	4673      	mov	r3, lr
 80004ee:	46e1      	mov	r9, ip
 80004f0:	d362      	bcc.n	80005b8 <__udivmoddi4+0x2a8>
 80004f2:	d05f      	beq.n	80005b4 <__udivmoddi4+0x2a4>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x1fe>
 80004f6:	ebb8 0203 	subs.w	r2, r8, r3
 80004fa:	eb64 0409 	sbc.w	r4, r4, r9
 80004fe:	fa04 f606 	lsl.w	r6, r4, r6
 8000502:	fa22 f301 	lsr.w	r3, r2, r1
 8000506:	431e      	orrs	r6, r3
 8000508:	40cc      	lsrs	r4, r1
 800050a:	e9c5 6400 	strd	r6, r4, [r5]
 800050e:	2100      	movs	r1, #0
 8000510:	e74f      	b.n	80003b2 <__udivmoddi4+0xa2>
 8000512:	fbb1 fcf2 	udiv	ip, r1, r2
 8000516:	0c01      	lsrs	r1, r0, #16
 8000518:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800051c:	b280      	uxth	r0, r0
 800051e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000522:	463b      	mov	r3, r7
 8000524:	4638      	mov	r0, r7
 8000526:	463c      	mov	r4, r7
 8000528:	46b8      	mov	r8, r7
 800052a:	46be      	mov	lr, r7
 800052c:	2620      	movs	r6, #32
 800052e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000532:	eba2 0208 	sub.w	r2, r2, r8
 8000536:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800053a:	e766      	b.n	800040a <__udivmoddi4+0xfa>
 800053c:	4601      	mov	r1, r0
 800053e:	e718      	b.n	8000372 <__udivmoddi4+0x62>
 8000540:	4610      	mov	r0, r2
 8000542:	e72c      	b.n	800039e <__udivmoddi4+0x8e>
 8000544:	f1c6 0220 	rsb	r2, r6, #32
 8000548:	fa2e f302 	lsr.w	r3, lr, r2
 800054c:	40b7      	lsls	r7, r6
 800054e:	40b1      	lsls	r1, r6
 8000550:	fa20 f202 	lsr.w	r2, r0, r2
 8000554:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000558:	430a      	orrs	r2, r1
 800055a:	fbb3 f8fe 	udiv	r8, r3, lr
 800055e:	b2bc      	uxth	r4, r7
 8000560:	fb0e 3318 	mls	r3, lr, r8, r3
 8000564:	0c11      	lsrs	r1, r2, #16
 8000566:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800056a:	fb08 f904 	mul.w	r9, r8, r4
 800056e:	40b0      	lsls	r0, r6
 8000570:	4589      	cmp	r9, r1
 8000572:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000576:	b280      	uxth	r0, r0
 8000578:	d93e      	bls.n	80005f8 <__udivmoddi4+0x2e8>
 800057a:	1879      	adds	r1, r7, r1
 800057c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000580:	d201      	bcs.n	8000586 <__udivmoddi4+0x276>
 8000582:	4589      	cmp	r9, r1
 8000584:	d81f      	bhi.n	80005c6 <__udivmoddi4+0x2b6>
 8000586:	eba1 0109 	sub.w	r1, r1, r9
 800058a:	fbb1 f9fe 	udiv	r9, r1, lr
 800058e:	fb09 f804 	mul.w	r8, r9, r4
 8000592:	fb0e 1119 	mls	r1, lr, r9, r1
 8000596:	b292      	uxth	r2, r2
 8000598:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800059c:	4542      	cmp	r2, r8
 800059e:	d229      	bcs.n	80005f4 <__udivmoddi4+0x2e4>
 80005a0:	18ba      	adds	r2, r7, r2
 80005a2:	f109 31ff 	add.w	r1, r9, #4294967295
 80005a6:	d2c4      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005a8:	4542      	cmp	r2, r8
 80005aa:	d2c2      	bcs.n	8000532 <__udivmoddi4+0x222>
 80005ac:	f1a9 0102 	sub.w	r1, r9, #2
 80005b0:	443a      	add	r2, r7
 80005b2:	e7be      	b.n	8000532 <__udivmoddi4+0x222>
 80005b4:	45f0      	cmp	r8, lr
 80005b6:	d29d      	bcs.n	80004f4 <__udivmoddi4+0x1e4>
 80005b8:	ebbe 0302 	subs.w	r3, lr, r2
 80005bc:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005c0:	3801      	subs	r0, #1
 80005c2:	46e1      	mov	r9, ip
 80005c4:	e796      	b.n	80004f4 <__udivmoddi4+0x1e4>
 80005c6:	eba7 0909 	sub.w	r9, r7, r9
 80005ca:	4449      	add	r1, r9
 80005cc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005d0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d4:	fb09 f804 	mul.w	r8, r9, r4
 80005d8:	e7db      	b.n	8000592 <__udivmoddi4+0x282>
 80005da:	4673      	mov	r3, lr
 80005dc:	e77f      	b.n	80004de <__udivmoddi4+0x1ce>
 80005de:	4650      	mov	r0, sl
 80005e0:	e766      	b.n	80004b0 <__udivmoddi4+0x1a0>
 80005e2:	4608      	mov	r0, r1
 80005e4:	e6fd      	b.n	80003e2 <__udivmoddi4+0xd2>
 80005e6:	443b      	add	r3, r7
 80005e8:	3a02      	subs	r2, #2
 80005ea:	e733      	b.n	8000454 <__udivmoddi4+0x144>
 80005ec:	f1ac 0c02 	sub.w	ip, ip, #2
 80005f0:	443b      	add	r3, r7
 80005f2:	e71c      	b.n	800042e <__udivmoddi4+0x11e>
 80005f4:	4649      	mov	r1, r9
 80005f6:	e79c      	b.n	8000532 <__udivmoddi4+0x222>
 80005f8:	eba1 0109 	sub.w	r1, r1, r9
 80005fc:	46c4      	mov	ip, r8
 80005fe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000602:	fb09 f804 	mul.w	r8, r9, r4
 8000606:	e7c4      	b.n	8000592 <__udivmoddi4+0x282>

08000608 <__aeabi_idiv0>:
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop

0800060c <is_onetime_mode>:
/**
 * @brief Sprawdza czy tryb to One Time
 * @param mode Komenda trybu BH1750
 * @retval 1 jeśli One Time, 0 jeśli Continuous
 */
static uint8_t is_onetime_mode(uint8_t mode) {
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0
 8000612:	4603      	mov	r3, r0
 8000614:	71fb      	strb	r3, [r7, #7]
	return (mode == 0x20 || mode == 0x21 || mode == 0x23);
 8000616:	79fb      	ldrb	r3, [r7, #7]
 8000618:	2b20      	cmp	r3, #32
 800061a:	d005      	beq.n	8000628 <is_onetime_mode+0x1c>
 800061c:	79fb      	ldrb	r3, [r7, #7]
 800061e:	2b21      	cmp	r3, #33	@ 0x21
 8000620:	d002      	beq.n	8000628 <is_onetime_mode+0x1c>
 8000622:	79fb      	ldrb	r3, [r7, #7]
 8000624:	2b23      	cmp	r3, #35	@ 0x23
 8000626:	d101      	bne.n	800062c <is_onetime_mode+0x20>
 8000628:	2301      	movs	r3, #1
 800062a:	e000      	b.n	800062e <is_onetime_mode+0x22>
 800062c:	2300      	movs	r3, #0
 800062e:	b2db      	uxtb	r3, r3
}
 8000630:	4618      	mov	r0, r3
 8000632:	370c      	adds	r7, #12
 8000634:	46bd      	mov	sp, r7
 8000636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063a:	4770      	bx	lr

0800063c <BH1750_Init_Process>:

/**
 * @brief Automat stanów BH1750 (bez blokowania)
 */
void BH1750_Init_Process(void) {
 800063c:	b580      	push	{r7, lr}
 800063e:	b082      	sub	sp, #8
 8000640:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 8000642:	4b84      	ldr	r3, [pc, #528]	@ (8000854 <BH1750_Init_Process+0x218>)
 8000644:	7a1b      	ldrb	r3, [r3, #8]
 8000646:	2b00      	cmp	r3, #0
 8000648:	f000 80f5 	beq.w	8000836 <BH1750_Init_Process+0x1fa>
		return;
	}

	if (I2C_Error) {
 800064c:	4b82      	ldr	r3, [pc, #520]	@ (8000858 <BH1750_Init_Process+0x21c>)
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d011      	beq.n	800067a <BH1750_Init_Process+0x3e>
		I2C_Error = 0;
 8000656:	4b80      	ldr	r3, [pc, #512]	@ (8000858 <BH1750_Init_Process+0x21c>)
 8000658:	2200      	movs	r2, #0
 800065a:	701a      	strb	r2, [r3, #0]
		bh1750_state = BH1750_STATE_ERROR;
 800065c:	4b7f      	ldr	r3, [pc, #508]	@ (800085c <BH1750_Init_Process+0x220>)
 800065e:	2206      	movs	r2, #6
 8000660:	701a      	strb	r2, [r3, #0]
		bh1750_state_tick = HAL_GetTick();
 8000662:	f002 fb17 	bl	8002c94 <HAL_GetTick>
 8000666:	4603      	mov	r3, r0
 8000668:	4a7d      	ldr	r2, [pc, #500]	@ (8000860 <BH1750_Init_Process+0x224>)
 800066a:	6013      	str	r3, [r2, #0]
		config_step = 0;
 800066c:	4b7d      	ldr	r3, [pc, #500]	@ (8000864 <BH1750_Init_Process+0x228>)
 800066e:	2200      	movs	r2, #0
 8000670:	701a      	strb	r2, [r3, #0]
		onetime_meas_phase = 0;
 8000672:	4b7d      	ldr	r3, [pc, #500]	@ (8000868 <BH1750_Init_Process+0x22c>)
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]
		return;
 8000678:	e0e8      	b.n	800084c <BH1750_Init_Process+0x210>
	}

	switch (bh1750_state) {
 800067a:	4b78      	ldr	r3, [pc, #480]	@ (800085c <BH1750_Init_Process+0x220>)
 800067c:	781b      	ldrb	r3, [r3, #0]
 800067e:	2b06      	cmp	r3, #6
 8000680:	f200 80db 	bhi.w	800083a <BH1750_Init_Process+0x1fe>
 8000684:	a201      	add	r2, pc, #4	@ (adr r2, 800068c <BH1750_Init_Process+0x50>)
 8000686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800068a:	bf00      	nop
 800068c:	080006a9 	.word	0x080006a9
 8000690:	080006b7 	.word	0x080006b7
 8000694:	0800076f 	.word	0x0800076f
 8000698:	080007b1 	.word	0x080007b1
 800069c:	0800083b 	.word	0x0800083b
 80006a0:	080007db 	.word	0x080007db
 80006a4:	080007ff 	.word	0x080007ff
		case BH1750_STATE_IDLE: {
			bh1750_state = BH1750_STATE_CONFIGURING;
 80006a8:	4b6c      	ldr	r3, [pc, #432]	@ (800085c <BH1750_Init_Process+0x220>)
 80006aa:	2201      	movs	r2, #1
 80006ac:	701a      	strb	r2, [r3, #0]
			config_step = 0;
 80006ae:	4b6d      	ldr	r3, [pc, #436]	@ (8000864 <BH1750_Init_Process+0x228>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	701a      	strb	r2, [r3, #0]
			break;
 80006b4:	e0ca      	b.n	800084c <BH1750_Init_Process+0x210>
		}
		
		case BH1750_STATE_CONFIGURING: {
			switch (config_step) {
 80006b6:	4b6b      	ldr	r3, [pc, #428]	@ (8000864 <BH1750_Init_Process+0x228>)
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	2b02      	cmp	r3, #2
 80006bc:	d03b      	beq.n	8000736 <BH1750_Init_Process+0xfa>
 80006be:	2b02      	cmp	r3, #2
 80006c0:	dc45      	bgt.n	800074e <BH1750_Init_Process+0x112>
 80006c2:	2b00      	cmp	r3, #0
 80006c4:	d002      	beq.n	80006cc <BH1750_Init_Process+0x90>
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d010      	beq.n	80006ec <BH1750_Init_Process+0xb0>
 80006ca:	e040      	b.n	800074e <BH1750_Init_Process+0x112>
				case 0: {
					// Wyślij komendę Power On
						if (HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &bh1750_power_on_cmd, 1) == HAL_OK) {
 80006cc:	4b67      	ldr	r3, [pc, #412]	@ (800086c <BH1750_Init_Process+0x230>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	005b      	lsls	r3, r3, #1
 80006d2:	b299      	uxth	r1, r3
 80006d4:	2301      	movs	r3, #1
 80006d6:	4a66      	ldr	r2, [pc, #408]	@ (8000870 <BH1750_Init_Process+0x234>)
 80006d8:	4866      	ldr	r0, [pc, #408]	@ (8000874 <BH1750_Init_Process+0x238>)
 80006da:	f003 f8f5 	bl	80038c8 <HAL_I2C_Master_Transmit_IT>
 80006de:	4603      	mov	r3, r0
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d140      	bne.n	8000766 <BH1750_Init_Process+0x12a>
						config_step = 1;
 80006e4:	4b5f      	ldr	r3, [pc, #380]	@ (8000864 <BH1750_Init_Process+0x228>)
 80006e6:	2201      	movs	r2, #1
 80006e8:	701a      	strb	r2, [r3, #0]
					}
					break;
 80006ea:	e03c      	b.n	8000766 <BH1750_Init_Process+0x12a>
				}
				case 1: {
					// Tryb Continuous: wyślij komendę trybu w init
					// Tryb One Time: pomiń (będzie wysłane przed każdym pomiarem)
					if (is_onetime_mode(bh1750_current_mode)) {
 80006ec:	4b62      	ldr	r3, [pc, #392]	@ (8000878 <BH1750_Init_Process+0x23c>)
 80006ee:	781b      	ldrb	r3, [r3, #0]
 80006f0:	4618      	mov	r0, r3
 80006f2:	f7ff ff8b 	bl	800060c <is_onetime_mode>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d003      	beq.n	8000704 <BH1750_Init_Process+0xc8>
						config_step = 2; // Przejdź do następnego kroku bez wysyłania komendy trybu
 80006fc:	4b59      	ldr	r3, [pc, #356]	@ (8000864 <BH1750_Init_Process+0x228>)
 80006fe:	2202      	movs	r2, #2
 8000700:	701a      	strb	r2, [r3, #0]
						else if ((HAL_GetTick() - bh1750_state_tick) > 500) {
							// Timeout
							I2C_Error = 1;
						}
					}
					break;
 8000702:	e032      	b.n	800076a <BH1750_Init_Process+0x12e>
						if (BH1750_SetMode(bh1750_current_mode) == HAL_OK) {
 8000704:	4b5c      	ldr	r3, [pc, #368]	@ (8000878 <BH1750_Init_Process+0x23c>)
 8000706:	781b      	ldrb	r3, [r3, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f000 f8c3 	bl	8000894 <BH1750_SetMode>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d103      	bne.n	800071c <BH1750_Init_Process+0xe0>
							config_step = 2;
 8000714:	4b53      	ldr	r3, [pc, #332]	@ (8000864 <BH1750_Init_Process+0x228>)
 8000716:	2202      	movs	r2, #2
 8000718:	701a      	strb	r2, [r3, #0]
					break;
 800071a:	e026      	b.n	800076a <BH1750_Init_Process+0x12e>
						else if ((HAL_GetTick() - bh1750_state_tick) > 500) {
 800071c:	f002 faba 	bl	8002c94 <HAL_GetTick>
 8000720:	4602      	mov	r2, r0
 8000722:	4b4f      	ldr	r3, [pc, #316]	@ (8000860 <BH1750_Init_Process+0x224>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	1ad3      	subs	r3, r2, r3
 8000728:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800072c:	d91d      	bls.n	800076a <BH1750_Init_Process+0x12e>
							I2C_Error = 1;
 800072e:	4b4a      	ldr	r3, [pc, #296]	@ (8000858 <BH1750_Init_Process+0x21c>)
 8000730:	2201      	movs	r2, #1
 8000732:	701a      	strb	r2, [r3, #0]
					break;
 8000734:	e019      	b.n	800076a <BH1750_Init_Process+0x12e>
				}
				case 2: {
					bh1750_state = BH1750_STATE_POWERUP_WAIT;
 8000736:	4b49      	ldr	r3, [pc, #292]	@ (800085c <BH1750_Init_Process+0x220>)
 8000738:	2202      	movs	r2, #2
 800073a:	701a      	strb	r2, [r3, #0]
					bh1750_state_tick = HAL_GetTick();
 800073c:	f002 faaa 	bl	8002c94 <HAL_GetTick>
 8000740:	4603      	mov	r3, r0
 8000742:	4a47      	ldr	r2, [pc, #284]	@ (8000860 <BH1750_Init_Process+0x224>)
 8000744:	6013      	str	r3, [r2, #0]
					config_step = 0;
 8000746:	4b47      	ldr	r3, [pc, #284]	@ (8000864 <BH1750_Init_Process+0x228>)
 8000748:	2200      	movs	r2, #0
 800074a:	701a      	strb	r2, [r3, #0]
					break;
 800074c:	e00e      	b.n	800076c <BH1750_Init_Process+0x130>
				}
				default: {
					// Recover from unexpected config_step value
					config_step = 0;
 800074e:	4b45      	ldr	r3, [pc, #276]	@ (8000864 <BH1750_Init_Process+0x228>)
 8000750:	2200      	movs	r2, #0
 8000752:	701a      	strb	r2, [r3, #0]
					bh1750_state = BH1750_STATE_ERROR;
 8000754:	4b41      	ldr	r3, [pc, #260]	@ (800085c <BH1750_Init_Process+0x220>)
 8000756:	2206      	movs	r2, #6
 8000758:	701a      	strb	r2, [r3, #0]
					bh1750_state_tick = HAL_GetTick();
 800075a:	f002 fa9b 	bl	8002c94 <HAL_GetTick>
 800075e:	4603      	mov	r3, r0
 8000760:	4a3f      	ldr	r2, [pc, #252]	@ (8000860 <BH1750_Init_Process+0x224>)
 8000762:	6013      	str	r3, [r2, #0]
					break;
 8000764:	e002      	b.n	800076c <BH1750_Init_Process+0x130>
					break;
 8000766:	bf00      	nop
 8000768:	e070      	b.n	800084c <BH1750_Init_Process+0x210>
					break;
 800076a:	bf00      	nop
				}
			}
			break;
 800076c:	e06e      	b.n	800084c <BH1750_Init_Process+0x210>
		}
		
		case BH1750_STATE_POWERUP_WAIT: {
			// Tryb One Time: pomiń czekanie (będzie czekanie po wysłaniu komendy trybu w pomiarze)
			if (is_onetime_mode(bh1750_current_mode)) {
 800076e:	4b42      	ldr	r3, [pc, #264]	@ (8000878 <BH1750_Init_Process+0x23c>)
 8000770:	781b      	ldrb	r3, [r3, #0]
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff ff4a 	bl	800060c <is_onetime_mode>
 8000778:	4603      	mov	r3, r0
 800077a:	2b00      	cmp	r3, #0
 800077c:	d003      	beq.n	8000786 <BH1750_Init_Process+0x14a>
				bh1750_state = BH1750_STATE_READY;
 800077e:	4b37      	ldr	r3, [pc, #220]	@ (800085c <BH1750_Init_Process+0x220>)
 8000780:	2204      	movs	r2, #4
 8000782:	701a      	strb	r2, [r3, #0]
				uint32_t wait_time = (bh1750_current_mode == 0x13) ? 16 : 120;
				if ((HAL_GetTick() - bh1750_state_tick) >= wait_time) {
					bh1750_state = BH1750_STATE_READY;
				}
			}
			break;
 8000784:	e05b      	b.n	800083e <BH1750_Init_Process+0x202>
				uint32_t wait_time = (bh1750_current_mode == 0x13) ? 16 : 120;
 8000786:	4b3c      	ldr	r3, [pc, #240]	@ (8000878 <BH1750_Init_Process+0x23c>)
 8000788:	781b      	ldrb	r3, [r3, #0]
 800078a:	2b13      	cmp	r3, #19
 800078c:	d101      	bne.n	8000792 <BH1750_Init_Process+0x156>
 800078e:	2310      	movs	r3, #16
 8000790:	e000      	b.n	8000794 <BH1750_Init_Process+0x158>
 8000792:	2378      	movs	r3, #120	@ 0x78
 8000794:	603b      	str	r3, [r7, #0]
				if ((HAL_GetTick() - bh1750_state_tick) >= wait_time) {
 8000796:	f002 fa7d 	bl	8002c94 <HAL_GetTick>
 800079a:	4602      	mov	r2, r0
 800079c:	4b30      	ldr	r3, [pc, #192]	@ (8000860 <BH1750_Init_Process+0x224>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	1ad3      	subs	r3, r2, r3
 80007a2:	683a      	ldr	r2, [r7, #0]
 80007a4:	429a      	cmp	r2, r3
 80007a6:	d84a      	bhi.n	800083e <BH1750_Init_Process+0x202>
					bh1750_state = BH1750_STATE_READY;
 80007a8:	4b2c      	ldr	r3, [pc, #176]	@ (800085c <BH1750_Init_Process+0x220>)
 80007aa:	2204      	movs	r2, #4
 80007ac:	701a      	strb	r2, [r3, #0]
			break;
 80007ae:	e046      	b.n	800083e <BH1750_Init_Process+0x202>
		}
	
		case BH1750_STATE_MEASURING: {
			// Czekanie po wysłaniu komendy trybu One Time (120ms dla H-Res/H-Res2, 16ms dla L-Res)
			uint32_t wait_time = (bh1750_current_mode == 0x23) ? 16 : 120;
 80007b0:	4b31      	ldr	r3, [pc, #196]	@ (8000878 <BH1750_Init_Process+0x23c>)
 80007b2:	781b      	ldrb	r3, [r3, #0]
 80007b4:	2b23      	cmp	r3, #35	@ 0x23
 80007b6:	d101      	bne.n	80007bc <BH1750_Init_Process+0x180>
 80007b8:	2310      	movs	r3, #16
 80007ba:	e000      	b.n	80007be <BH1750_Init_Process+0x182>
 80007bc:	2378      	movs	r3, #120	@ 0x78
 80007be:	607b      	str	r3, [r7, #4]
			if ((HAL_GetTick() - bh1750_state_tick) >= wait_time) {
 80007c0:	f002 fa68 	bl	8002c94 <HAL_GetTick>
 80007c4:	4602      	mov	r2, r0
 80007c6:	4b26      	ldr	r3, [pc, #152]	@ (8000860 <BH1750_Init_Process+0x224>)
 80007c8:	681b      	ldr	r3, [r3, #0]
 80007ca:	1ad3      	subs	r3, r2, r3
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	429a      	cmp	r2, r3
 80007d0:	d837      	bhi.n	8000842 <BH1750_Init_Process+0x206>
				bh1750_state = BH1750_STATE_READY;
 80007d2:	4b22      	ldr	r3, [pc, #136]	@ (800085c <BH1750_Init_Process+0x220>)
 80007d4:	2204      	movs	r2, #4
 80007d6:	701a      	strb	r2, [r3, #0]
			}
			break;
 80007d8:	e033      	b.n	8000842 <BH1750_Init_Process+0x206>
			break;
		}
		
		case BH1750_STATE_BUSY: {
			// Timeout - jeśli callback nie przyjdzie w rozsądnym czasie
			if ((HAL_GetTick() - bh1750_state_tick) > 500) {
 80007da:	f002 fa5b 	bl	8002c94 <HAL_GetTick>
 80007de:	4602      	mov	r2, r0
 80007e0:	4b1f      	ldr	r3, [pc, #124]	@ (8000860 <BH1750_Init_Process+0x224>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	1ad3      	subs	r3, r2, r3
 80007e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80007ea:	d92c      	bls.n	8000846 <BH1750_Init_Process+0x20a>
				bh1750_state = BH1750_STATE_ERROR;
 80007ec:	4b1b      	ldr	r3, [pc, #108]	@ (800085c <BH1750_Init_Process+0x220>)
 80007ee:	2206      	movs	r2, #6
 80007f0:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();
 80007f2:	f002 fa4f 	bl	8002c94 <HAL_GetTick>
 80007f6:	4603      	mov	r3, r0
 80007f8:	4a19      	ldr	r2, [pc, #100]	@ (8000860 <BH1750_Init_Process+0x224>)
 80007fa:	6013      	str	r3, [r2, #0]
			}
			break;
 80007fc:	e023      	b.n	8000846 <BH1750_Init_Process+0x20a>
		}
		
		case BH1750_STATE_ERROR: {
			// Spróbuj ponownie po 2 sekundach
			if ((HAL_GetTick() - bh1750_state_tick) >= 2000) {
 80007fe:	f002 fa49 	bl	8002c94 <HAL_GetTick>
 8000802:	4602      	mov	r2, r0
 8000804:	4b16      	ldr	r3, [pc, #88]	@ (8000860 <BH1750_Init_Process+0x224>)
 8000806:	681b      	ldr	r3, [r3, #0]
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800080e:	d31c      	bcc.n	800084a <BH1750_Init_Process+0x20e>
				// Reset I2C peripheral jeśli jest w błędnym stanie
				if (hi2c1.State != HAL_I2C_STATE_READY) {
 8000810:	4b18      	ldr	r3, [pc, #96]	@ (8000874 <BH1750_Init_Process+0x238>)
 8000812:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000816:	b2db      	uxtb	r3, r3
 8000818:	2b20      	cmp	r3, #32
 800081a:	d005      	beq.n	8000828 <BH1750_Init_Process+0x1ec>
					HAL_I2C_DeInit(&hi2c1);
 800081c:	4815      	ldr	r0, [pc, #84]	@ (8000874 <BH1750_Init_Process+0x238>)
 800081e:	f003 f80f 	bl	8003840 <HAL_I2C_DeInit>
					HAL_I2C_Init(&hi2c1);
 8000822:	4814      	ldr	r0, [pc, #80]	@ (8000874 <BH1750_Init_Process+0x238>)
 8000824:	f002 fec8 	bl	80035b8 <HAL_I2C_Init>
				}
				
				bh1750_state = BH1750_STATE_IDLE;
 8000828:	4b0c      	ldr	r3, [pc, #48]	@ (800085c <BH1750_Init_Process+0x220>)
 800082a:	2200      	movs	r2, #0
 800082c:	701a      	strb	r2, [r3, #0]
				config_step = 0;
 800082e:	4b0d      	ldr	r3, [pc, #52]	@ (8000864 <BH1750_Init_Process+0x228>)
 8000830:	2200      	movs	r2, #0
 8000832:	701a      	strb	r2, [r3, #0]
			}
			break;
 8000834:	e009      	b.n	800084a <BH1750_Init_Process+0x20e>
		return;
 8000836:	bf00      	nop
 8000838:	e008      	b.n	800084c <BH1750_Init_Process+0x210>
		}
		default:
			break;
 800083a:	bf00      	nop
 800083c:	e006      	b.n	800084c <BH1750_Init_Process+0x210>
			break;
 800083e:	bf00      	nop
 8000840:	e004      	b.n	800084c <BH1750_Init_Process+0x210>
			break;
 8000842:	bf00      	nop
 8000844:	e002      	b.n	800084c <BH1750_Init_Process+0x210>
			break;
 8000846:	bf00      	nop
 8000848:	e000      	b.n	800084c <BH1750_Init_Process+0x210>
			break;
 800084a:	bf00      	nop
	}
}
 800084c:	3708      	adds	r7, #8
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000004 	.word	0x20000004
 8000858:	2000008c 	.word	0x2000008c
 800085c:	2000008d 	.word	0x2000008d
 8000860:	20000090 	.word	0x20000090
 8000864:	2000009e 	.word	0x2000009e
 8000868:	20000094 	.word	0x20000094
 800086c:	20000001 	.word	0x20000001
 8000870:	20000010 	.word	0x20000010
 8000874:	20001848 	.word	0x20001848
 8000878:	20000000 	.word	0x20000000

0800087c <BH1750_GetCurrentMode>:

/**
 * @brief Pobranie aktualnego trybu pracy BH1750
 */
uint8_t BH1750_GetCurrentMode(void) {
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
	return bh1750_current_mode;
 8000880:	4b03      	ldr	r3, [pc, #12]	@ (8000890 <BH1750_GetCurrentMode+0x14>)
 8000882:	781b      	ldrb	r3, [r3, #0]
}
 8000884:	4618      	mov	r0, r3
 8000886:	46bd      	mov	sp, r7
 8000888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088c:	4770      	bx	lr
 800088e:	bf00      	nop
 8000890:	20000000 	.word	0x20000000

08000894 <BH1750_SetMode>:

/**
 * @brief Ustawienie trybu pracy BH1750
 */
HAL_StatusTypeDef BH1750_SetMode(uint8_t mode) {
 8000894:	b580      	push	{r7, lr}
 8000896:	b084      	sub	sp, #16
 8000898:	af00      	add	r7, sp, #0
 800089a:	4603      	mov	r3, r0
 800089c:	71fb      	strb	r3, [r7, #7]
	static uint8_t mode_cmd;
	HAL_StatusTypeDef status;
	
	mode_cmd = mode;
 800089e:	4a0c      	ldr	r2, [pc, #48]	@ (80008d0 <BH1750_SetMode+0x3c>)
 80008a0:	79fb      	ldrb	r3, [r7, #7]
 80008a2:	7013      	strb	r3, [r2, #0]
	status = HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &mode_cmd, 1);
 80008a4:	4b0b      	ldr	r3, [pc, #44]	@ (80008d4 <BH1750_SetMode+0x40>)
 80008a6:	781b      	ldrb	r3, [r3, #0]
 80008a8:	005b      	lsls	r3, r3, #1
 80008aa:	b299      	uxth	r1, r3
 80008ac:	2301      	movs	r3, #1
 80008ae:	4a08      	ldr	r2, [pc, #32]	@ (80008d0 <BH1750_SetMode+0x3c>)
 80008b0:	4809      	ldr	r0, [pc, #36]	@ (80008d8 <BH1750_SetMode+0x44>)
 80008b2:	f003 f809 	bl	80038c8 <HAL_I2C_Master_Transmit_IT>
 80008b6:	4603      	mov	r3, r0
 80008b8:	73fb      	strb	r3, [r7, #15]
	
	if (status == HAL_OK) {
 80008ba:	7bfb      	ldrb	r3, [r7, #15]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d102      	bne.n	80008c6 <BH1750_SetMode+0x32>
		bh1750_current_mode = mode;
 80008c0:	4a06      	ldr	r2, [pc, #24]	@ (80008dc <BH1750_SetMode+0x48>)
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	7013      	strb	r3, [r2, #0]
	}
	
	return status;
 80008c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80008c8:	4618      	mov	r0, r3
 80008ca:	3710      	adds	r7, #16
 80008cc:	46bd      	mov	sp, r7
 80008ce:	bd80      	pop	{r7, pc}
 80008d0:	2000009f 	.word	0x2000009f
 80008d4:	20000001 	.word	0x20000001
 80008d8:	20001848 	.word	0x20001848
 80008dc:	20000000 	.word	0x20000000

080008e0 <Measurement_SetInterval>:

/**
 * @brief Ustawienie interwału pomiaru
 */
void Measurement_SetInterval(uint32_t interval_ms) {
 80008e0:	b480      	push	{r7}
 80008e2:	b083      	sub	sp, #12
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
	measurement_auto.interval_ms = interval_ms;
 80008e8:	4a04      	ldr	r2, [pc, #16]	@ (80008fc <Measurement_SetInterval+0x1c>)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	6013      	str	r3, [r2, #0]
}
 80008ee:	bf00      	nop
 80008f0:	370c      	adds	r7, #12
 80008f2:	46bd      	mov	sp, r7
 80008f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f8:	4770      	bx	lr
 80008fa:	bf00      	nop
 80008fc:	20000004 	.word	0x20000004

08000900 <Measurement_GetInterval>:

/**
 * @brief Pobranie interwału pomiaru
 */
uint32_t Measurement_GetInterval(void) {
 8000900:	b480      	push	{r7}
 8000902:	af00      	add	r7, sp, #0
	return measurement_auto.interval_ms;
 8000904:	4b03      	ldr	r3, [pc, #12]	@ (8000914 <Measurement_GetInterval+0x14>)
 8000906:	681b      	ldr	r3, [r3, #0]
}
 8000908:	4618      	mov	r0, r3
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000004 	.word	0x20000004

08000918 <Measurement_EnableAutoRead>:

/**
 * @brief Włączenie/wyłączenie automatycznego odczytu
 */
void Measurement_EnableAutoRead(uint8_t enable) {
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	4603      	mov	r3, r0
 8000920:	71fb      	strb	r3, [r7, #7]
	measurement_auto.enabled = enable;
 8000922:	4a07      	ldr	r2, [pc, #28]	@ (8000940 <Measurement_EnableAutoRead+0x28>)
 8000924:	79fb      	ldrb	r3, [r7, #7]
 8000926:	7213      	strb	r3, [r2, #8]
	if (enable) {
 8000928:	79fb      	ldrb	r3, [r7, #7]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d004      	beq.n	8000938 <Measurement_EnableAutoRead+0x20>
		measurement_auto.last_measurement = HAL_GetTick();
 800092e:	f002 f9b1 	bl	8002c94 <HAL_GetTick>
 8000932:	4603      	mov	r3, r0
 8000934:	4a02      	ldr	r2, [pc, #8]	@ (8000940 <Measurement_EnableAutoRead+0x28>)
 8000936:	6053      	str	r3, [r2, #4]
	}
}
 8000938:	bf00      	nop
 800093a:	3708      	adds	r7, #8
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	20000004 	.word	0x20000004

08000944 <Measurement_AutoRead_Process>:

/**
 * @brief Przetwarzanie automatycznych pomiarów (główna pętla)
 */
void Measurement_AutoRead_Process(void) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b084      	sub	sp, #16
 8000948:	af00      	add	r7, sp, #0
	if (!measurement_auto.enabled) {
 800094a:	4b71      	ldr	r3, [pc, #452]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 800094c:	7a1b      	ldrb	r3, [r3, #8]
 800094e:	2b00      	cmp	r3, #0
 8000950:	f000 80d2 	beq.w	8000af8 <Measurement_AutoRead_Process+0x1b4>
		return;
	}
	
	// Tryb One Time: wyzwolenie pomiaru wysłaniem komendy trybu
	if (is_onetime_mode(bh1750_current_mode)) {
 8000954:	4b6f      	ldr	r3, [pc, #444]	@ (8000b14 <Measurement_AutoRead_Process+0x1d0>)
 8000956:	781b      	ldrb	r3, [r3, #0]
 8000958:	4618      	mov	r0, r3
 800095a:	f7ff fe57 	bl	800060c <is_onetime_mode>
 800095e:	4603      	mov	r3, r0
 8000960:	2b00      	cmp	r3, #0
 8000962:	f000 8094 	beq.w	8000a8e <Measurement_AutoRead_Process+0x14a>
		if (bh1750_state == BH1750_STATE_READY && onetime_meas_phase == 0) {
 8000966:	4b6c      	ldr	r3, [pc, #432]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000968:	781b      	ldrb	r3, [r3, #0]
 800096a:	2b04      	cmp	r3, #4
 800096c:	d121      	bne.n	80009b2 <Measurement_AutoRead_Process+0x6e>
 800096e:	4b6b      	ldr	r3, [pc, #428]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 8000970:	781b      	ldrb	r3, [r3, #0]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d11d      	bne.n	80009b2 <Measurement_AutoRead_Process+0x6e>
			// Wysłanie komendy trybu do uruchomienia pomiaru (automatycznie zatrzymuje się po 120ms/16ms)
			if (HAL_I2C_Master_Transmit_IT(&hi2c1, bh1750_addr << 1, &bh1750_current_mode, 1) == HAL_OK) {
 8000976:	4b6a      	ldr	r3, [pc, #424]	@ (8000b20 <Measurement_AutoRead_Process+0x1dc>)
 8000978:	781b      	ldrb	r3, [r3, #0]
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	b299      	uxth	r1, r3
 800097e:	2301      	movs	r3, #1
 8000980:	4a64      	ldr	r2, [pc, #400]	@ (8000b14 <Measurement_AutoRead_Process+0x1d0>)
 8000982:	4868      	ldr	r0, [pc, #416]	@ (8000b24 <Measurement_AutoRead_Process+0x1e0>)
 8000984:	f002 ffa0 	bl	80038c8 <HAL_I2C_Master_Transmit_IT>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	f040 80b6 	bne.w	8000afc <Measurement_AutoRead_Process+0x1b8>
				bh1750_state = BH1750_STATE_MEASURING;
 8000990:	4b61      	ldr	r3, [pc, #388]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000992:	2203      	movs	r2, #3
 8000994:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();
 8000996:	f002 f97d 	bl	8002c94 <HAL_GetTick>
 800099a:	4603      	mov	r3, r0
 800099c:	4a62      	ldr	r2, [pc, #392]	@ (8000b28 <Measurement_AutoRead_Process+0x1e4>)
 800099e:	6013      	str	r3, [r2, #0]
				onetime_phase_tick = HAL_GetTick();
 80009a0:	f002 f978 	bl	8002c94 <HAL_GetTick>
 80009a4:	4603      	mov	r3, r0
 80009a6:	4a61      	ldr	r2, [pc, #388]	@ (8000b2c <Measurement_AutoRead_Process+0x1e8>)
 80009a8:	6013      	str	r3, [r2, #0]
				onetime_meas_phase = 1;
 80009aa:	4b5c      	ldr	r3, [pc, #368]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	701a      	strb	r2, [r3, #0]
			}
			return;
 80009b0:	e0a4      	b.n	8000afc <Measurement_AutoRead_Process+0x1b8>
		}
		
		if (onetime_meas_phase == 1) {
 80009b2:	4b5a      	ldr	r3, [pc, #360]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 80009b4:	781b      	ldrb	r3, [r3, #0]
 80009b6:	2b01      	cmp	r3, #1
 80009b8:	d121      	bne.n	80009fe <Measurement_AutoRead_Process+0xba>
			// Czekanie na zakończenie pomiaru (120ms dla H-Res, 16ms dla L-Res)
			if (bh1750_state == BH1750_STATE_READY) {
 80009ba:	4b57      	ldr	r3, [pc, #348]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 80009bc:	781b      	ldrb	r3, [r3, #0]
 80009be:	2b04      	cmp	r3, #4
 80009c0:	d108      	bne.n	80009d4 <Measurement_AutoRead_Process+0x90>
				// Pomiar ukończony, gotowy do odczytu
				onetime_phase_tick = HAL_GetTick();
 80009c2:	f002 f967 	bl	8002c94 <HAL_GetTick>
 80009c6:	4603      	mov	r3, r0
 80009c8:	4a58      	ldr	r2, [pc, #352]	@ (8000b2c <Measurement_AutoRead_Process+0x1e8>)
 80009ca:	6013      	str	r3, [r2, #0]
				onetime_meas_phase = 2;
 80009cc:	4b53      	ldr	r3, [pc, #332]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 80009ce:	2202      	movs	r2, #2
 80009d0:	701a      	strb	r2, [r3, #0]
				// Timeout - pomiar nie ukończony w rozsądnym czasie
				LightBuffer_Put(0.0f);
				measurement_auto.enabled = 0;
				onetime_meas_phase = 0;
			}
			return;
 80009d2:	e095      	b.n	8000b00 <Measurement_AutoRead_Process+0x1bc>
			} else if ((HAL_GetTick() - onetime_phase_tick) > 500) {
 80009d4:	f002 f95e 	bl	8002c94 <HAL_GetTick>
 80009d8:	4602      	mov	r2, r0
 80009da:	4b54      	ldr	r3, [pc, #336]	@ (8000b2c <Measurement_AutoRead_Process+0x1e8>)
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	1ad3      	subs	r3, r2, r3
 80009e0:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80009e4:	f240 808c 	bls.w	8000b00 <Measurement_AutoRead_Process+0x1bc>
				LightBuffer_Put(0.0f);
 80009e8:	ed9f 0a51 	vldr	s0, [pc, #324]	@ 8000b30 <Measurement_AutoRead_Process+0x1ec>
 80009ec:	f000 fa26 	bl	8000e3c <LightBuffer_Put>
				measurement_auto.enabled = 0;
 80009f0:	4b47      	ldr	r3, [pc, #284]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	721a      	strb	r2, [r3, #8]
				onetime_meas_phase = 0;
 80009f6:	4b49      	ldr	r3, [pc, #292]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	701a      	strb	r2, [r3, #0]
			return;
 80009fc:	e080      	b.n	8000b00 <Measurement_AutoRead_Process+0x1bc>
		}
		
		if (onetime_meas_phase == 2) {
 80009fe:	4b47      	ldr	r3, [pc, #284]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 8000a00:	781b      	ldrb	r3, [r3, #0]
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d143      	bne.n	8000a8e <Measurement_AutoRead_Process+0x14a>
			// Odczyt wyniku pomiaru
			if (bh1750_state == BH1750_STATE_READY) {
 8000a06:	4b44      	ldr	r3, [pc, #272]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000a08:	781b      	ldrb	r3, [r3, #0]
 8000a0a:	2b04      	cmp	r3, #4
 8000a0c:	d128      	bne.n	8000a60 <Measurement_AutoRead_Process+0x11c>
				bh1750_state = BH1750_STATE_BUSY;
 8000a0e:	4b42      	ldr	r3, [pc, #264]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000a10:	2205      	movs	r2, #5
 8000a12:	701a      	strb	r2, [r3, #0]
				bh1750_state_tick = HAL_GetTick();  // Timestamp dla timeout
 8000a14:	f002 f93e 	bl	8002c94 <HAL_GetTick>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	4a43      	ldr	r2, [pc, #268]	@ (8000b28 <Measurement_AutoRead_Process+0x1e4>)
 8000a1c:	6013      	str	r3, [r2, #0]
				HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (bh1750_addr << 1) | 0x01, bh1750_read_buffer, 2);
 8000a1e:	4b40      	ldr	r3, [pc, #256]	@ (8000b20 <Measurement_AutoRead_Process+0x1dc>)
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	b21b      	sxth	r3, r3
 8000a24:	005b      	lsls	r3, r3, #1
 8000a26:	b21b      	sxth	r3, r3
 8000a28:	f043 0301 	orr.w	r3, r3, #1
 8000a2c:	b21b      	sxth	r3, r3
 8000a2e:	b299      	uxth	r1, r3
 8000a30:	2302      	movs	r3, #2
 8000a32:	4a40      	ldr	r2, [pc, #256]	@ (8000b34 <Measurement_AutoRead_Process+0x1f0>)
 8000a34:	483b      	ldr	r0, [pc, #236]	@ (8000b24 <Measurement_AutoRead_Process+0x1e0>)
 8000a36:	f002 ffe9 	bl	8003a0c <HAL_I2C_Master_Receive_IT>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	73fb      	strb	r3, [r7, #15]
				
				if (status != HAL_OK) {
 8000a3e:	7bfb      	ldrb	r3, [r7, #15]
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d05f      	beq.n	8000b04 <Measurement_AutoRead_Process+0x1c0>
					bh1750_state = BH1750_STATE_READY;
 8000a44:	4b34      	ldr	r3, [pc, #208]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000a46:	2204      	movs	r2, #4
 8000a48:	701a      	strb	r2, [r3, #0]
					LightBuffer_Put(0.0f);
 8000a4a:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8000b30 <Measurement_AutoRead_Process+0x1ec>
 8000a4e:	f000 f9f5 	bl	8000e3c <LightBuffer_Put>
					measurement_auto.enabled = 0;
 8000a52:	4b2f      	ldr	r3, [pc, #188]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	721a      	strb	r2, [r3, #8]
					onetime_meas_phase = 0;
 8000a58:	4b30      	ldr	r3, [pc, #192]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
				LightBuffer_Put(0.0f);
				measurement_auto.enabled = 0;
				onetime_meas_phase = 0;
				bh1750_state = BH1750_STATE_READY;
			}
			return;
 8000a5e:	e051      	b.n	8000b04 <Measurement_AutoRead_Process+0x1c0>
			else if ((HAL_GetTick() - onetime_phase_tick) > 500) {
 8000a60:	f002 f918 	bl	8002c94 <HAL_GetTick>
 8000a64:	4602      	mov	r2, r0
 8000a66:	4b31      	ldr	r3, [pc, #196]	@ (8000b2c <Measurement_AutoRead_Process+0x1e8>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	1ad3      	subs	r3, r2, r3
 8000a6c:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000a70:	d948      	bls.n	8000b04 <Measurement_AutoRead_Process+0x1c0>
				LightBuffer_Put(0.0f);
 8000a72:	ed9f 0a2f 	vldr	s0, [pc, #188]	@ 8000b30 <Measurement_AutoRead_Process+0x1ec>
 8000a76:	f000 f9e1 	bl	8000e3c <LightBuffer_Put>
				measurement_auto.enabled = 0;
 8000a7a:	4b25      	ldr	r3, [pc, #148]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	721a      	strb	r2, [r3, #8]
				onetime_meas_phase = 0;
 8000a80:	4b26      	ldr	r3, [pc, #152]	@ (8000b1c <Measurement_AutoRead_Process+0x1d8>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	701a      	strb	r2, [r3, #0]
				bh1750_state = BH1750_STATE_READY;
 8000a86:	4b24      	ldr	r3, [pc, #144]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000a88:	2204      	movs	r2, #4
 8000a8a:	701a      	strb	r2, [r3, #0]
			return;
 8000a8c:	e03a      	b.n	8000b04 <Measurement_AutoRead_Process+0x1c0>
		}
	}
	
	// Tryb Continuous: wyzwolenie okresowych pomiarów
	if (bh1750_state != BH1750_STATE_READY) {
 8000a8e:	4b22      	ldr	r3, [pc, #136]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000a90:	781b      	ldrb	r3, [r3, #0]
 8000a92:	2b04      	cmp	r3, #4
 8000a94:	d138      	bne.n	8000b08 <Measurement_AutoRead_Process+0x1c4>
		return;
	}
	
	uint32_t current_time = HAL_GetTick();
 8000a96:	f002 f8fd 	bl	8002c94 <HAL_GetTick>
 8000a9a:	60b8      	str	r0, [r7, #8]
	if ((current_time - measurement_auto.last_measurement) >= measurement_auto.interval_ms) {
 8000a9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 8000a9e:	685b      	ldr	r3, [r3, #4]
 8000aa0:	68ba      	ldr	r2, [r7, #8]
 8000aa2:	1ad2      	subs	r2, r2, r3
 8000aa4:	4b1a      	ldr	r3, [pc, #104]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	429a      	cmp	r2, r3
 8000aaa:	d32e      	bcc.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
		measurement_auto.last_measurement = current_time;
 8000aac:	4a18      	ldr	r2, [pc, #96]	@ (8000b10 <Measurement_AutoRead_Process+0x1cc>)
 8000aae:	68bb      	ldr	r3, [r7, #8]
 8000ab0:	6053      	str	r3, [r2, #4]
		
		// Wysłanie komendy odczytu
		bh1750_state = BH1750_STATE_BUSY;
 8000ab2:	4b19      	ldr	r3, [pc, #100]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000ab4:	2205      	movs	r2, #5
 8000ab6:	701a      	strb	r2, [r3, #0]
		bh1750_state_tick = HAL_GetTick();  // Timestamp dla timeout
 8000ab8:	f002 f8ec 	bl	8002c94 <HAL_GetTick>
 8000abc:	4603      	mov	r3, r0
 8000abe:	4a1a      	ldr	r2, [pc, #104]	@ (8000b28 <Measurement_AutoRead_Process+0x1e4>)
 8000ac0:	6013      	str	r3, [r2, #0]
		HAL_StatusTypeDef status = HAL_I2C_Master_Receive_IT(&hi2c1, (bh1750_addr << 1) | 0x01, bh1750_read_buffer, 2);
 8000ac2:	4b17      	ldr	r3, [pc, #92]	@ (8000b20 <Measurement_AutoRead_Process+0x1dc>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	b21b      	sxth	r3, r3
 8000ac8:	005b      	lsls	r3, r3, #1
 8000aca:	b21b      	sxth	r3, r3
 8000acc:	f043 0301 	orr.w	r3, r3, #1
 8000ad0:	b21b      	sxth	r3, r3
 8000ad2:	b299      	uxth	r1, r3
 8000ad4:	2302      	movs	r3, #2
 8000ad6:	4a17      	ldr	r2, [pc, #92]	@ (8000b34 <Measurement_AutoRead_Process+0x1f0>)
 8000ad8:	4812      	ldr	r0, [pc, #72]	@ (8000b24 <Measurement_AutoRead_Process+0x1e0>)
 8000ada:	f002 ff97 	bl	8003a0c <HAL_I2C_Master_Receive_IT>
 8000ade:	4603      	mov	r3, r0
 8000ae0:	71fb      	strb	r3, [r7, #7]
		
		if (status != HAL_OK) {
 8000ae2:	79fb      	ldrb	r3, [r7, #7]
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d010      	beq.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
			bh1750_state = BH1750_STATE_READY;
 8000ae8:	4b0b      	ldr	r3, [pc, #44]	@ (8000b18 <Measurement_AutoRead_Process+0x1d4>)
 8000aea:	2204      	movs	r2, #4
 8000aec:	701a      	strb	r2, [r3, #0]
			LightBuffer_Put(0.0f);
 8000aee:	ed9f 0a10 	vldr	s0, [pc, #64]	@ 8000b30 <Measurement_AutoRead_Process+0x1ec>
 8000af2:	f000 f9a3 	bl	8000e3c <LightBuffer_Put>
 8000af6:	e008      	b.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
		return;
 8000af8:	bf00      	nop
 8000afa:	e006      	b.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
			return;
 8000afc:	bf00      	nop
 8000afe:	e004      	b.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
			return;
 8000b00:	bf00      	nop
 8000b02:	e002      	b.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
			return;
 8000b04:	bf00      	nop
 8000b06:	e000      	b.n	8000b0a <Measurement_AutoRead_Process+0x1c6>
		return;
 8000b08:	bf00      	nop
		}
	}
}
 8000b0a:	3710      	adds	r7, #16
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	bd80      	pop	{r7, pc}
 8000b10:	20000004 	.word	0x20000004
 8000b14:	20000000 	.word	0x20000000
 8000b18:	2000008d 	.word	0x2000008d
 8000b1c:	20000094 	.word	0x20000094
 8000b20:	20000001 	.word	0x20000001
 8000b24:	20001848 	.word	0x20001848
 8000b28:	20000090 	.word	0x20000090
 8000b2c:	20000098 	.word	0x20000098
 8000b30:	00000000 	.word	0x00000000
 8000b34:	2000009c 	.word	0x2000009c

08000b38 <HAL_I2C_MasterRxCpltCallback>:

/**
 * @brief Callback ukończenia odczytu I2C
 */
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b086      	sub	sp, #24
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
	if (hi2c != &hi2c1) {
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	4a38      	ldr	r2, [pc, #224]	@ (8000c24 <HAL_I2C_MasterRxCpltCallback+0xec>)
 8000b44:	4293      	cmp	r3, r2
 8000b46:	d168      	bne.n	8000c1a <HAL_I2C_MasterRxCpltCallback+0xe2>
		return;
	}

	// Light measurement reading
	if (bh1750_state == BH1750_STATE_BUSY) {
 8000b48:	4b37      	ldr	r3, [pc, #220]	@ (8000c28 <HAL_I2C_MasterRxCpltCallback+0xf0>)
 8000b4a:	781b      	ldrb	r3, [r3, #0]
 8000b4c:	2b05      	cmp	r3, #5
 8000b4e:	d165      	bne.n	8000c1c <HAL_I2C_MasterRxCpltCallback+0xe4>
		uint16_t raw_value = (bh1750_read_buffer[0] << 8) | bh1750_read_buffer[1];
 8000b50:	4b36      	ldr	r3, [pc, #216]	@ (8000c2c <HAL_I2C_MasterRxCpltCallback+0xf4>)
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	b21b      	sxth	r3, r3
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	b21a      	sxth	r2, r3
 8000b5a:	4b34      	ldr	r3, [pc, #208]	@ (8000c2c <HAL_I2C_MasterRxCpltCallback+0xf4>)
 8000b5c:	785b      	ldrb	r3, [r3, #1]
 8000b5e:	b21b      	sxth	r3, r3
 8000b60:	4313      	orrs	r3, r2
 8000b62:	b21b      	sxth	r3, r3
 8000b64:	827b      	strh	r3, [r7, #18]
		
		// Select divider based on measurement mode
		float lux_divider;
		switch (bh1750_current_mode) {
 8000b66:	4b32      	ldr	r3, [pc, #200]	@ (8000c30 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	3b11      	subs	r3, #17
 8000b6c:	2b12      	cmp	r3, #18
 8000b6e:	d830      	bhi.n	8000bd2 <HAL_I2C_MasterRxCpltCallback+0x9a>
 8000b70:	a201      	add	r2, pc, #4	@ (adr r2, 8000b78 <HAL_I2C_MasterRxCpltCallback+0x40>)
 8000b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b76:	bf00      	nop
 8000b78:	08000bc5 	.word	0x08000bc5
 8000b7c:	08000bd3 	.word	0x08000bd3
 8000b80:	08000bcb 	.word	0x08000bcb
 8000b84:	08000bd3 	.word	0x08000bd3
 8000b88:	08000bd3 	.word	0x08000bd3
 8000b8c:	08000bd3 	.word	0x08000bd3
 8000b90:	08000bd3 	.word	0x08000bd3
 8000b94:	08000bd3 	.word	0x08000bd3
 8000b98:	08000bd3 	.word	0x08000bd3
 8000b9c:	08000bd3 	.word	0x08000bd3
 8000ba0:	08000bd3 	.word	0x08000bd3
 8000ba4:	08000bd3 	.word	0x08000bd3
 8000ba8:	08000bd3 	.word	0x08000bd3
 8000bac:	08000bd3 	.word	0x08000bd3
 8000bb0:	08000bd3 	.word	0x08000bd3
 8000bb4:	08000bd3 	.word	0x08000bd3
 8000bb8:	08000bc5 	.word	0x08000bc5
 8000bbc:	08000bd3 	.word	0x08000bd3
 8000bc0:	08000bcb 	.word	0x08000bcb
			case 0x11:  // Continuous H-Res Mode2
			case 0x21:  // One Time H-Res Mode2
				lux_divider = 2.4f;  // 0.5 lx resolution
 8000bc4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c34 <HAL_I2C_MasterRxCpltCallback+0xfc>)
 8000bc6:	617b      	str	r3, [r7, #20]
				break;
 8000bc8:	e006      	b.n	8000bd8 <HAL_I2C_MasterRxCpltCallback+0xa0>
			
			case 0x13:  // Continuous L-Res Mode
			case 0x23:  // One Time L-Res Mode
				lux_divider = 0.5f;  // 4 lx resolution
 8000bca:	f04f 537c 	mov.w	r3, #1056964608	@ 0x3f000000
 8000bce:	617b      	str	r3, [r7, #20]
				break;
 8000bd0:	e002      	b.n	8000bd8 <HAL_I2C_MasterRxCpltCallback+0xa0>
			
			case 0x10:  // Continuous H-Res Mode
			case 0x20:  // One Time H-Res Mode
			default:
				lux_divider = 1.2f;  // 1 lx resolution
 8000bd2:	4b19      	ldr	r3, [pc, #100]	@ (8000c38 <HAL_I2C_MasterRxCpltCallback+0x100>)
 8000bd4:	617b      	str	r3, [r7, #20]
				break;
 8000bd6:	bf00      	nop
		}
		
		// Calculate lux value and add to buffer (both modes)
		float lux = raw_value / lux_divider;
 8000bd8:	8a7b      	ldrh	r3, [r7, #18]
 8000bda:	ee07 3a90 	vmov	s15, r3
 8000bde:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000be2:	ed97 7a05 	vldr	s14, [r7, #20]
 8000be6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000bea:	edc7 7a03 	vstr	s15, [r7, #12]
		LightBuffer_Put(lux);
 8000bee:	ed97 0a03 	vldr	s0, [r7, #12]
 8000bf2:	f000 f923 	bl	8000e3c <LightBuffer_Put>
		
		// For One Time mode: disable automatic reading after single measurement
		if (is_onetime_mode(bh1750_current_mode)) {
 8000bf6:	4b0e      	ldr	r3, [pc, #56]	@ (8000c30 <HAL_I2C_MasterRxCpltCallback+0xf8>)
 8000bf8:	781b      	ldrb	r3, [r3, #0]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fd06 	bl	800060c <is_onetime_mode>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d005      	beq.n	8000c12 <HAL_I2C_MasterRxCpltCallback+0xda>
			measurement_auto.enabled = 0;
 8000c06:	4b0d      	ldr	r3, [pc, #52]	@ (8000c3c <HAL_I2C_MasterRxCpltCallback+0x104>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	721a      	strb	r2, [r3, #8]
			onetime_meas_phase = 0;
 8000c0c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c40 <HAL_I2C_MasterRxCpltCallback+0x108>)
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
		}
		
		bh1750_state = BH1750_STATE_READY;
 8000c12:	4b05      	ldr	r3, [pc, #20]	@ (8000c28 <HAL_I2C_MasterRxCpltCallback+0xf0>)
 8000c14:	2204      	movs	r2, #4
 8000c16:	701a      	strb	r2, [r3, #0]
 8000c18:	e000      	b.n	8000c1c <HAL_I2C_MasterRxCpltCallback+0xe4>
		return;
 8000c1a:	bf00      	nop
	}
}
 8000c1c:	3718      	adds	r7, #24
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20001848 	.word	0x20001848
 8000c28:	2000008d 	.word	0x2000008d
 8000c2c:	2000009c 	.word	0x2000009c
 8000c30:	20000000 	.word	0x20000000
 8000c34:	4019999a 	.word	0x4019999a
 8000c38:	3f99999a 	.word	0x3f99999a
 8000c3c:	20000004 	.word	0x20000004
 8000c40:	20000094 	.word	0x20000094

08000c44 <HAL_I2C_ErrorCallback>:

/**
 * @brief Callback błędu I2C
 */
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000c44:	b480      	push	{r7}
 8000c46:	b083      	sub	sp, #12
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4a06      	ldr	r2, [pc, #24]	@ (8000c68 <HAL_I2C_ErrorCallback+0x24>)
 8000c50:	4293      	cmp	r3, r2
 8000c52:	d102      	bne.n	8000c5a <HAL_I2C_ErrorCallback+0x16>
		I2C_Error = 1;
 8000c54:	4b05      	ldr	r3, [pc, #20]	@ (8000c6c <HAL_I2C_ErrorCallback+0x28>)
 8000c56:	2201      	movs	r2, #1
 8000c58:	701a      	strb	r2, [r3, #0]
	}
}
 8000c5a:	bf00      	nop
 8000c5c:	370c      	adds	r7, #12
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	20001848 	.word	0x20001848
 8000c6c:	2000008c 	.word	0x2000008c

08000c70 <USART_kbhit>:

/**
 * @brief Check if USART receive buffer has data
 * @retval 1 if data available, 0 if empty
 */
uint8_t USART_kbhit(void) {
 8000c70:	b480      	push	{r7}
 8000c72:	af00      	add	r7, sp, #0
	if (USART_RX_Empty == USART_RX_Busy) {
 8000c74:	4b06      	ldr	r3, [pc, #24]	@ (8000c90 <USART_kbhit+0x20>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	4b06      	ldr	r3, [pc, #24]	@ (8000c94 <USART_kbhit+0x24>)
 8000c7a:	681b      	ldr	r3, [r3, #0]
 8000c7c:	429a      	cmp	r2, r3
 8000c7e:	d101      	bne.n	8000c84 <USART_kbhit+0x14>
		return 0; // Buffer is empty
 8000c80:	2300      	movs	r3, #0
 8000c82:	e000      	b.n	8000c86 <USART_kbhit+0x16>
	} else {
		return 1; // Buffer has data
 8000c84:	2301      	movs	r3, #1
	}
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr
 8000c90:	20000890 	.word	0x20000890
 8000c94:	20000894 	.word	0x20000894

08000c98 <USART_getchar>:

/**
 * @brief Get one character from USART receive buffer
 * @retval Character from buffer or -1 if empty
 */
int16_t USART_getchar(void) {
 8000c98:	b480      	push	{r7}
 8000c9a:	b083      	sub	sp, #12
 8000c9c:	af00      	add	r7, sp, #0
	int16_t tmp;
	if (USART_RX_Empty != USART_RX_Busy) {
 8000c9e:	4b11      	ldr	r3, [pc, #68]	@ (8000ce4 <USART_getchar+0x4c>)
 8000ca0:	681a      	ldr	r2, [r3, #0]
 8000ca2:	4b11      	ldr	r3, [pc, #68]	@ (8000ce8 <USART_getchar+0x50>)
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d014      	beq.n	8000cd4 <USART_getchar+0x3c>
		tmp = USART_RxBuf[USART_RX_Busy];
 8000caa:	4b0f      	ldr	r3, [pc, #60]	@ (8000ce8 <USART_getchar+0x50>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4a0f      	ldr	r2, [pc, #60]	@ (8000cec <USART_getchar+0x54>)
 8000cb0:	5cd3      	ldrb	r3, [r2, r3]
 8000cb2:	80fb      	strh	r3, [r7, #6]
		USART_RX_Busy++;
 8000cb4:	4b0c      	ldr	r3, [pc, #48]	@ (8000ce8 <USART_getchar+0x50>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	4a0b      	ldr	r2, [pc, #44]	@ (8000ce8 <USART_getchar+0x50>)
 8000cbc:	6013      	str	r3, [r2, #0]
		if (USART_RX_Busy >= USART_RXBUF_LEN)
 8000cbe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ce8 <USART_getchar+0x50>)
 8000cc0:	681b      	ldr	r3, [r3, #0]
 8000cc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000cc6:	db02      	blt.n	8000cce <USART_getchar+0x36>
			USART_RX_Busy = 0;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	@ (8000ce8 <USART_getchar+0x50>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
		return tmp;
 8000cce:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000cd2:	e001      	b.n	8000cd8 <USART_getchar+0x40>
	} else
		return -1;
 8000cd4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	370c      	adds	r7, #12
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce2:	4770      	bx	lr
 8000ce4:	20000890 	.word	0x20000890
 8000ce8:	20000894 	.word	0x20000894
 8000cec:	20000688 	.word	0x20000688

08000cf0 <USART_fsend>:

/**
 * @brief Send formatted string via USART
 * @param format: Format string (like printf)
 */
void USART_fsend(char *format, ...) {
 8000cf0:	b40f      	push	{r0, r1, r2, r3}
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 8000cf8:	af00      	add	r7, sp, #0
	char tmp_rs[560];
	int i;
	__IO int idx;
	va_list arglist;
	va_start(arglist, format);
 8000cfa:	f507 7213 	add.w	r2, r7, #588	@ 0x24c
 8000cfe:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d02:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000d06:	601a      	str	r2, [r3, #0]
	vsprintf(tmp_rs, format, arglist);
 8000d08:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d0c:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 8000d10:	f107 000c 	add.w	r0, r7, #12
 8000d14:	681a      	ldr	r2, [r3, #0]
 8000d16:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8000d1a:	f006 fa8f 	bl	800723c <vsiprintf>
	va_end(arglist);
	idx = USART_TX_Empty;
 8000d1e:	4b43      	ldr	r3, [pc, #268]	@ (8000e2c <USART_fsend+0x13c>)
 8000d20:	681a      	ldr	r2, [r3, #0]
 8000d22:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d26:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d2a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8000d32:	e02c      	b.n	8000d8e <USART_fsend+0x9e>
		USART_TxBuf[idx] = tmp_rs[i];
 8000d34:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d38:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8000d42:	f5a2 710d 	sub.w	r1, r2, #564	@ 0x234
 8000d46:	f8d7 223c 	ldr.w	r2, [r7, #572]	@ 0x23c
 8000d4a:	440a      	add	r2, r1
 8000d4c:	7811      	ldrb	r1, [r2, #0]
 8000d4e:	4a38      	ldr	r2, [pc, #224]	@ (8000e30 <USART_fsend+0x140>)
 8000d50:	54d1      	strb	r1, [r2, r3]
		idx++;
 8000d52:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d56:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	1c5a      	adds	r2, r3, #1
 8000d5e:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d62:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d66:	601a      	str	r2, [r3, #0]
		if (idx >= USART_TXBUF_LEN)
 8000d68:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d6c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000d76:	db05      	blt.n	8000d84 <USART_fsend+0x94>
			idx = 0;
 8000d78:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000d7c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
	for (i = 0; i < strlen(tmp_rs); i++) {
 8000d84:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000d88:	3301      	adds	r3, #1
 8000d8a:	f8c7 323c 	str.w	r3, [r7, #572]	@ 0x23c
 8000d8e:	f107 030c 	add.w	r3, r7, #12
 8000d92:	4618      	mov	r0, r3
 8000d94:	f7ff fa46 	bl	8000224 <strlen>
 8000d98:	4602      	mov	r2, r0
 8000d9a:	f8d7 323c 	ldr.w	r3, [r7, #572]	@ 0x23c
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d8c8      	bhi.n	8000d34 <USART_fsend+0x44>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000da2:	b672      	cpsid	i
}
 8000da4:	bf00      	nop
	}
	__disable_irq();
	if ((USART_TX_Empty == USART_TX_Busy)
 8000da6:	4b21      	ldr	r3, [pc, #132]	@ (8000e2c <USART_fsend+0x13c>)
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	4b22      	ldr	r3, [pc, #136]	@ (8000e34 <USART_fsend+0x144>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d12a      	bne.n	8000e08 <USART_fsend+0x118>
			&& (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000db2:	4b21      	ldr	r3, [pc, #132]	@ (8000e38 <USART_fsend+0x148>)
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000dbc:	2b80      	cmp	r3, #128	@ 0x80
 8000dbe:	d123      	bne.n	8000e08 <USART_fsend+0x118>
		USART_TX_Empty = idx;
 8000dc0:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000dc4:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	4a18      	ldr	r2, [pc, #96]	@ (8000e2c <USART_fsend+0x13c>)
 8000dcc:	6013      	str	r3, [r2, #0]
		uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 8000dce:	4b19      	ldr	r3, [pc, #100]	@ (8000e34 <USART_fsend+0x144>)
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	4a17      	ldr	r2, [pc, #92]	@ (8000e30 <USART_fsend+0x140>)
 8000dd4:	5cd2      	ldrb	r2, [r2, r3]
 8000dd6:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000dda:	f2a3 233d 	subw	r3, r3, #573	@ 0x23d
 8000dde:	701a      	strb	r2, [r3, #0]
		USART_TX_Busy++;
 8000de0:	4b14      	ldr	r3, [pc, #80]	@ (8000e34 <USART_fsend+0x144>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	3301      	adds	r3, #1
 8000de6:	4a13      	ldr	r2, [pc, #76]	@ (8000e34 <USART_fsend+0x144>)
 8000de8:	6013      	str	r3, [r2, #0]
		if (USART_TX_Busy >= USART_TXBUF_LEN)
 8000dea:	4b12      	ldr	r3, [pc, #72]	@ (8000e34 <USART_fsend+0x144>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 8000df2:	db02      	blt.n	8000dfa <USART_fsend+0x10a>
			USART_TX_Busy = 0;
 8000df4:	4b0f      	ldr	r3, [pc, #60]	@ (8000e34 <USART_fsend+0x144>)
 8000df6:	2200      	movs	r2, #0
 8000df8:	601a      	str	r2, [r3, #0]
		HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8000dfa:	1cfb      	adds	r3, r7, #3
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480d      	ldr	r0, [pc, #52]	@ (8000e38 <USART_fsend+0x148>)
 8000e02:	f005 fa19 	bl	8006238 <HAL_UART_Transmit_IT>
			&& (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_TXE) == SET)) {
 8000e06:	e006      	b.n	8000e16 <USART_fsend+0x126>
	} else {
		USART_TX_Empty = idx;
 8000e08:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8000e0c:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	4a06      	ldr	r2, [pc, #24]	@ (8000e2c <USART_fsend+0x13c>)
 8000e14:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e16:	b662      	cpsie	i
}
 8000e18:	bf00      	nop
	}
	__enable_irq();
}
 8000e1a:	bf00      	nop
 8000e1c:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8000e20:	46bd      	mov	sp, r7
 8000e22:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e26:	b004      	add	sp, #16
 8000e28:	4770      	bx	lr
 8000e2a:	bf00      	nop
 8000e2c:	20000888 	.word	0x20000888
 8000e30:	200000a0 	.word	0x200000a0
 8000e34:	2000088c 	.word	0x2000088c
 8000e38:	2000189c 	.word	0x2000189c

08000e3c <LightBuffer_Put>:

uint8_t LightBuffer_Put(float lux) {
 8000e3c:	b480      	push	{r7}
 8000e3e:	b083      	sub	sp, #12
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	ed87 0a01 	vstr	s0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8000e46:	b672      	cpsid	i
}
 8000e48:	bf00      	nop
	__disable_irq();

	LightBuffer[LightBuffer_WritePos].lux = lux;
 8000e4a:	4b15      	ldr	r3, [pc, #84]	@ (8000ea0 <LightBuffer_Put+0x64>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	4a15      	ldr	r2, [pc, #84]	@ (8000ea4 <LightBuffer_Put+0x68>)
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	4413      	add	r3, r2
 8000e54:	687a      	ldr	r2, [r7, #4]
 8000e56:	601a      	str	r2, [r3, #0]
	LightBuffer_WritePos = (LightBuffer_WritePos + 1) % LIGHT_BUFFER_SIZE;
 8000e58:	4b11      	ldr	r3, [pc, #68]	@ (8000ea0 <LightBuffer_Put+0x64>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	1c5a      	adds	r2, r3, #1
 8000e5e:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <LightBuffer_Put+0x6c>)
 8000e60:	fba3 1302 	umull	r1, r3, r3, r2
 8000e64:	099b      	lsrs	r3, r3, #6
 8000e66:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000e6a:	fb01 f303 	mul.w	r3, r1, r3
 8000e6e:	1ad3      	subs	r3, r2, r3
 8000e70:	4a0b      	ldr	r2, [pc, #44]	@ (8000ea0 <LightBuffer_Put+0x64>)
 8000e72:	6013      	str	r3, [r2, #0]
	if (LightBuffer_Count < LIGHT_BUFFER_SIZE) {
 8000e74:	4b0d      	ldr	r3, [pc, #52]	@ (8000eac <LightBuffer_Put+0x70>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e7c:	d204      	bcs.n	8000e88 <LightBuffer_Put+0x4c>
		LightBuffer_Count++;
 8000e7e:	4b0b      	ldr	r3, [pc, #44]	@ (8000eac <LightBuffer_Put+0x70>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	3301      	adds	r3, #1
 8000e84:	4a09      	ldr	r2, [pc, #36]	@ (8000eac <LightBuffer_Put+0x70>)
 8000e86:	6013      	str	r3, [r2, #0]
	}
	LightBuffer_DataAvailable = 1;
 8000e88:	4b09      	ldr	r3, [pc, #36]	@ (8000eb0 <LightBuffer_Put+0x74>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e8e:	b662      	cpsie	i
}
 8000e90:	bf00      	nop
	__enable_irq();
	return 1;
 8000e92:	2301      	movs	r3, #1
}
 8000e94:	4618      	mov	r0, r3
 8000e96:	370c      	adds	r7, #12
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9e:	4770      	bx	lr
 8000ea0:	2000183c 	.word	0x2000183c
 8000ea4:	2000089c 	.word	0x2000089c
 8000ea8:	10624dd3 	.word	0x10624dd3
 8000eac:	20001840 	.word	0x20001840
 8000eb0:	20001844 	.word	0x20001844

08000eb4 <LightBuffer_GetLatest>:

measurement_entry_t* LightBuffer_GetLatest(void) {
 8000eb4:	b480      	push	{r7}
 8000eb6:	b083      	sub	sp, #12
 8000eb8:	af00      	add	r7, sp, #0
	if (!LightBuffer_DataAvailable) {
 8000eba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ef4 <LightBuffer_GetLatest+0x40>)
 8000ebc:	781b      	ldrb	r3, [r3, #0]
 8000ebe:	b2db      	uxtb	r3, r3
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d101      	bne.n	8000ec8 <LightBuffer_GetLatest+0x14>
		return NULL;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	e00e      	b.n	8000ee6 <LightBuffer_GetLatest+0x32>
	}
	uint32_t latest_index = (LightBuffer_WritePos == 0)
 8000ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8000ef8 <LightBuffer_GetLatest+0x44>)
 8000eca:	681b      	ldr	r3, [r3, #0]
			? (LIGHT_BUFFER_SIZE - 1)
			: (LightBuffer_WritePos - 1);
 8000ecc:	2b00      	cmp	r3, #0
 8000ece:	d003      	beq.n	8000ed8 <LightBuffer_GetLatest+0x24>
 8000ed0:	4b09      	ldr	r3, [pc, #36]	@ (8000ef8 <LightBuffer_GetLatest+0x44>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	3b01      	subs	r3, #1
 8000ed6:	e001      	b.n	8000edc <LightBuffer_GetLatest+0x28>
 8000ed8:	f240 33e7 	movw	r3, #999	@ 0x3e7
	uint32_t latest_index = (LightBuffer_WritePos == 0)
 8000edc:	607b      	str	r3, [r7, #4]
	return &LightBuffer[latest_index];
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	009b      	lsls	r3, r3, #2
 8000ee2:	4a06      	ldr	r2, [pc, #24]	@ (8000efc <LightBuffer_GetLatest+0x48>)
 8000ee4:	4413      	add	r3, r2
}
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	370c      	adds	r7, #12
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	20001844 	.word	0x20001844
 8000ef8:	2000183c 	.word	0x2000183c
 8000efc:	2000089c 	.word	0x2000089c

08000f00 <LightBuffer_GetCount>:

uint32_t LightBuffer_GetCount(void) {
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
	return LightBuffer_Count;
 8000f04:	4b03      	ldr	r3, [pc, #12]	@ (8000f14 <LightBuffer_GetCount+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20001840 	.word	0x20001840

08000f18 <LightBuffer_GetByOffset>:

measurement_entry_t* LightBuffer_GetByOffset(uint16_t offset) {
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	4603      	mov	r3, r0
 8000f20:	80fb      	strh	r3, [r7, #6]
	if (!LightBuffer_DataAvailable) {
 8000f22:	4b16      	ldr	r3, [pc, #88]	@ (8000f7c <LightBuffer_GetByOffset+0x64>)
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	b2db      	uxtb	r3, r3
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d101      	bne.n	8000f30 <LightBuffer_GetByOffset+0x18>
		return NULL;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	e01f      	b.n	8000f70 <LightBuffer_GetByOffset+0x58>
	}
	uint32_t count = LightBuffer_Count;
 8000f30:	4b13      	ldr	r3, [pc, #76]	@ (8000f80 <LightBuffer_GetByOffset+0x68>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	60fb      	str	r3, [r7, #12]
	if (count == 0 || offset >= count) {
 8000f36:	68fb      	ldr	r3, [r7, #12]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d003      	beq.n	8000f44 <LightBuffer_GetByOffset+0x2c>
 8000f3c:	88fb      	ldrh	r3, [r7, #6]
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d801      	bhi.n	8000f48 <LightBuffer_GetByOffset+0x30>
		return NULL;
 8000f44:	2300      	movs	r3, #0
 8000f46:	e013      	b.n	8000f70 <LightBuffer_GetByOffset+0x58>
	}
	uint32_t actual_index = (LightBuffer_WritePos - 1 - offset + LIGHT_BUFFER_SIZE)
 8000f48:	4b0e      	ldr	r3, [pc, #56]	@ (8000f84 <LightBuffer_GetByOffset+0x6c>)
 8000f4a:	681a      	ldr	r2, [r3, #0]
 8000f4c:	88fb      	ldrh	r3, [r7, #6]
 8000f4e:	1ad3      	subs	r3, r2, r3
 8000f50:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 8000f54:	4a0c      	ldr	r2, [pc, #48]	@ (8000f88 <LightBuffer_GetByOffset+0x70>)
 8000f56:	fba2 1203 	umull	r1, r2, r2, r3
 8000f5a:	0992      	lsrs	r2, r2, #6
 8000f5c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f60:	fb01 f202 	mul.w	r2, r1, r2
 8000f64:	1a9b      	subs	r3, r3, r2
 8000f66:	60bb      	str	r3, [r7, #8]
			% LIGHT_BUFFER_SIZE;
	return &LightBuffer[actual_index];
 8000f68:	68bb      	ldr	r3, [r7, #8]
 8000f6a:	009b      	lsls	r3, r3, #2
 8000f6c:	4a07      	ldr	r2, [pc, #28]	@ (8000f8c <LightBuffer_GetByOffset+0x74>)
 8000f6e:	4413      	add	r3, r2
}
 8000f70:	4618      	mov	r0, r3
 8000f72:	3714      	adds	r7, #20
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr
 8000f7c:	20001844 	.word	0x20001844
 8000f80:	20001840 	.word	0x20001840
 8000f84:	2000183c 	.word	0x2000183c
 8000f88:	10624dd3 	.word	0x10624dd3
 8000f8c:	2000089c 	.word	0x2000089c

08000f90 <LightBuffer_GetByIndexOldest>:

measurement_entry_t* LightBuffer_GetByIndexOldest(uint16_t index) {
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b084      	sub	sp, #16
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	80fb      	strh	r3, [r7, #6]
	uint32_t count = LightBuffer_Count;
 8000f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <LightBuffer_GetByIndexOldest+0x40>)
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	60fb      	str	r3, [r7, #12]
	if (count == 0 || index >= count) {
 8000fa0:	68fb      	ldr	r3, [r7, #12]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	d003      	beq.n	8000fae <LightBuffer_GetByIndexOldest+0x1e>
 8000fa6:	88fb      	ldrh	r3, [r7, #6]
 8000fa8:	68fa      	ldr	r2, [r7, #12]
 8000faa:	429a      	cmp	r2, r3
 8000fac:	d801      	bhi.n	8000fb2 <LightBuffer_GetByIndexOldest+0x22>
		return NULL;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	e00a      	b.n	8000fc8 <LightBuffer_GetByIndexOldest+0x38>
	}
	uint32_t offset_from_latest = (count - 1U) - index;
 8000fb2:	88fb      	ldrh	r3, [r7, #6]
 8000fb4:	68fa      	ldr	r2, [r7, #12]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	3b01      	subs	r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
	return LightBuffer_GetByOffset((uint16_t)offset_from_latest);
 8000fbc:	68bb      	ldr	r3, [r7, #8]
 8000fbe:	b29b      	uxth	r3, r3
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ffa9 	bl	8000f18 <LightBuffer_GetByOffset>
 8000fc6:	4603      	mov	r3, r0
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	3710      	adds	r7, #16
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	20001840 	.word	0x20001840

08000fd4 <Measurement_FillTestData>:

void Measurement_FillTestData(void) {
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b082      	sub	sp, #8
 8000fd8:	af00      	add	r7, sp, #0
	for (uint16_t i = 1; i <= 2500; i++) {
 8000fda:	2301      	movs	r3, #1
 8000fdc:	80fb      	strh	r3, [r7, #6]
 8000fde:	e011      	b.n	8001004 <Measurement_FillTestData+0x30>
		float lux_value = 100.0f + (float)i;
 8000fe0:	88fb      	ldrh	r3, [r7, #6]
 8000fe2:	ee07 3a90 	vmov	s15, r3
 8000fe6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fea:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8001018 <Measurement_FillTestData+0x44>
 8000fee:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000ff2:	edc7 7a00 	vstr	s15, [r7]
		LightBuffer_Put(lux_value);
 8000ff6:	ed97 0a00 	vldr	s0, [r7]
 8000ffa:	f7ff ff1f 	bl	8000e3c <LightBuffer_Put>
	for (uint16_t i = 1; i <= 2500; i++) {
 8000ffe:	88fb      	ldrh	r3, [r7, #6]
 8001000:	3301      	adds	r3, #1
 8001002:	80fb      	strh	r3, [r7, #6]
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 800100a:	4293      	cmp	r3, r2
 800100c:	d9e8      	bls.n	8000fe0 <Measurement_FillTestData+0xc>
	}
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	42c80000 	.word	0x42c80000

0800101c <is_hex_char>:
/**
 * @brief Check if character is valid hex (0-9, A-F, a-f)
 * @param c: Character to check
 * @retval 1 if valid hex, 0 otherwise
 */
uint8_t is_hex_char(char c) {
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	71fb      	strb	r3, [r7, #7]
	return (c >= '0' && c <= '9') || (c >= 'A' && c <= 'F') || (c >= 'a' && c <= 'f');
 8001026:	79fb      	ldrb	r3, [r7, #7]
 8001028:	2b2f      	cmp	r3, #47	@ 0x2f
 800102a:	d902      	bls.n	8001032 <is_hex_char+0x16>
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	2b39      	cmp	r3, #57	@ 0x39
 8001030:	d90b      	bls.n	800104a <is_hex_char+0x2e>
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	2b40      	cmp	r3, #64	@ 0x40
 8001036:	d902      	bls.n	800103e <is_hex_char+0x22>
 8001038:	79fb      	ldrb	r3, [r7, #7]
 800103a:	2b46      	cmp	r3, #70	@ 0x46
 800103c:	d905      	bls.n	800104a <is_hex_char+0x2e>
 800103e:	79fb      	ldrb	r3, [r7, #7]
 8001040:	2b60      	cmp	r3, #96	@ 0x60
 8001042:	d904      	bls.n	800104e <is_hex_char+0x32>
 8001044:	79fb      	ldrb	r3, [r7, #7]
 8001046:	2b66      	cmp	r3, #102	@ 0x66
 8001048:	d801      	bhi.n	800104e <is_hex_char+0x32>
 800104a:	2301      	movs	r3, #1
 800104c:	e000      	b.n	8001050 <is_hex_char+0x34>
 800104e:	2300      	movs	r3, #0
 8001050:	b2db      	uxtb	r3, r3
}
 8001052:	4618      	mov	r0, r3
 8001054:	370c      	adds	r7, #12
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr

0800105e <hex2byte>:
 * @brief Convert two hex characters to byte
 * @param hi: High nibble character
 * @param lo: Low nibble character
 * @retval Converted byte value
 */
uint8_t hex2byte(char hi, char lo) {
 800105e:	b480      	push	{r7}
 8001060:	b085      	sub	sp, #20
 8001062:	af00      	add	r7, sp, #0
 8001064:	4603      	mov	r3, r0
 8001066:	460a      	mov	r2, r1
 8001068:	71fb      	strb	r3, [r7, #7]
 800106a:	4613      	mov	r3, r2
 800106c:	71bb      	strb	r3, [r7, #6]
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 800106e:	79fb      	ldrb	r3, [r7, #7]
 8001070:	2b2f      	cmp	r3, #47	@ 0x2f
 8001072:	d906      	bls.n	8001082 <hex2byte+0x24>
 8001074:	79fb      	ldrb	r3, [r7, #7]
 8001076:	2b39      	cmp	r3, #57	@ 0x39
 8001078:	d803      	bhi.n	8001082 <hex2byte+0x24>
 800107a:	79fb      	ldrb	r3, [r7, #7]
 800107c:	3b30      	subs	r3, #48	@ 0x30
 800107e:	b2db      	uxtb	r3, r3
 8001080:	e014      	b.n	80010ac <hex2byte+0x4e>
 8001082:	79fb      	ldrb	r3, [r7, #7]
 8001084:	2b40      	cmp	r3, #64	@ 0x40
 8001086:	d906      	bls.n	8001096 <hex2byte+0x38>
					(hi >= 'A' && hi <= 'F') ? hi - 'A' + 10 :
 8001088:	79fb      	ldrb	r3, [r7, #7]
 800108a:	2b46      	cmp	r3, #70	@ 0x46
 800108c:	d803      	bhi.n	8001096 <hex2byte+0x38>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 800108e:	79fb      	ldrb	r3, [r7, #7]
 8001090:	3b37      	subs	r3, #55	@ 0x37
 8001092:	b2db      	uxtb	r3, r3
 8001094:	e00a      	b.n	80010ac <hex2byte+0x4e>
 8001096:	79fb      	ldrb	r3, [r7, #7]
 8001098:	2b60      	cmp	r3, #96	@ 0x60
 800109a:	d906      	bls.n	80010aa <hex2byte+0x4c>
					(hi >= 'a' && hi <= 'f') ? hi - 'a' + 10 : 0;
 800109c:	79fb      	ldrb	r3, [r7, #7]
 800109e:	2b66      	cmp	r3, #102	@ 0x66
 80010a0:	d803      	bhi.n	80010aa <hex2byte+0x4c>
	uint8_t high = (hi >= '0' && hi <= '9') ? hi - '0' :
 80010a2:	79fb      	ldrb	r3, [r7, #7]
 80010a4:	3b57      	subs	r3, #87	@ 0x57
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	e000      	b.n	80010ac <hex2byte+0x4e>
 80010aa:	2300      	movs	r3, #0
 80010ac:	73fb      	strb	r3, [r7, #15]
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 80010ae:	79bb      	ldrb	r3, [r7, #6]
 80010b0:	2b2f      	cmp	r3, #47	@ 0x2f
 80010b2:	d906      	bls.n	80010c2 <hex2byte+0x64>
 80010b4:	79bb      	ldrb	r3, [r7, #6]
 80010b6:	2b39      	cmp	r3, #57	@ 0x39
 80010b8:	d803      	bhi.n	80010c2 <hex2byte+0x64>
 80010ba:	79bb      	ldrb	r3, [r7, #6]
 80010bc:	3b30      	subs	r3, #48	@ 0x30
 80010be:	b2db      	uxtb	r3, r3
 80010c0:	e014      	b.n	80010ec <hex2byte+0x8e>
 80010c2:	79bb      	ldrb	r3, [r7, #6]
 80010c4:	2b40      	cmp	r3, #64	@ 0x40
 80010c6:	d906      	bls.n	80010d6 <hex2byte+0x78>
					(lo >= 'A' && lo <= 'F') ? lo - 'A' + 10 :
 80010c8:	79bb      	ldrb	r3, [r7, #6]
 80010ca:	2b46      	cmp	r3, #70	@ 0x46
 80010cc:	d803      	bhi.n	80010d6 <hex2byte+0x78>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 80010ce:	79bb      	ldrb	r3, [r7, #6]
 80010d0:	3b37      	subs	r3, #55	@ 0x37
 80010d2:	b2db      	uxtb	r3, r3
 80010d4:	e00a      	b.n	80010ec <hex2byte+0x8e>
 80010d6:	79bb      	ldrb	r3, [r7, #6]
 80010d8:	2b60      	cmp	r3, #96	@ 0x60
 80010da:	d906      	bls.n	80010ea <hex2byte+0x8c>
					(lo >= 'a' && lo <= 'f') ? lo - 'a' + 10 : 0;
 80010dc:	79bb      	ldrb	r3, [r7, #6]
 80010de:	2b66      	cmp	r3, #102	@ 0x66
 80010e0:	d803      	bhi.n	80010ea <hex2byte+0x8c>
	uint8_t low = (lo >= '0' && lo <= '9') ? lo - '0' :
 80010e2:	79bb      	ldrb	r3, [r7, #6]
 80010e4:	3b57      	subs	r3, #87	@ 0x57
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	e000      	b.n	80010ec <hex2byte+0x8e>
 80010ea:	2300      	movs	r3, #0
 80010ec:	73bb      	strb	r3, [r7, #14]
	return (high << 4) | low;
 80010ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f2:	011b      	lsls	r3, r3, #4
 80010f4:	b25a      	sxtb	r2, r3
 80010f6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80010fa:	4313      	orrs	r3, r2
 80010fc:	b25b      	sxtb	r3, r3
 80010fe:	b2db      	uxtb	r3, r3
}
 8001100:	4618      	mov	r0, r3
 8001102:	3714      	adds	r7, #20
 8001104:	46bd      	mov	sp, r7
 8001106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110a:	4770      	bx	lr

0800110c <crc8>:
 * @brief Calculate CRC-8 (polynomial 0x07)
 * @param data: Pointer to data buffer
 * @param len: Length of data
 * @retval CRC-8 value
 */
uint8_t crc8(uint8_t *data, uint16_t len) {
 800110c:	b480      	push	{r7}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
 8001114:	460b      	mov	r3, r1
 8001116:	807b      	strh	r3, [r7, #2]
	uint8_t crc = 0x00;
 8001118:	2300      	movs	r3, #0
 800111a:	73fb      	strb	r3, [r7, #15]
	for (uint16_t i = 0; i < len; i++) {
 800111c:	2300      	movs	r3, #0
 800111e:	81bb      	strh	r3, [r7, #12]
 8001120:	e022      	b.n	8001168 <crc8+0x5c>
		crc ^= data[i];
 8001122:	89bb      	ldrh	r3, [r7, #12]
 8001124:	687a      	ldr	r2, [r7, #4]
 8001126:	4413      	add	r3, r2
 8001128:	781a      	ldrb	r2, [r3, #0]
 800112a:	7bfb      	ldrb	r3, [r7, #15]
 800112c:	4053      	eors	r3, r2
 800112e:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8001130:	2300      	movs	r3, #0
 8001132:	72fb      	strb	r3, [r7, #11]
 8001134:	e012      	b.n	800115c <crc8+0x50>
			if (crc & 0x80)
 8001136:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800113a:	2b00      	cmp	r3, #0
 800113c:	da08      	bge.n	8001150 <crc8+0x44>
				crc = (crc << 1) ^ 0x07;
 800113e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001142:	005b      	lsls	r3, r3, #1
 8001144:	b25b      	sxtb	r3, r3
 8001146:	f083 0307 	eor.w	r3, r3, #7
 800114a:	b25b      	sxtb	r3, r3
 800114c:	73fb      	strb	r3, [r7, #15]
 800114e:	e002      	b.n	8001156 <crc8+0x4a>
			else
				crc <<= 1;
 8001150:	7bfb      	ldrb	r3, [r7, #15]
 8001152:	005b      	lsls	r3, r3, #1
 8001154:	73fb      	strb	r3, [r7, #15]
		for (uint8_t j = 0; j < 8; j++) {
 8001156:	7afb      	ldrb	r3, [r7, #11]
 8001158:	3301      	adds	r3, #1
 800115a:	72fb      	strb	r3, [r7, #11]
 800115c:	7afb      	ldrb	r3, [r7, #11]
 800115e:	2b07      	cmp	r3, #7
 8001160:	d9e9      	bls.n	8001136 <crc8+0x2a>
	for (uint16_t i = 0; i < len; i++) {
 8001162:	89bb      	ldrh	r3, [r7, #12]
 8001164:	3301      	adds	r3, #1
 8001166:	81bb      	strh	r3, [r7, #12]
 8001168:	89ba      	ldrh	r2, [r7, #12]
 800116a:	887b      	ldrh	r3, [r7, #2]
 800116c:	429a      	cmp	r2, r3
 800116e:	d3d8      	bcc.n	8001122 <crc8+0x16>
		}
	}
	return crc;
 8001170:	7bfb      	ldrb	r3, [r7, #15]
}
 8001172:	4618      	mov	r0, r3
 8001174:	3714      	adds	r7, #20
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr
	...

08001180 <byte2hex>:
/**
 * @brief Convert byte to two hex characters
 * @param byte: Byte to convert
 * @param hex: Output buffer (must be at least 2 bytes)
 */
void byte2hex(uint8_t byte, char *hex) {
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	4603      	mov	r3, r0
 8001188:	6039      	str	r1, [r7, #0]
 800118a:	71fb      	strb	r3, [r7, #7]
	static const char hex_chars[] = "0123456789ABCDEF";
	hex[0] = hex_chars[(byte >> 4) & 0x0F];
 800118c:	79fb      	ldrb	r3, [r7, #7]
 800118e:	091b      	lsrs	r3, r3, #4
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f003 030f 	and.w	r3, r3, #15
 8001196:	4a09      	ldr	r2, [pc, #36]	@ (80011bc <byte2hex+0x3c>)
 8001198:	5cd2      	ldrb	r2, [r2, r3]
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	701a      	strb	r2, [r3, #0]
	hex[1] = hex_chars[byte & 0x0F];
 800119e:	79fb      	ldrb	r3, [r7, #7]
 80011a0:	f003 020f 	and.w	r2, r3, #15
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	3301      	adds	r3, #1
 80011a8:	4904      	ldr	r1, [pc, #16]	@ (80011bc <byte2hex+0x3c>)
 80011aa:	5c8a      	ldrb	r2, [r1, r2]
 80011ac:	701a      	strb	r2, [r3, #0]
}
 80011ae:	bf00      	nop
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr
 80011ba:	bf00      	nop
 80011bc:	08007c64 	.word	0x08007c64

080011c0 <HAL_UART_TxCpltCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	4a13      	ldr	r2, [pc, #76]	@ (8001218 <HAL_UART_TxCpltCallback+0x58>)
 80011cc:	4293      	cmp	r3, r2
 80011ce:	d11e      	bne.n	800120e <HAL_UART_TxCpltCallback+0x4e>
    if (USART_TX_Empty != USART_TX_Busy) {
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_UART_TxCpltCallback+0x5c>)
 80011d2:	681a      	ldr	r2, [r3, #0]
 80011d4:	4b12      	ldr	r3, [pc, #72]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d018      	beq.n	800120e <HAL_UART_TxCpltCallback+0x4e>
      uint8_t tmp = USART_TxBuf[USART_TX_Busy];
 80011dc:	4b10      	ldr	r3, [pc, #64]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a10      	ldr	r2, [pc, #64]	@ (8001224 <HAL_UART_TxCpltCallback+0x64>)
 80011e2:	5cd3      	ldrb	r3, [r2, r3]
 80011e4:	73fb      	strb	r3, [r7, #15]
      USART_TX_Busy++;
 80011e6:	4b0e      	ldr	r3, [pc, #56]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	3301      	adds	r3, #1
 80011ec:	4a0c      	ldr	r2, [pc, #48]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011ee:	6013      	str	r3, [r2, #0]
      if (USART_TX_Busy >= USART_TXBUF_LEN)
 80011f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f5b3 6fbd 	cmp.w	r3, #1512	@ 0x5e8
 80011f8:	db02      	blt.n	8001200 <HAL_UART_TxCpltCallback+0x40>
        USART_TX_Busy = 0;
 80011fa:	4b09      	ldr	r3, [pc, #36]	@ (8001220 <HAL_UART_TxCpltCallback+0x60>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
      HAL_UART_Transmit_IT(&huart2, &tmp, 1);
 8001200:	f107 030f 	add.w	r3, r7, #15
 8001204:	2201      	movs	r2, #1
 8001206:	4619      	mov	r1, r3
 8001208:	4803      	ldr	r0, [pc, #12]	@ (8001218 <HAL_UART_TxCpltCallback+0x58>)
 800120a:	f005 f815 	bl	8006238 <HAL_UART_Transmit_IT>
    }
  }
}
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000189c 	.word	0x2000189c
 800121c:	20000888 	.word	0x20000888
 8001220:	2000088c 	.word	0x2000088c
 8001224:	200000a0 	.word	0x200000a0

08001228 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]
  if (huart == &huart2) {
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	4a14      	ldr	r2, [pc, #80]	@ (8001284 <HAL_UART_RxCpltCallback+0x5c>)
 8001234:	4293      	cmp	r3, r2
 8001236:	d121      	bne.n	800127c <HAL_UART_RxCpltCallback+0x54>
    int next_head = (USART_RX_Empty + 1) % USART_RXBUF_LEN;
 8001238:	4b13      	ldr	r3, [pc, #76]	@ (8001288 <HAL_UART_RxCpltCallback+0x60>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	3301      	adds	r3, #1
 800123e:	425a      	negs	r2, r3
 8001240:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001244:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001248:	bf58      	it	pl
 800124a:	4253      	negpl	r3, r2
 800124c:	60fb      	str	r3, [r7, #12]
    if (next_head == USART_RX_Busy) {
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <HAL_UART_RxCpltCallback+0x64>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	68fa      	ldr	r2, [r7, #12]
 8001254:	429a      	cmp	r2, r3
 8001256:	d103      	bne.n	8001260 <HAL_UART_RxCpltCallback+0x38>
      USART_RxBufOverflow = 1;
 8001258:	4b0d      	ldr	r3, [pc, #52]	@ (8001290 <HAL_UART_RxCpltCallback+0x68>)
 800125a:	2201      	movs	r2, #1
 800125c:	701a      	strb	r2, [r3, #0]
 800125e:	e008      	b.n	8001272 <HAL_UART_RxCpltCallback+0x4a>
    } else {
      USART_RxBuf[USART_RX_Empty] = rx_byte;
 8001260:	4b09      	ldr	r3, [pc, #36]	@ (8001288 <HAL_UART_RxCpltCallback+0x60>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	4a0b      	ldr	r2, [pc, #44]	@ (8001294 <HAL_UART_RxCpltCallback+0x6c>)
 8001266:	7811      	ldrb	r1, [r2, #0]
 8001268:	4a0b      	ldr	r2, [pc, #44]	@ (8001298 <HAL_UART_RxCpltCallback+0x70>)
 800126a:	54d1      	strb	r1, [r2, r3]
      USART_RX_Empty = next_head;
 800126c:	4a06      	ldr	r2, [pc, #24]	@ (8001288 <HAL_UART_RxCpltCallback+0x60>)
 800126e:	68fb      	ldr	r3, [r7, #12]
 8001270:	6013      	str	r3, [r2, #0]
    }
    HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 8001272:	2201      	movs	r2, #1
 8001274:	4907      	ldr	r1, [pc, #28]	@ (8001294 <HAL_UART_RxCpltCallback+0x6c>)
 8001276:	4803      	ldr	r0, [pc, #12]	@ (8001284 <HAL_UART_RxCpltCallback+0x5c>)
 8001278:	f005 f814 	bl	80062a4 <HAL_UART_Receive_IT>
  }
}
 800127c:	bf00      	nop
 800127e:	3710      	adds	r7, #16
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	2000189c 	.word	0x2000189c
 8001288:	20000890 	.word	0x20000890
 800128c:	20000894 	.word	0x20000894
 8001290:	20000898 	.word	0x20000898
 8001294:	200018e4 	.word	0x200018e4
 8001298:	20000688 	.word	0x20000688

0800129c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012a0:	f001 fc92 	bl	8002bc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012a4:	f000 f82c 	bl	8001300 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012a8:	f000 f8f4 	bl	8001494 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80012ac:	f000 f8c8 	bl	8001440 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 80012b0:	f000 f898 	bl	80013e4 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
	USART_fsend("\r\nSYSTEM START\r\n");
 80012b4:	480d      	ldr	r0, [pc, #52]	@ (80012ec <main+0x50>)
 80012b6:	f7ff fd1b 	bl	8000cf0 <USART_fsend>
	Measurement_FillTestData();
 80012ba:	f7ff fe8b 	bl	8000fd4 <Measurement_FillTestData>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_IT(&huart2, &rx_byte, 1);
 80012be:	2201      	movs	r2, #1
 80012c0:	490b      	ldr	r1, [pc, #44]	@ (80012f0 <main+0x54>)
 80012c2:	480c      	ldr	r0, [pc, #48]	@ (80012f4 <main+0x58>)
 80012c4:	f004 ffee 	bl	80062a4 <HAL_UART_Receive_IT>
	while (1) {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		process_uart_buffer();
 80012c8:	f001 fa54 	bl	8002774 <process_uart_buffer>
		BH1750_Init_Process();
 80012cc:	f7ff f9b6 	bl	800063c <BH1750_Init_Process>
		Measurement_AutoRead_Process(); 
 80012d0:	f7ff fb38 	bl	8000944 <Measurement_AutoRead_Process>

		if(USART_RxBufOverflow) {
 80012d4:	4b08      	ldr	r3, [pc, #32]	@ (80012f8 <main+0x5c>)
 80012d6:	781b      	ldrb	r3, [r3, #0]
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d0f4      	beq.n	80012c8 <main+0x2c>
			USART_fsend("\r\nERROR: USART RX buffer overflow!\r\n");
 80012de:	4807      	ldr	r0, [pc, #28]	@ (80012fc <main+0x60>)
 80012e0:	f7ff fd06 	bl	8000cf0 <USART_fsend>
			USART_RxBufOverflow = 0;
 80012e4:	4b04      	ldr	r3, [pc, #16]	@ (80012f8 <main+0x5c>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	701a      	strb	r2, [r3, #0]
		process_uart_buffer();
 80012ea:	e7ed      	b.n	80012c8 <main+0x2c>
 80012ec:	08007b64 	.word	0x08007b64
 80012f0:	200018e4 	.word	0x200018e4
 80012f4:	2000189c 	.word	0x2000189c
 80012f8:	20000898 	.word	0x20000898
 80012fc:	08007b78 	.word	0x08007b78

08001300 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b094      	sub	sp, #80	@ 0x50
 8001304:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001306:	f107 031c 	add.w	r3, r7, #28
 800130a:	2234      	movs	r2, #52	@ 0x34
 800130c:	2100      	movs	r1, #0
 800130e:	4618      	mov	r0, r3
 8001310:	f005 ff9e 	bl	8007250 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]
 8001320:	60da      	str	r2, [r3, #12]
 8001322:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001324:	2300      	movs	r3, #0
 8001326:	607b      	str	r3, [r7, #4]
 8001328:	4b2c      	ldr	r3, [pc, #176]	@ (80013dc <SystemClock_Config+0xdc>)
 800132a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800132c:	4a2b      	ldr	r2, [pc, #172]	@ (80013dc <SystemClock_Config+0xdc>)
 800132e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001332:	6413      	str	r3, [r2, #64]	@ 0x40
 8001334:	4b29      	ldr	r3, [pc, #164]	@ (80013dc <SystemClock_Config+0xdc>)
 8001336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800133c:	607b      	str	r3, [r7, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001340:	2300      	movs	r3, #0
 8001342:	603b      	str	r3, [r7, #0]
 8001344:	4b26      	ldr	r3, [pc, #152]	@ (80013e0 <SystemClock_Config+0xe0>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a25      	ldr	r2, [pc, #148]	@ (80013e0 <SystemClock_Config+0xe0>)
 800134a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800134e:	6013      	str	r3, [r2, #0]
 8001350:	4b23      	ldr	r3, [pc, #140]	@ (80013e0 <SystemClock_Config+0xe0>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001358:	603b      	str	r3, [r7, #0]
 800135a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800135c:	2302      	movs	r3, #2
 800135e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001360:	2301      	movs	r3, #1
 8001362:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001364:	2310      	movs	r3, #16
 8001366:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001368:	2302      	movs	r3, #2
 800136a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800136c:	2300      	movs	r3, #0
 800136e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001370:	2308      	movs	r3, #8
 8001372:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001374:	23b4      	movs	r3, #180	@ 0xb4
 8001376:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001378:	2302      	movs	r3, #2
 800137a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800137c:	2302      	movs	r3, #2
 800137e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001380:	2302      	movs	r3, #2
 8001382:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001384:	f107 031c 	add.w	r3, r7, #28
 8001388:	4618      	mov	r0, r3
 800138a:	f004 fc67 	bl	8005c5c <HAL_RCC_OscConfig>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001394:	f000 f8ec 	bl	8001570 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001398:	f004 f8c6 	bl	8005528 <HAL_PWREx_EnableOverDrive>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80013a2:	f000 f8e5 	bl	8001570 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013a6:	230f      	movs	r3, #15
 80013a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013aa:	2302      	movs	r3, #2
 80013ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ae:	2300      	movs	r3, #0
 80013b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013b2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80013b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80013bc:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013be:	f107 0308 	add.w	r3, r7, #8
 80013c2:	2105      	movs	r1, #5
 80013c4:	4618      	mov	r0, r3
 80013c6:	f004 f8ff 	bl	80055c8 <HAL_RCC_ClockConfig>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80013d0:	f000 f8ce 	bl	8001570 <Error_Handler>
  }
}
 80013d4:	bf00      	nop
 80013d6:	3750      	adds	r7, #80	@ 0x50
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40007000 	.word	0x40007000

080013e4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */
	
  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013e8:	4b12      	ldr	r3, [pc, #72]	@ (8001434 <MX_I2C1_Init+0x50>)
 80013ea:	4a13      	ldr	r2, [pc, #76]	@ (8001438 <MX_I2C1_Init+0x54>)
 80013ec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80013ee:	4b11      	ldr	r3, [pc, #68]	@ (8001434 <MX_I2C1_Init+0x50>)
 80013f0:	4a12      	ldr	r2, [pc, #72]	@ (800143c <MX_I2C1_Init+0x58>)
 80013f2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013f4:	4b0f      	ldr	r3, [pc, #60]	@ (8001434 <MX_I2C1_Init+0x50>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013fa:	4b0e      	ldr	r3, [pc, #56]	@ (8001434 <MX_I2C1_Init+0x50>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001400:	4b0c      	ldr	r3, [pc, #48]	@ (8001434 <MX_I2C1_Init+0x50>)
 8001402:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001406:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001408:	4b0a      	ldr	r3, [pc, #40]	@ (8001434 <MX_I2C1_Init+0x50>)
 800140a:	2200      	movs	r2, #0
 800140c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800140e:	4b09      	ldr	r3, [pc, #36]	@ (8001434 <MX_I2C1_Init+0x50>)
 8001410:	2200      	movs	r2, #0
 8001412:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001414:	4b07      	ldr	r3, [pc, #28]	@ (8001434 <MX_I2C1_Init+0x50>)
 8001416:	2200      	movs	r2, #0
 8001418:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800141a:	4b06      	ldr	r3, [pc, #24]	@ (8001434 <MX_I2C1_Init+0x50>)
 800141c:	2200      	movs	r2, #0
 800141e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001420:	4804      	ldr	r0, [pc, #16]	@ (8001434 <MX_I2C1_Init+0x50>)
 8001422:	f002 f8c9 	bl	80035b8 <HAL_I2C_Init>
 8001426:	4603      	mov	r3, r0
 8001428:	2b00      	cmp	r3, #0
 800142a:	d001      	beq.n	8001430 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800142c:	f000 f8a0 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001430:	bf00      	nop
 8001432:	bd80      	pop	{r7, pc}
 8001434:	20001848 	.word	0x20001848
 8001438:	40005400 	.word	0x40005400
 800143c:	000186a0 	.word	0x000186a0

08001440 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001444:	4b11      	ldr	r3, [pc, #68]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001446:	4a12      	ldr	r2, [pc, #72]	@ (8001490 <MX_USART2_UART_Init+0x50>)
 8001448:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800144a:	4b10      	ldr	r3, [pc, #64]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 800144c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001450:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001452:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001458:	4b0c      	ldr	r3, [pc, #48]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800145e:	4b0b      	ldr	r3, [pc, #44]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001460:	2200      	movs	r2, #0
 8001462:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001464:	4b09      	ldr	r3, [pc, #36]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001466:	220c      	movs	r2, #12
 8001468:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800146a:	4b08      	ldr	r3, [pc, #32]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 800146c:	2200      	movs	r2, #0
 800146e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001470:	4b06      	ldr	r3, [pc, #24]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001472:	2200      	movs	r2, #0
 8001474:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001476:	4805      	ldr	r0, [pc, #20]	@ (800148c <MX_USART2_UART_Init+0x4c>)
 8001478:	f004 fe8e 	bl	8006198 <HAL_UART_Init>
 800147c:	4603      	mov	r3, r0
 800147e:	2b00      	cmp	r3, #0
 8001480:	d001      	beq.n	8001486 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001482:	f000 f875 	bl	8001570 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001486:	bf00      	nop
 8001488:	bd80      	pop	{r7, pc}
 800148a:	bf00      	nop
 800148c:	2000189c 	.word	0x2000189c
 8001490:	40004400 	.word	0x40004400

08001494 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08a      	sub	sp, #40	@ 0x28
 8001498:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800149a:	f107 0314 	add.w	r3, r7, #20
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
 80014a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014aa:	2300      	movs	r3, #0
 80014ac:	613b      	str	r3, [r7, #16]
 80014ae:	4b2d      	ldr	r3, [pc, #180]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014b2:	4a2c      	ldr	r2, [pc, #176]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014b4:	f043 0304 	orr.w	r3, r3, #4
 80014b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014ba:	4b2a      	ldr	r3, [pc, #168]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014be:	f003 0304 	and.w	r3, r3, #4
 80014c2:	613b      	str	r3, [r7, #16]
 80014c4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014c6:	2300      	movs	r3, #0
 80014c8:	60fb      	str	r3, [r7, #12]
 80014ca:	4b26      	ldr	r3, [pc, #152]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ce:	4a25      	ldr	r2, [pc, #148]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014d0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014d4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014d6:	4b23      	ldr	r3, [pc, #140]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e2:	2300      	movs	r3, #0
 80014e4:	60bb      	str	r3, [r7, #8]
 80014e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ea:	4a1e      	ldr	r2, [pc, #120]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014ec:	f043 0301 	orr.w	r3, r3, #1
 80014f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001564 <MX_GPIO_Init+0xd0>)
 80014f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	60bb      	str	r3, [r7, #8]
 80014fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014fe:	2300      	movs	r3, #0
 8001500:	607b      	str	r3, [r7, #4]
 8001502:	4b18      	ldr	r3, [pc, #96]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001504:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001506:	4a17      	ldr	r2, [pc, #92]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001508:	f043 0302 	orr.w	r3, r3, #2
 800150c:	6313      	str	r3, [r2, #48]	@ 0x30
 800150e:	4b15      	ldr	r3, [pc, #84]	@ (8001564 <MX_GPIO_Init+0xd0>)
 8001510:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	607b      	str	r3, [r7, #4]
 8001518:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800151a:	2200      	movs	r2, #0
 800151c:	2120      	movs	r1, #32
 800151e:	4812      	ldr	r0, [pc, #72]	@ (8001568 <MX_GPIO_Init+0xd4>)
 8001520:	f002 f830 	bl	8003584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001524:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001528:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800152a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800152e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001530:	2300      	movs	r3, #0
 8001532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001534:	f107 0314 	add.w	r3, r7, #20
 8001538:	4619      	mov	r1, r3
 800153a:	480c      	ldr	r0, [pc, #48]	@ (800156c <MX_GPIO_Init+0xd8>)
 800153c:	f001 fd9a 	bl	8003074 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001540:	2320      	movs	r3, #32
 8001542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001544:	2301      	movs	r3, #1
 8001546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	2300      	movs	r3, #0
 800154a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800154c:	2300      	movs	r3, #0
 800154e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001550:	f107 0314 	add.w	r3, r7, #20
 8001554:	4619      	mov	r1, r3
 8001556:	4804      	ldr	r0, [pc, #16]	@ (8001568 <MX_GPIO_Init+0xd4>)
 8001558:	f001 fd8c 	bl	8003074 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800155c:	bf00      	nop
 800155e:	3728      	adds	r7, #40	@ 0x28
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40023800 	.word	0x40023800
 8001568:	40020000 	.word	0x40020000
 800156c:	40020800 	.word	0x40020800

08001570 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001574:	b672      	cpsid	i
}
 8001576:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001578:	bf00      	nop
 800157a:	e7fd      	b.n	8001578 <Error_Handler+0x8>

0800157c <is_digits_only>:
static uint16_t pos = 0;

/**
 * @brief Check if string contains only digits
 */
uint8_t is_digits_only(const char *str, uint16_t len) {
 800157c:	b480      	push	{r7}
 800157e:	b085      	sub	sp, #20
 8001580:	af00      	add	r7, sp, #0
 8001582:	6078      	str	r0, [r7, #4]
 8001584:	460b      	mov	r3, r1
 8001586:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 8001588:	2300      	movs	r3, #0
 800158a:	81fb      	strh	r3, [r7, #14]
 800158c:	e010      	b.n	80015b0 <is_digits_only+0x34>
		if (str[i] < '0' || str[i] > '9') {
 800158e:	89fb      	ldrh	r3, [r7, #14]
 8001590:	687a      	ldr	r2, [r7, #4]
 8001592:	4413      	add	r3, r2
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	2b2f      	cmp	r3, #47	@ 0x2f
 8001598:	d905      	bls.n	80015a6 <is_digits_only+0x2a>
 800159a:	89fb      	ldrh	r3, [r7, #14]
 800159c:	687a      	ldr	r2, [r7, #4]
 800159e:	4413      	add	r3, r2
 80015a0:	781b      	ldrb	r3, [r3, #0]
 80015a2:	2b39      	cmp	r3, #57	@ 0x39
 80015a4:	d901      	bls.n	80015aa <is_digits_only+0x2e>
			return 0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e007      	b.n	80015ba <is_digits_only+0x3e>
	for (uint16_t i = 0; i < len; i++) {
 80015aa:	89fb      	ldrh	r3, [r7, #14]
 80015ac:	3301      	adds	r3, #1
 80015ae:	81fb      	strh	r3, [r7, #14]
 80015b0:	89fa      	ldrh	r2, [r7, #14]
 80015b2:	887b      	ldrh	r3, [r7, #2]
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d3ea      	bcc.n	800158e <is_digits_only+0x12>
		}
	}
	return 1;
 80015b8:	2301      	movs	r3, #1
}
 80015ba:	4618      	mov	r0, r3
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <is_addr_char_valid>:

/**
 * @brief Check if character is valid for address field
 */
uint8_t is_addr_char_valid(char c) {
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	4603      	mov	r3, r0
 80015ce:	71fb      	strb	r3, [r7, #7]
	return (c >= 0x21 && c <= 0x7E && c != '&' && c != '*');
 80015d0:	79fb      	ldrb	r3, [r7, #7]
 80015d2:	2b20      	cmp	r3, #32
 80015d4:	d90a      	bls.n	80015ec <is_addr_char_valid+0x26>
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	2b7e      	cmp	r3, #126	@ 0x7e
 80015da:	d807      	bhi.n	80015ec <is_addr_char_valid+0x26>
 80015dc:	79fb      	ldrb	r3, [r7, #7]
 80015de:	2b26      	cmp	r3, #38	@ 0x26
 80015e0:	d004      	beq.n	80015ec <is_addr_char_valid+0x26>
 80015e2:	79fb      	ldrb	r3, [r7, #7]
 80015e4:	2b2a      	cmp	r3, #42	@ 0x2a
 80015e6:	d001      	beq.n	80015ec <is_addr_char_valid+0x26>
 80015e8:	2301      	movs	r3, #1
 80015ea:	e000      	b.n	80015ee <is_addr_char_valid+0x28>
 80015ec:	2300      	movs	r3, #0
 80015ee:	b2db      	uxtb	r3, r3
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	370c      	adds	r7, #12
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <send_response_frame>:

/**
 * @brief Send response frame
 */
void send_response_frame(const char *src_addr, const char *dst_addr, const char *id, const char *data) {
 80015fc:	b590      	push	{r4, r7, lr}
 80015fe:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8001602:	af00      	add	r7, sp, #0
 8001604:	f507 7418 	add.w	r4, r7, #608	@ 0x260
 8001608:	f5a4 7415 	sub.w	r4, r4, #596	@ 0x254
 800160c:	6020      	str	r0, [r4, #0]
 800160e:	f507 7018 	add.w	r0, r7, #608	@ 0x260
 8001612:	f5a0 7016 	sub.w	r0, r0, #600	@ 0x258
 8001616:	6001      	str	r1, [r0, #0]
 8001618:	f507 7118 	add.w	r1, r7, #608	@ 0x260
 800161c:	f5a1 7117 	sub.w	r1, r1, #604	@ 0x25c
 8001620:	600a      	str	r2, [r1, #0]
 8001622:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001626:	f5a2 7218 	sub.w	r2, r2, #608	@ 0x260
 800162a:	6013      	str	r3, [r2, #0]
	char frame[271];
	uint16_t pos = 0;
 800162c:	2300      	movs	r3, #0
 800162e:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	uint8_t crc_buf[300];
	uint16_t crc_pos = 0;
 8001632:	2300      	movs	r3, #0
 8001634:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	uint16_t data_len = strlen(data);
 8001638:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800163c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001640:	6818      	ldr	r0, [r3, #0]
 8001642:	f7fe fdef 	bl	8000224 <strlen>
 8001646:	4603      	mov	r3, r0
 8001648:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
	if (data_len > 256) {
 800164c:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001650:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001654:	f200 815d 	bhi.w	8001912 <send_response_frame+0x316>
		return;
	}

	uint16_t total_len = 1 + 3 + 3 + 2 + 3 + data_len + 2 + 1 + 1;
 8001658:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 800165c:	3310      	adds	r3, #16
 800165e:	f8a7 3258 	strh.w	r3, [r7, #600]	@ 0x258
	if (total_len > sizeof(frame)) {
 8001662:	f8b7 3258 	ldrh.w	r3, [r7, #600]	@ 0x258
 8001666:	f5b3 7f88 	cmp.w	r3, #272	@ 0x110
 800166a:	f080 8154 	bcs.w	8001916 <send_response_frame+0x31a>
		// Przekroczenie bufora ramki
		return;
	}

	frame[pos++] = '&';
 800166e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001672:	1c5a      	adds	r2, r3, #1
 8001674:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 8001678:	461a      	mov	r2, r3
 800167a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800167e:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 8001682:	2126      	movs	r1, #38	@ 0x26
 8001684:	5499      	strb	r1, [r3, r2]

	memcpy(&frame[pos], src_addr, 3);
 8001686:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800168a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800168e:	18d0      	adds	r0, r2, r3
 8001690:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001694:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8001698:	2203      	movs	r2, #3
 800169a:	6819      	ldr	r1, [r3, #0]
 800169c:	f005 fe0c 	bl	80072b8 <memcpy>
	pos += 3;
 80016a0:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80016a4:	3303      	adds	r3, #3
 80016a6:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], src_addr, 3);
 80016aa:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80016ae:	f107 021c 	add.w	r2, r7, #28
 80016b2:	18d0      	adds	r0, r2, r3
 80016b4:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80016b8:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80016bc:	2203      	movs	r2, #3
 80016be:	6819      	ldr	r1, [r3, #0]
 80016c0:	f005 fdfa 	bl	80072b8 <memcpy>
	crc_pos += 3;
 80016c4:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80016c8:	3303      	adds	r3, #3
 80016ca:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	memcpy(&frame[pos], dst_addr, 3);
 80016ce:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80016d2:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80016d6:	18d0      	adds	r0, r2, r3
 80016d8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80016dc:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 80016e0:	2203      	movs	r2, #3
 80016e2:	6819      	ldr	r1, [r3, #0]
 80016e4:	f005 fde8 	bl	80072b8 <memcpy>
	pos += 3;
 80016e8:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80016ec:	3303      	adds	r3, #3
 80016ee:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], dst_addr, 3);
 80016f2:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80016f6:	f107 021c 	add.w	r2, r7, #28
 80016fa:	18d0      	adds	r0, r2, r3
 80016fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001700:	f5a3 7316 	sub.w	r3, r3, #600	@ 0x258
 8001704:	2203      	movs	r2, #3
 8001706:	6819      	ldr	r1, [r3, #0]
 8001708:	f005 fdd6 	bl	80072b8 <memcpy>
	crc_pos += 3;
 800170c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001710:	3303      	adds	r3, #3
 8001712:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	memcpy(&frame[pos], id, 2);
 8001716:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800171a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800171e:	4413      	add	r3, r2
 8001720:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001724:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001728:	6812      	ldr	r2, [r2, #0]
 800172a:	8812      	ldrh	r2, [r2, #0]
 800172c:	b292      	uxth	r2, r2
 800172e:	801a      	strh	r2, [r3, #0]
	pos += 2;
 8001730:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001734:	3302      	adds	r3, #2
 8001736:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], id, 2);
 800173a:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800173e:	f107 021c 	add.w	r2, r7, #28
 8001742:	4413      	add	r3, r2
 8001744:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001748:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	8812      	ldrh	r2, [r2, #0]
 8001750:	b292      	uxth	r2, r2
 8001752:	801a      	strh	r2, [r3, #0]
	crc_pos += 2;
 8001754:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001758:	3302      	adds	r3, #2
 800175a:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	char len_str[4];
	len_str[0] = '0' + (data_len / 100) % 10;
 800175e:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001762:	4a6f      	ldr	r2, [pc, #444]	@ (8001920 <send_response_frame+0x324>)
 8001764:	fba2 2303 	umull	r2, r3, r2, r3
 8001768:	095b      	lsrs	r3, r3, #5
 800176a:	b29a      	uxth	r2, r3
 800176c:	4b6d      	ldr	r3, [pc, #436]	@ (8001924 <send_response_frame+0x328>)
 800176e:	fba3 1302 	umull	r1, r3, r3, r2
 8001772:	08d9      	lsrs	r1, r3, #3
 8001774:	460b      	mov	r3, r1
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	440b      	add	r3, r1
 800177a:	005b      	lsls	r3, r3, #1
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	b29b      	uxth	r3, r3
 8001780:	b2db      	uxtb	r3, r3
 8001782:	3330      	adds	r3, #48	@ 0x30
 8001784:	b2da      	uxtb	r2, r3
 8001786:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800178a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800178e:	701a      	strb	r2, [r3, #0]
	len_str[1] = '0' + (data_len / 10) % 10;
 8001790:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001794:	4a63      	ldr	r2, [pc, #396]	@ (8001924 <send_response_frame+0x328>)
 8001796:	fba2 2303 	umull	r2, r3, r2, r3
 800179a:	08db      	lsrs	r3, r3, #3
 800179c:	b29a      	uxth	r2, r3
 800179e:	4b61      	ldr	r3, [pc, #388]	@ (8001924 <send_response_frame+0x328>)
 80017a0:	fba3 1302 	umull	r1, r3, r3, r2
 80017a4:	08d9      	lsrs	r1, r3, #3
 80017a6:	460b      	mov	r3, r1
 80017a8:	009b      	lsls	r3, r3, #2
 80017aa:	440b      	add	r3, r1
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	1ad3      	subs	r3, r2, r3
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	3330      	adds	r3, #48	@ 0x30
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017bc:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80017c0:	705a      	strb	r2, [r3, #1]
	len_str[2] = '0' + data_len % 10;
 80017c2:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 80017c6:	4b57      	ldr	r3, [pc, #348]	@ (8001924 <send_response_frame+0x328>)
 80017c8:	fba3 1302 	umull	r1, r3, r3, r2
 80017cc:	08d9      	lsrs	r1, r3, #3
 80017ce:	460b      	mov	r3, r1
 80017d0:	009b      	lsls	r3, r3, #2
 80017d2:	440b      	add	r3, r1
 80017d4:	005b      	lsls	r3, r3, #1
 80017d6:	1ad3      	subs	r3, r2, r3
 80017d8:	b29b      	uxth	r3, r3
 80017da:	b2db      	uxtb	r3, r3
 80017dc:	3330      	adds	r3, #48	@ 0x30
 80017de:	b2da      	uxtb	r2, r3
 80017e0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017e4:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80017e8:	709a      	strb	r2, [r3, #2]
	len_str[3] = 0;
 80017ea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017ee:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80017f2:	2200      	movs	r2, #0
 80017f4:	70da      	strb	r2, [r3, #3]
	memcpy(&frame[pos], len_str, 3);
 80017f6:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80017fa:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80017fe:	4413      	add	r3, r2
 8001800:	f107 0118 	add.w	r1, r7, #24
 8001804:	2203      	movs	r2, #3
 8001806:	4618      	mov	r0, r3
 8001808:	f005 fd56 	bl	80072b8 <memcpy>
	pos += 3;
 800180c:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001810:	3303      	adds	r3, #3
 8001812:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], len_str, 3);
 8001816:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800181a:	f107 021c 	add.w	r2, r7, #28
 800181e:	4413      	add	r3, r2
 8001820:	f107 0118 	add.w	r1, r7, #24
 8001824:	2203      	movs	r2, #3
 8001826:	4618      	mov	r0, r3
 8001828:	f005 fd46 	bl	80072b8 <memcpy>
	crc_pos += 3;
 800182c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001830:	3303      	adds	r3, #3
 8001832:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	memcpy(&frame[pos], data, data_len);
 8001836:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800183a:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 800183e:	18d0      	adds	r0, r2, r3
 8001840:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8001844:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001848:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800184c:	6819      	ldr	r1, [r3, #0]
 800184e:	f005 fd33 	bl	80072b8 <memcpy>
	pos += data_len;
 8001852:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8001856:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 800185a:	4413      	add	r3, r2
 800185c:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
	memcpy(&crc_buf[crc_pos], data, data_len);
 8001860:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001864:	f107 021c 	add.w	r2, r7, #28
 8001868:	18d0      	adds	r0, r2, r3
 800186a:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 800186e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001872:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001876:	6819      	ldr	r1, [r3, #0]
 8001878:	f005 fd1e 	bl	80072b8 <memcpy>
	crc_pos += data_len;
 800187c:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8001880:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001884:	4413      	add	r3, r2
 8001886:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c

	uint8_t crc = crc8(crc_buf, crc_pos);
 800188a:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 800188e:	f107 031c 	add.w	r3, r7, #28
 8001892:	4611      	mov	r1, r2
 8001894:	4618      	mov	r0, r3
 8001896:	f7ff fc39 	bl	800110c <crc8>
 800189a:	4603      	mov	r3, r0
 800189c:	f887 3257 	strb.w	r3, [r7, #599]	@ 0x257
	char crc_hex[3];
	byte2hex(crc, crc_hex);
 80018a0:	f107 0214 	add.w	r2, r7, #20
 80018a4:	f897 3257 	ldrb.w	r3, [r7, #599]	@ 0x257
 80018a8:	4611      	mov	r1, r2
 80018aa:	4618      	mov	r0, r3
 80018ac:	f7ff fc68 	bl	8001180 <byte2hex>
	crc_hex[2] = 0;
 80018b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018b4:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80018b8:	2200      	movs	r2, #0
 80018ba:	709a      	strb	r2, [r3, #2]

	memcpy(&frame[pos], crc_hex, 2);
 80018bc:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80018c0:	f507 72a4 	add.w	r2, r7, #328	@ 0x148
 80018c4:	4413      	add	r3, r2
 80018c6:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80018ca:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 80018ce:	8812      	ldrh	r2, [r2, #0]
 80018d0:	801a      	strh	r2, [r3, #0]
	pos += 2;
 80018d2:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80018d6:	3302      	adds	r3, #2
 80018d8:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e

	frame[pos++] = '*';
 80018dc:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80018e0:	1c5a      	adds	r2, r3, #1
 80018e2:	f8a7 225e 	strh.w	r2, [r7, #606]	@ 0x25e
 80018e6:	461a      	mov	r2, r3
 80018e8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018ec:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80018f0:	212a      	movs	r1, #42	@ 0x2a
 80018f2:	5499      	strb	r1, [r3, r2]
	frame[pos] = 0;
 80018f4:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80018f8:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 80018fc:	f5a2 728c 	sub.w	r2, r2, #280	@ 0x118
 8001900:	2100      	movs	r1, #0
 8001902:	54d1      	strb	r1, [r2, r3]

	USART_fsend("%s", frame);
 8001904:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001908:	4619      	mov	r1, r3
 800190a:	4807      	ldr	r0, [pc, #28]	@ (8001928 <send_response_frame+0x32c>)
 800190c:	f7ff f9f0 	bl	8000cf0 <USART_fsend>
 8001910:	e002      	b.n	8001918 <send_response_frame+0x31c>
		return;
 8001912:	bf00      	nop
 8001914:	e000      	b.n	8001918 <send_response_frame+0x31c>
		return;
 8001916:	bf00      	nop
}
 8001918:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 800191c:	46bd      	mov	sp, r7
 800191e:	bd90      	pop	{r4, r7, pc}
 8001920:	51eb851f 	.word	0x51eb851f
 8001924:	cccccccd 	.word	0xcccccccd
 8001928:	08007ba0 	.word	0x08007ba0

0800192c <handle_command>:

/**
 * @brief Handle received command
 */
void handle_command(char *cmd, const char *src_addr, const char *dst_addr, const char *id) {
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b0dd      	sub	sp, #372	@ 0x174
 8001930:	af00      	add	r7, sp, #0
 8001932:	f507 74b8 	add.w	r4, r7, #368	@ 0x170
 8001936:	f5a4 74b2 	sub.w	r4, r4, #356	@ 0x164
 800193a:	6020      	str	r0, [r4, #0]
 800193c:	f507 70b8 	add.w	r0, r7, #368	@ 0x170
 8001940:	f5a0 70b4 	sub.w	r0, r0, #360	@ 0x168
 8001944:	6001      	str	r1, [r0, #0]
 8001946:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800194a:	f5a1 71b6 	sub.w	r1, r1, #364	@ 0x16c
 800194e:	600a      	str	r2, [r1, #0]
 8001950:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001954:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001958:	6013      	str	r3, [r2, #0]
	const char *device_addr = dst_addr;
 800195a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800195e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150

	const uint16_t MIN_INTERVAL = 1;
 8001968:	2301      	movs	r3, #1
 800196a:	f8a7 314e 	strh.w	r3, [r7, #334]	@ 0x14e
	const uint16_t MAX_INTERVAL = 9999;
 800196e:	f242 730f 	movw	r3, #9999	@ 0x270f
 8001972:	f8a7 314c 	strh.w	r3, [r7, #332]	@ 0x14c

	if (strlen(cmd) < 2 || !is_digits_only(cmd, 2)) {
 8001976:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800197a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800197e:	6818      	ldr	r0, [r3, #0]
 8001980:	f7fe fc50 	bl	8000224 <strlen>
 8001984:	4603      	mov	r3, r0
 8001986:	2b01      	cmp	r3, #1
 8001988:	d90a      	bls.n	80019a0 <handle_command+0x74>
 800198a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800198e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8001992:	2102      	movs	r1, #2
 8001994:	6818      	ldr	r0, [r3, #0]
 8001996:	f7ff fdf1 	bl	800157c <is_digits_only>
 800199a:	4603      	mov	r3, r0
 800199c:	2b00      	cmp	r3, #0
 800199e:	d104      	bne.n	80019aa <handle_command+0x7e>
		USART_fsend("ERR: INVALID CMD\r\n");
 80019a0:	48cf      	ldr	r0, [pc, #828]	@ (8001ce0 <handle_command+0x3b4>)
 80019a2:	f7ff f9a5 	bl	8000cf0 <USART_fsend>
		return;
 80019a6:	f000 bcf8 	b.w	800239a <handle_command+0xa6e>
	}

	uint8_t cmd_code = (cmd[0] - '0') * 10 + (cmd[1] - '0');
 80019aa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019ae:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80019b2:	681b      	ldr	r3, [r3, #0]
 80019b4:	781b      	ldrb	r3, [r3, #0]
 80019b6:	3b30      	subs	r3, #48	@ 0x30
 80019b8:	b2db      	uxtb	r3, r3
 80019ba:	461a      	mov	r2, r3
 80019bc:	0092      	lsls	r2, r2, #2
 80019be:	4413      	add	r3, r2
 80019c0:	005b      	lsls	r3, r3, #1
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019c8:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	4413      	add	r3, r2
 80019d4:	b2db      	uxtb	r3, r3
 80019d6:	3b30      	subs	r3, #48	@ 0x30
 80019d8:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
	const char *params = (strlen(cmd) > 2) ? &cmd[2] : "";
 80019dc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019e0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80019e4:	6818      	ldr	r0, [r3, #0]
 80019e6:	f7fe fc1d 	bl	8000224 <strlen>
 80019ea:	4603      	mov	r3, r0
 80019ec:	2b02      	cmp	r3, #2
 80019ee:	d906      	bls.n	80019fe <handle_command+0xd2>
 80019f0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80019f4:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	3302      	adds	r3, #2
 80019fc:	e000      	b.n	8001a00 <handle_command+0xd4>
 80019fe:	4bb9      	ldr	r3, [pc, #740]	@ (8001ce4 <handle_command+0x3b8>)
 8001a00:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
	
	// 10 - START
	if (cmd_code == 10) {
 8001a04:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001a08:	2b0a      	cmp	r3, #10
 8001a0a:	d113      	bne.n	8001a34 <handle_command+0x108>
		Measurement_EnableAutoRead(1);
 8001a0c:	2001      	movs	r0, #1
 8001a0e:	f7fe ff83 	bl	8000918 <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00");
 8001a12:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a16:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a1a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a1e:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a22:	4bb1      	ldr	r3, [pc, #708]	@ (8001ce8 <handle_command+0x3bc>)
 8001a24:	6812      	ldr	r2, [r2, #0]
 8001a26:	6809      	ldr	r1, [r1, #0]
 8001a28:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001a2c:	f7ff fde6 	bl	80015fc <send_response_frame>
 8001a30:	f000 bcb3 	b.w	800239a <handle_command+0xa6e>
	}
	// 11 - STOP
	else if (cmd_code == 11) {
 8001a34:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001a38:	2b0b      	cmp	r3, #11
 8001a3a:	d113      	bne.n	8001a64 <handle_command+0x138>
		Measurement_EnableAutoRead(0);
 8001a3c:	2000      	movs	r0, #0
 8001a3e:	f7fe ff6b 	bl	8000918 <Measurement_EnableAutoRead>
		send_response_frame(device_addr, src_addr, id, "00");
 8001a42:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a46:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a4a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a4e:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a52:	4ba5      	ldr	r3, [pc, #660]	@ (8001ce8 <handle_command+0x3bc>)
 8001a54:	6812      	ldr	r2, [r2, #0]
 8001a56:	6809      	ldr	r1, [r1, #0]
 8001a58:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001a5c:	f7ff fdce 	bl	80015fc <send_response_frame>
 8001a60:	f000 bc9b 	b.w	800239a <handle_command+0xa6e>
	}
	// 12 - DOWNLOAD (last measurement)
	else if (cmd_code == 12) {
 8001a64:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001a68:	2b0c      	cmp	r3, #12
 8001a6a:	f040 80a9 	bne.w	8001bc0 <handle_command+0x294>
		uint16_t count = (uint16_t)LightBuffer_GetCount();
 8001a6e:	f7ff fa47 	bl	8000f00 <LightBuffer_GetCount>
 8001a72:	4603      	mov	r3, r0
 8001a74:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
		if (count == 0) {
 8001a78:	f8b7 312e 	ldrh.w	r3, [r7, #302]	@ 0x12e
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d110      	bne.n	8001aa2 <handle_command+0x176>
			send_response_frame(device_addr, src_addr, id, "03");
 8001a80:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a84:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001a88:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001a8c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001a90:	4b96      	ldr	r3, [pc, #600]	@ (8001cec <handle_command+0x3c0>)
 8001a92:	6812      	ldr	r2, [r2, #0]
 8001a94:	6809      	ldr	r1, [r1, #0]
 8001a96:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001a9a:	f7ff fdaf 	bl	80015fc <send_response_frame>
 8001a9e:	f000 bc7c 	b.w	800239a <handle_command+0xa6e>
			return;
		}
		measurement_entry_t *entry = LightBuffer_GetLatest();
 8001aa2:	f7ff fa07 	bl	8000eb4 <LightBuffer_GetLatest>
 8001aa6:	f8c7 0128 	str.w	r0, [r7, #296]	@ 0x128

		uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 8001aaa:	f8d7 3128 	ldr.w	r3, [r7, #296]	@ 0x128
 8001aae:	edd3 7a00 	vldr	s15, [r3]
 8001ab2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001ab6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001aba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001abe:	ee17 3a90 	vmov	r3, s15
 8001ac2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		if (lux_val > 65535) {
 8001ac6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001aca:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ace:	d303      	bcc.n	8001ad8 <handle_command+0x1ac>
			lux_val = 65535;
 8001ad0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad4:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
		}
		char response[6];
		response[0] = '0' + (lux_val / 10000) % 10;
 8001ad8:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001adc:	4a84      	ldr	r2, [pc, #528]	@ (8001cf0 <handle_command+0x3c4>)
 8001ade:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae2:	0b59      	lsrs	r1, r3, #13
 8001ae4:	4b83      	ldr	r3, [pc, #524]	@ (8001cf4 <handle_command+0x3c8>)
 8001ae6:	fba3 2301 	umull	r2, r3, r3, r1
 8001aea:	08da      	lsrs	r2, r3, #3
 8001aec:	4613      	mov	r3, r2
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	4413      	add	r3, r2
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	1aca      	subs	r2, r1, r3
 8001af6:	b2d3      	uxtb	r3, r2
 8001af8:	3330      	adds	r3, #48	@ 0x30
 8001afa:	b2db      	uxtb	r3, r3
 8001afc:	f887 3120 	strb.w	r3, [r7, #288]	@ 0x120
		response[1] = '0' + (lux_val / 1000) % 10;
 8001b00:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b04:	4a7c      	ldr	r2, [pc, #496]	@ (8001cf8 <handle_command+0x3cc>)
 8001b06:	fba2 2303 	umull	r2, r3, r2, r3
 8001b0a:	0999      	lsrs	r1, r3, #6
 8001b0c:	4b79      	ldr	r3, [pc, #484]	@ (8001cf4 <handle_command+0x3c8>)
 8001b0e:	fba3 2301 	umull	r2, r3, r3, r1
 8001b12:	08da      	lsrs	r2, r3, #3
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	1aca      	subs	r2, r1, r3
 8001b1e:	b2d3      	uxtb	r3, r2
 8001b20:	3330      	adds	r3, #48	@ 0x30
 8001b22:	b2db      	uxtb	r3, r3
 8001b24:	f887 3121 	strb.w	r3, [r7, #289]	@ 0x121
		response[2] = '0' + (lux_val / 100) % 10;
 8001b28:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b2c:	4a73      	ldr	r2, [pc, #460]	@ (8001cfc <handle_command+0x3d0>)
 8001b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b32:	0959      	lsrs	r1, r3, #5
 8001b34:	4b6f      	ldr	r3, [pc, #444]	@ (8001cf4 <handle_command+0x3c8>)
 8001b36:	fba3 2301 	umull	r2, r3, r3, r1
 8001b3a:	08da      	lsrs	r2, r3, #3
 8001b3c:	4613      	mov	r3, r2
 8001b3e:	009b      	lsls	r3, r3, #2
 8001b40:	4413      	add	r3, r2
 8001b42:	005b      	lsls	r3, r3, #1
 8001b44:	1aca      	subs	r2, r1, r3
 8001b46:	b2d3      	uxtb	r3, r2
 8001b48:	3330      	adds	r3, #48	@ 0x30
 8001b4a:	b2db      	uxtb	r3, r3
 8001b4c:	f887 3122 	strb.w	r3, [r7, #290]	@ 0x122
		response[3] = '0' + (lux_val / 10) % 10;
 8001b50:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001b54:	4a67      	ldr	r2, [pc, #412]	@ (8001cf4 <handle_command+0x3c8>)
 8001b56:	fba2 2303 	umull	r2, r3, r2, r3
 8001b5a:	08d9      	lsrs	r1, r3, #3
 8001b5c:	4b65      	ldr	r3, [pc, #404]	@ (8001cf4 <handle_command+0x3c8>)
 8001b5e:	fba3 2301 	umull	r2, r3, r3, r1
 8001b62:	08da      	lsrs	r2, r3, #3
 8001b64:	4613      	mov	r3, r2
 8001b66:	009b      	lsls	r3, r3, #2
 8001b68:	4413      	add	r3, r2
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	1aca      	subs	r2, r1, r3
 8001b6e:	b2d3      	uxtb	r3, r2
 8001b70:	3330      	adds	r3, #48	@ 0x30
 8001b72:	b2db      	uxtb	r3, r3
 8001b74:	f887 3123 	strb.w	r3, [r7, #291]	@ 0x123
		response[4] = '0' + lux_val % 10;
 8001b78:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 8001b7c:	4b5d      	ldr	r3, [pc, #372]	@ (8001cf4 <handle_command+0x3c8>)
 8001b7e:	fba3 2301 	umull	r2, r3, r3, r1
 8001b82:	08da      	lsrs	r2, r3, #3
 8001b84:	4613      	mov	r3, r2
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	005b      	lsls	r3, r3, #1
 8001b8c:	1aca      	subs	r2, r1, r3
 8001b8e:	b2d3      	uxtb	r3, r2
 8001b90:	3330      	adds	r3, #48	@ 0x30
 8001b92:	b2db      	uxtb	r3, r3
 8001b94:	f887 3124 	strb.w	r3, [r7, #292]	@ 0x124
		response[5] = 0;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	f887 3125 	strb.w	r3, [r7, #293]	@ 0x125
		send_response_frame(device_addr, src_addr, id, response);
 8001b9e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8001ba2:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001ba6:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001baa:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001bae:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	6809      	ldr	r1, [r1, #0]
 8001bb6:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001bba:	f7ff fd1f 	bl	80015fc <send_response_frame>
 8001bbe:	e3ec      	b.n	800239a <handle_command+0xa6e>
	}
	// 13 - VIEW (+ xxxzzz parameters)
	else if (cmd_code == 13) {
 8001bc0:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8001bc4:	2b0d      	cmp	r3, #13
 8001bc6:	f040 8221 	bne.w	800200c <handle_command+0x6e0>
		if (strlen(params) < 6) {
 8001bca:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8001bce:	f7fe fb29 	bl	8000224 <strlen>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b05      	cmp	r3, #5
 8001bd6:	d80f      	bhi.n	8001bf8 <handle_command+0x2cc>
			send_response_frame(device_addr, src_addr, id, "01");
 8001bd8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001bdc:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001be0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001be4:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001be8:	4b45      	ldr	r3, [pc, #276]	@ (8001d00 <handle_command+0x3d4>)
 8001bea:	6812      	ldr	r2, [r2, #0]
 8001bec:	6809      	ldr	r1, [r1, #0]
 8001bee:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001bf2:	f7ff fd03 	bl	80015fc <send_response_frame>
			return;
 8001bf6:	e3d0      	b.n	800239a <handle_command+0xa6e>
		}
		uint16_t start_offset = (params[0] - '0') * 100 + (params[1] - '0') * 10 + (params[2] - '0');
 8001bf8:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001bfc:	781b      	ldrb	r3, [r3, #0]
 8001bfe:	3b30      	subs	r3, #48	@ 0x30
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	461a      	mov	r2, r3
 8001c04:	0092      	lsls	r2, r2, #2
 8001c06:	4413      	add	r3, r2
 8001c08:	461a      	mov	r2, r3
 8001c0a:	0091      	lsls	r1, r2, #2
 8001c0c:	461a      	mov	r2, r3
 8001c0e:	460b      	mov	r3, r1
 8001c10:	4413      	add	r3, r2
 8001c12:	009b      	lsls	r3, r3, #2
 8001c14:	b29a      	uxth	r2, r3
 8001c16:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	781b      	ldrb	r3, [r3, #0]
 8001c1e:	3b30      	subs	r3, #48	@ 0x30
 8001c20:	b29b      	uxth	r3, r3
 8001c22:	4619      	mov	r1, r3
 8001c24:	0089      	lsls	r1, r1, #2
 8001c26:	440b      	add	r3, r1
 8001c28:	005b      	lsls	r3, r3, #1
 8001c2a:	b29b      	uxth	r3, r3
 8001c2c:	4413      	add	r3, r2
 8001c2e:	b29b      	uxth	r3, r3
 8001c30:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c34:	3202      	adds	r2, #2
 8001c36:	7812      	ldrb	r2, [r2, #0]
 8001c38:	4413      	add	r3, r2
 8001c3a:	b29b      	uxth	r3, r3
 8001c3c:	3b30      	subs	r3, #48	@ 0x30
 8001c3e:	f8a7 313c 	strh.w	r3, [r7, #316]	@ 0x13c
		uint16_t count_req = (params[3] - '0') * 100 + (params[4] - '0') * 10 + (params[5] - '0');
 8001c42:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001c46:	3303      	adds	r3, #3
 8001c48:	781b      	ldrb	r3, [r3, #0]
 8001c4a:	3b30      	subs	r3, #48	@ 0x30
 8001c4c:	b29b      	uxth	r3, r3
 8001c4e:	461a      	mov	r2, r3
 8001c50:	0092      	lsls	r2, r2, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	461a      	mov	r2, r3
 8001c56:	0091      	lsls	r1, r2, #2
 8001c58:	461a      	mov	r2, r3
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	4413      	add	r3, r2
 8001c5e:	009b      	lsls	r3, r3, #2
 8001c60:	b29a      	uxth	r2, r3
 8001c62:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001c66:	3304      	adds	r3, #4
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	3b30      	subs	r3, #48	@ 0x30
 8001c6c:	b29b      	uxth	r3, r3
 8001c6e:	4619      	mov	r1, r3
 8001c70:	0089      	lsls	r1, r1, #2
 8001c72:	440b      	add	r3, r1
 8001c74:	005b      	lsls	r3, r3, #1
 8001c76:	b29b      	uxth	r3, r3
 8001c78:	4413      	add	r3, r2
 8001c7a:	b29b      	uxth	r3, r3
 8001c7c:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 8001c80:	3205      	adds	r2, #5
 8001c82:	7812      	ldrb	r2, [r2, #0]
 8001c84:	4413      	add	r3, r2
 8001c86:	b29b      	uxth	r3, r3
 8001c88:	3b30      	subs	r3, #48	@ 0x30
 8001c8a:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
		uint16_t count = (uint16_t)LightBuffer_GetCount();
 8001c8e:	f7ff f937 	bl	8000f00 <LightBuffer_GetCount>
 8001c92:	4603      	mov	r3, r0
 8001c94:	f8a7 313a 	strh.w	r3, [r7, #314]	@ 0x13a
		if (start_offset >= count) {
 8001c98:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 8001c9c:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d30f      	bcc.n	8001cc4 <handle_command+0x398>
			send_response_frame(device_addr, src_addr, id, "03");
 8001ca4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ca8:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8001cac:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001cb0:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8001cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8001cec <handle_command+0x3c0>)
 8001cb6:	6812      	ldr	r2, [r2, #0]
 8001cb8:	6809      	ldr	r1, [r1, #0]
 8001cba:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001cbe:	f7ff fc9d 	bl	80015fc <send_response_frame>
			return;
 8001cc2:	e36a      	b.n	800239a <handle_command+0xa6e>
		}
		// pobranie wszystkich danych z bufora dla '000000'
		if (start_offset == 0 && count_req == 0) {
 8001cc4:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d11b      	bne.n	8001d04 <handle_command+0x3d8>
 8001ccc:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d117      	bne.n	8001d04 <handle_command+0x3d8>
			count_req = count;
 8001cd4:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001cd8:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
 8001cdc:	e01d      	b.n	8001d1a <handle_command+0x3ee>
 8001cde:	bf00      	nop
 8001ce0:	08007ba4 	.word	0x08007ba4
 8001ce4:	08007bb8 	.word	0x08007bb8
 8001ce8:	08007bbc 	.word	0x08007bbc
 8001cec:	08007bc0 	.word	0x08007bc0
 8001cf0:	d1b71759 	.word	0xd1b71759
 8001cf4:	cccccccd 	.word	0xcccccccd
 8001cf8:	10624dd3 	.word	0x10624dd3
 8001cfc:	51eb851f 	.word	0x51eb851f
 8001d00:	08007bc4 	.word	0x08007bc4
		} else if (count_req == 0) {
 8001d04:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d106      	bne.n	8001d1a <handle_command+0x3ee>
			count_req = count - start_offset;
 8001d0c:	f8b7 213a 	ldrh.w	r2, [r7, #314]	@ 0x13a
 8001d10:	f8b7 313c 	ldrh.w	r3, [r7, #316]	@ 0x13c
 8001d14:	1ad3      	subs	r3, r2, r3
 8001d16:	f8a7 316a 	strh.w	r3, [r7, #362]	@ 0x16a
		}
		
		#define MAX_MEASUREMENTS_PER_FRAME 50
		char data_out[256];
		uint16_t measurements_sent = 0;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
		
		while (measurements_sent < count_req) {
 8001d20:	e16c      	b.n	8001ffc <handle_command+0x6d0>
			uint16_t current_offset = start_offset + measurements_sent;
 8001d22:	f8b7 213c 	ldrh.w	r2, [r7, #316]	@ 0x13c
 8001d26:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001d2a:	4413      	add	r3, r2
 8001d2c:	f8a7 3138 	strh.w	r3, [r7, #312]	@ 0x138
			uint16_t batch_size = 0;
 8001d30:	2300      	movs	r3, #0
 8001d32:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
			uint16_t data_pos = 0;
 8001d36:	2300      	movs	r3, #0
 8001d38:	f8a7 3164 	strh.w	r3, [r7, #356]	@ 0x164
			
			data_out[data_pos++] = '0' + (current_offset / 100) % 10;
 8001d3c:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8001d40:	4ad1      	ldr	r2, [pc, #836]	@ (8002088 <handle_command+0x75c>)
 8001d42:	fba2 2303 	umull	r2, r3, r2, r3
 8001d46:	095b      	lsrs	r3, r3, #5
 8001d48:	b29a      	uxth	r2, r3
 8001d4a:	4bd0      	ldr	r3, [pc, #832]	@ (800208c <handle_command+0x760>)
 8001d4c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d50:	08d9      	lsrs	r1, r3, #3
 8001d52:	460b      	mov	r3, r1
 8001d54:	009b      	lsls	r3, r3, #2
 8001d56:	440b      	add	r3, r1
 8001d58:	005b      	lsls	r3, r3, #1
 8001d5a:	1ad3      	subs	r3, r2, r3
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001d64:	1c59      	adds	r1, r3, #1
 8001d66:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001d6a:	4619      	mov	r1, r3
 8001d6c:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001d70:	b2da      	uxtb	r2, r3
 8001d72:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001d76:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001d7a:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + (current_offset / 10) % 10;
 8001d7c:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8001d80:	4ac2      	ldr	r2, [pc, #776]	@ (800208c <handle_command+0x760>)
 8001d82:	fba2 2303 	umull	r2, r3, r2, r3
 8001d86:	08db      	lsrs	r3, r3, #3
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	4bc0      	ldr	r3, [pc, #768]	@ (800208c <handle_command+0x760>)
 8001d8c:	fba3 1302 	umull	r1, r3, r3, r2
 8001d90:	08d9      	lsrs	r1, r3, #3
 8001d92:	460b      	mov	r3, r1
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	440b      	add	r3, r1
 8001d98:	005b      	lsls	r3, r3, #1
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001da4:	1c59      	adds	r1, r3, #1
 8001da6:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001daa:	4619      	mov	r1, r3
 8001dac:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001db0:	b2da      	uxtb	r2, r3
 8001db2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001db6:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001dba:	545a      	strb	r2, [r3, r1]
			data_out[data_pos++] = '0' + current_offset % 10;
 8001dbc:	f8b7 2138 	ldrh.w	r2, [r7, #312]	@ 0x138
 8001dc0:	4bb2      	ldr	r3, [pc, #712]	@ (800208c <handle_command+0x760>)
 8001dc2:	fba3 1302 	umull	r1, r3, r3, r2
 8001dc6:	08d9      	lsrs	r1, r3, #3
 8001dc8:	460b      	mov	r3, r1
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	005b      	lsls	r3, r3, #1
 8001dd0:	1ad3      	subs	r3, r2, r3
 8001dd2:	b29b      	uxth	r3, r3
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001dda:	1c59      	adds	r1, r3, #1
 8001ddc:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001de0:	4619      	mov	r1, r3
 8001de2:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001de6:	b2da      	uxtb	r2, r3
 8001de8:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001dec:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001df0:	545a      	strb	r2, [r3, r1]
			
			for (uint16_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001df2:	2300      	movs	r3, #0
 8001df4:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
 8001df8:	e0d4      	b.n	8001fa4 <handle_command+0x678>
				int32_t idx = (int32_t)count - 1 - (int32_t)current_offset - (int32_t)i;
 8001dfa:	f8b7 313a 	ldrh.w	r3, [r7, #314]	@ 0x13a
 8001dfe:	1e5a      	subs	r2, r3, #1
 8001e00:	f8b7 3138 	ldrh.w	r3, [r7, #312]	@ 0x138
 8001e04:	1ad2      	subs	r2, r2, r3
 8001e06:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
				if (idx < 0) {
 8001e10:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f2c0 80d1 	blt.w	8001fbc <handle_command+0x690>
					break;
				}
				measurement_entry_t *entry = LightBuffer_GetByIndexOldest((uint16_t)idx);
 8001e1a:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff f8b5 	bl	8000f90 <LightBuffer_GetByIndexOldest>
 8001e26:	f8c7 0130 	str.w	r0, [r7, #304]	@ 0x130
				if (!entry) {
 8001e2a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 80c6 	beq.w	8001fc0 <handle_command+0x694>
					break;
				}
				uint32_t lux_val = (uint32_t)(entry->lux + 0.5f);
 8001e34:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001e38:	edd3 7a00 	vldr	s15, [r3]
 8001e3c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001e40:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001e44:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001e48:	ee17 3a90 	vmov	r3, s15
 8001e4c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
				if (lux_val > 65535) {
 8001e50:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001e54:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e58:	d303      	bcc.n	8001e62 <handle_command+0x536>
					lux_val = 65535;
 8001e5a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001e5e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
				}
				data_out[data_pos++] = '0' + (lux_val / 10000) % 10;
 8001e62:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001e66:	4a8a      	ldr	r2, [pc, #552]	@ (8002090 <handle_command+0x764>)
 8001e68:	fba2 2303 	umull	r2, r3, r2, r3
 8001e6c:	0b59      	lsrs	r1, r3, #13
 8001e6e:	4b87      	ldr	r3, [pc, #540]	@ (800208c <handle_command+0x760>)
 8001e70:	fba3 2301 	umull	r2, r3, r3, r1
 8001e74:	08da      	lsrs	r2, r3, #3
 8001e76:	4613      	mov	r3, r2
 8001e78:	009b      	lsls	r3, r3, #2
 8001e7a:	4413      	add	r3, r2
 8001e7c:	005b      	lsls	r3, r3, #1
 8001e7e:	1aca      	subs	r2, r1, r3
 8001e80:	b2d2      	uxtb	r2, r2
 8001e82:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001e86:	1c59      	adds	r1, r3, #1
 8001e88:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001e8c:	4619      	mov	r1, r3
 8001e8e:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001e98:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001e9c:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 1000) % 10;
 8001e9e:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001ea2:	4a7c      	ldr	r2, [pc, #496]	@ (8002094 <handle_command+0x768>)
 8001ea4:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea8:	0999      	lsrs	r1, r3, #6
 8001eaa:	4b78      	ldr	r3, [pc, #480]	@ (800208c <handle_command+0x760>)
 8001eac:	fba3 2301 	umull	r2, r3, r3, r1
 8001eb0:	08da      	lsrs	r2, r3, #3
 8001eb2:	4613      	mov	r3, r2
 8001eb4:	009b      	lsls	r3, r3, #2
 8001eb6:	4413      	add	r3, r2
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	1aca      	subs	r2, r1, r3
 8001ebc:	b2d2      	uxtb	r2, r2
 8001ebe:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001ec2:	1c59      	adds	r1, r3, #1
 8001ec4:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001ec8:	4619      	mov	r1, r3
 8001eca:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001ece:	b2da      	uxtb	r2, r3
 8001ed0:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001ed4:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001ed8:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 100) % 10;
 8001eda:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001ede:	4a6a      	ldr	r2, [pc, #424]	@ (8002088 <handle_command+0x75c>)
 8001ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8001ee4:	0959      	lsrs	r1, r3, #5
 8001ee6:	4b69      	ldr	r3, [pc, #420]	@ (800208c <handle_command+0x760>)
 8001ee8:	fba3 2301 	umull	r2, r3, r3, r1
 8001eec:	08da      	lsrs	r2, r3, #3
 8001eee:	4613      	mov	r3, r2
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	1aca      	subs	r2, r1, r3
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001efe:	1c59      	adds	r1, r3, #1
 8001f00:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001f04:	4619      	mov	r1, r3
 8001f06:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001f0a:	b2da      	uxtb	r2, r3
 8001f0c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f10:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001f14:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + (lux_val / 10) % 10;
 8001f16:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8001f1a:	4a5c      	ldr	r2, [pc, #368]	@ (800208c <handle_command+0x760>)
 8001f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8001f20:	08d9      	lsrs	r1, r3, #3
 8001f22:	4b5a      	ldr	r3, [pc, #360]	@ (800208c <handle_command+0x760>)
 8001f24:	fba3 2301 	umull	r2, r3, r3, r1
 8001f28:	08da      	lsrs	r2, r3, #3
 8001f2a:	4613      	mov	r3, r2
 8001f2c:	009b      	lsls	r3, r3, #2
 8001f2e:	4413      	add	r3, r2
 8001f30:	005b      	lsls	r3, r3, #1
 8001f32:	1aca      	subs	r2, r1, r3
 8001f34:	b2d2      	uxtb	r2, r2
 8001f36:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001f3a:	1c59      	adds	r1, r3, #1
 8001f3c:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001f40:	4619      	mov	r1, r3
 8001f42:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f4c:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001f50:	545a      	strb	r2, [r3, r1]
				data_out[data_pos++] = '0' + lux_val % 10;
 8001f52:	f8d7 115c 	ldr.w	r1, [r7, #348]	@ 0x15c
 8001f56:	4b4d      	ldr	r3, [pc, #308]	@ (800208c <handle_command+0x760>)
 8001f58:	fba3 2301 	umull	r2, r3, r3, r1
 8001f5c:	08da      	lsrs	r2, r3, #3
 8001f5e:	4613      	mov	r3, r2
 8001f60:	009b      	lsls	r3, r3, #2
 8001f62:	4413      	add	r3, r2
 8001f64:	005b      	lsls	r3, r3, #1
 8001f66:	1aca      	subs	r2, r1, r3
 8001f68:	b2d2      	uxtb	r2, r2
 8001f6a:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001f6e:	1c59      	adds	r1, r3, #1
 8001f70:	f8a7 1164 	strh.w	r1, [r7, #356]	@ 0x164
 8001f74:	4619      	mov	r1, r3
 8001f76:	f102 0330 	add.w	r3, r2, #48	@ 0x30
 8001f7a:	b2da      	uxtb	r2, r3
 8001f7c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8001f80:	f5a3 73ae 	sub.w	r3, r3, #348	@ 0x15c
 8001f84:	545a      	strb	r2, [r3, r1]
				batch_size++;
 8001f86:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001f8a:	3301      	adds	r3, #1
 8001f8c:	f8a7 3166 	strh.w	r3, [r7, #358]	@ 0x166
				measurements_sent++;
 8001f90:	f8b7 3168 	ldrh.w	r3, [r7, #360]	@ 0x168
 8001f94:	3301      	adds	r3, #1
 8001f96:	f8a7 3168 	strh.w	r3, [r7, #360]	@ 0x168
			for (uint16_t i = 0; i < MAX_MEASUREMENTS_PER_FRAME && measurements_sent < count_req; i++) {
 8001f9a:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8001f9e:	3301      	adds	r3, #1
 8001fa0:	f8a7 3162 	strh.w	r3, [r7, #354]	@ 0x162
 8001fa4:	f8b7 3162 	ldrh.w	r3, [r7, #354]	@ 0x162
 8001fa8:	2b31      	cmp	r3, #49	@ 0x31
 8001faa:	d80a      	bhi.n	8001fc2 <handle_command+0x696>
 8001fac:	f8b7 2168 	ldrh.w	r2, [r7, #360]	@ 0x168
 8001fb0:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	f4ff af20 	bcc.w	8001dfa <handle_command+0x4ce>
 8001fba:	e002      	b.n	8001fc2 <handle_command+0x696>
					break;
 8001fbc:	bf00      	nop
 8001fbe:	e000      	b.n	8001fc2 <handle_command+0x696>
					break;
 8001fc0:	bf00      	nop
			}
			
			data_out[data_pos] = 0;
 8001fc2:	f8b7 3164 	ldrh.w	r3, [r7, #356]	@ 0x164
 8001fc6:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001fca:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8001fce:	2100      	movs	r1, #0
 8001fd0:	54d1      	strb	r1, [r2, r3]
			send_response_frame(device_addr, src_addr, id, data_out);
 8001fd2:	f107 0314 	add.w	r3, r7, #20
 8001fd6:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8001fda:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8001fde:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 8001fe2:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8001fe6:	6812      	ldr	r2, [r2, #0]
 8001fe8:	6809      	ldr	r1, [r1, #0]
 8001fea:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8001fee:	f7ff fb05 	bl	80015fc <send_response_frame>
			
			if (batch_size == 0) {
 8001ff2:	f8b7 3166 	ldrh.w	r3, [r7, #358]	@ 0x166
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 81ce 	beq.w	8002398 <handle_command+0xa6c>
		while (measurements_sent < count_req) {
 8001ffc:	f8b7 2168 	ldrh.w	r2, [r7, #360]	@ 0x168
 8002000:	f8b7 316a 	ldrh.w	r3, [r7, #362]	@ 0x16a
 8002004:	429a      	cmp	r2, r3
 8002006:	f4ff ae8c 	bcc.w	8001d22 <handle_command+0x3f6>
 800200a:	e1c6      	b.n	800239a <handle_command+0xa6e>
				break;
			}
		}
	}
	// 14 - SET_INTERVAL (+ xxxx parameter)
	else if (cmd_code == 14) {
 800200c:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8002010:	2b0e      	cmp	r3, #14
 8002012:	d15a      	bne.n	80020ca <handle_command+0x79e>
		if (strlen(params) < 4) {
 8002014:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002018:	f7fe f904 	bl	8000224 <strlen>
 800201c:	4603      	mov	r3, r0
 800201e:	2b03      	cmp	r3, #3
 8002020:	d80f      	bhi.n	8002042 <handle_command+0x716>
			send_response_frame(device_addr, src_addr, id, "01");
 8002022:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002026:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 800202a:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800202e:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002032:	4b19      	ldr	r3, [pc, #100]	@ (8002098 <handle_command+0x76c>)
 8002034:	6812      	ldr	r2, [r2, #0]
 8002036:	6809      	ldr	r1, [r1, #0]
 8002038:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800203c:	f7ff fade 	bl	80015fc <send_response_frame>
			return;
 8002040:	e1ab      	b.n	800239a <handle_command+0xa6e>
		}
		uint16_t interval_ms = atoi(params);
 8002042:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8002046:	f005 f85b 	bl	8007100 <atoi>
 800204a:	4603      	mov	r3, r0
 800204c:	f8a7 313e 	strh.w	r3, [r7, #318]	@ 0x13e
		if (interval_ms < MIN_INTERVAL || interval_ms > MAX_INTERVAL) {
 8002050:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8002054:	f8b7 314e 	ldrh.w	r3, [r7, #334]	@ 0x14e
 8002058:	429a      	cmp	r2, r3
 800205a:	d305      	bcc.n	8002068 <handle_command+0x73c>
 800205c:	f8b7 213e 	ldrh.w	r2, [r7, #318]	@ 0x13e
 8002060:	f8b7 314c 	ldrh.w	r3, [r7, #332]	@ 0x14c
 8002064:	429a      	cmp	r2, r3
 8002066:	d91b      	bls.n	80020a0 <handle_command+0x774>
			send_response_frame(device_addr, src_addr, id, "02");
 8002068:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800206c:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002070:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002074:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002078:	4b08      	ldr	r3, [pc, #32]	@ (800209c <handle_command+0x770>)
 800207a:	6812      	ldr	r2, [r2, #0]
 800207c:	6809      	ldr	r1, [r1, #0]
 800207e:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 8002082:	f7ff fabb 	bl	80015fc <send_response_frame>
			return;
 8002086:	e188      	b.n	800239a <handle_command+0xa6e>
 8002088:	51eb851f 	.word	0x51eb851f
 800208c:	cccccccd 	.word	0xcccccccd
 8002090:	d1b71759 	.word	0xd1b71759
 8002094:	10624dd3 	.word	0x10624dd3
 8002098:	08007bc4 	.word	0x08007bc4
 800209c:	08007bc8 	.word	0x08007bc8
		}
		Measurement_SetInterval(interval_ms);
 80020a0:	f8b7 313e 	ldrh.w	r3, [r7, #318]	@ 0x13e
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7fe fc1b 	bl	80008e0 <Measurement_SetInterval>
		send_response_frame(device_addr, src_addr, id, "00");
 80020aa:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80020ae:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80020b2:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80020b6:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80020ba:	4bba      	ldr	r3, [pc, #744]	@ (80023a4 <handle_command+0xa78>)
 80020bc:	6812      	ldr	r2, [r2, #0]
 80020be:	6809      	ldr	r1, [r1, #0]
 80020c0:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80020c4:	f7ff fa9a 	bl	80015fc <send_response_frame>
 80020c8:	e167      	b.n	800239a <handle_command+0xa6e>
	}
	// 15 - GET_INTERVAL
	else if (cmd_code == 15) {
 80020ca:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 80020ce:	2b0f      	cmp	r3, #15
 80020d0:	d16d      	bne.n	80021ae <handle_command+0x882>
		uint32_t interval_ms = Measurement_GetInterval();
 80020d2:	f7fe fc15 	bl	8000900 <Measurement_GetInterval>
 80020d6:	f8c7 0158 	str.w	r0, [r7, #344]	@ 0x158
		if (interval_ms > 9999) {
 80020da:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80020de:	f242 720f 	movw	r2, #9999	@ 0x270f
 80020e2:	4293      	cmp	r3, r2
 80020e4:	d903      	bls.n	80020ee <handle_command+0x7c2>
			interval_ms = 9999;
 80020e6:	f242 730f 	movw	r3, #9999	@ 0x270f
 80020ea:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
		}
		char response[6];
		response[0] = '0' + (interval_ms / 1000) % 10;
 80020ee:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 80020f2:	4aad      	ldr	r2, [pc, #692]	@ (80023a8 <handle_command+0xa7c>)
 80020f4:	fba2 2303 	umull	r2, r3, r2, r3
 80020f8:	0999      	lsrs	r1, r3, #6
 80020fa:	4bac      	ldr	r3, [pc, #688]	@ (80023ac <handle_command+0xa80>)
 80020fc:	fba3 2301 	umull	r2, r3, r3, r1
 8002100:	08da      	lsrs	r2, r3, #3
 8002102:	4613      	mov	r3, r2
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	4413      	add	r3, r2
 8002108:	005b      	lsls	r3, r3, #1
 800210a:	1aca      	subs	r2, r1, r3
 800210c:	b2d3      	uxtb	r3, r2
 800210e:	3330      	adds	r3, #48	@ 0x30
 8002110:	b2db      	uxtb	r3, r3
 8002112:	f887 3118 	strb.w	r3, [r7, #280]	@ 0x118
		response[1] = '0' + (interval_ms / 100) % 10;
 8002116:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800211a:	4aa5      	ldr	r2, [pc, #660]	@ (80023b0 <handle_command+0xa84>)
 800211c:	fba2 2303 	umull	r2, r3, r2, r3
 8002120:	0959      	lsrs	r1, r3, #5
 8002122:	4ba2      	ldr	r3, [pc, #648]	@ (80023ac <handle_command+0xa80>)
 8002124:	fba3 2301 	umull	r2, r3, r3, r1
 8002128:	08da      	lsrs	r2, r3, #3
 800212a:	4613      	mov	r3, r2
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	4413      	add	r3, r2
 8002130:	005b      	lsls	r3, r3, #1
 8002132:	1aca      	subs	r2, r1, r3
 8002134:	b2d3      	uxtb	r3, r2
 8002136:	3330      	adds	r3, #48	@ 0x30
 8002138:	b2db      	uxtb	r3, r3
 800213a:	f887 3119 	strb.w	r3, [r7, #281]	@ 0x119
		response[2] = '0' + (interval_ms / 10) % 10;
 800213e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 8002142:	4a9a      	ldr	r2, [pc, #616]	@ (80023ac <handle_command+0xa80>)
 8002144:	fba2 2303 	umull	r2, r3, r2, r3
 8002148:	08d9      	lsrs	r1, r3, #3
 800214a:	4b98      	ldr	r3, [pc, #608]	@ (80023ac <handle_command+0xa80>)
 800214c:	fba3 2301 	umull	r2, r3, r3, r1
 8002150:	08da      	lsrs	r2, r3, #3
 8002152:	4613      	mov	r3, r2
 8002154:	009b      	lsls	r3, r3, #2
 8002156:	4413      	add	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	1aca      	subs	r2, r1, r3
 800215c:	b2d3      	uxtb	r3, r2
 800215e:	3330      	adds	r3, #48	@ 0x30
 8002160:	b2db      	uxtb	r3, r3
 8002162:	f887 311a 	strb.w	r3, [r7, #282]	@ 0x11a
		response[3] = '0' + interval_ms % 10;
 8002166:	f8d7 1158 	ldr.w	r1, [r7, #344]	@ 0x158
 800216a:	4b90      	ldr	r3, [pc, #576]	@ (80023ac <handle_command+0xa80>)
 800216c:	fba3 2301 	umull	r2, r3, r3, r1
 8002170:	08da      	lsrs	r2, r3, #3
 8002172:	4613      	mov	r3, r2
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	4413      	add	r3, r2
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	1aca      	subs	r2, r1, r3
 800217c:	b2d3      	uxtb	r3, r2
 800217e:	3330      	adds	r3, #48	@ 0x30
 8002180:	b2db      	uxtb	r3, r3
 8002182:	f887 311b 	strb.w	r3, [r7, #283]	@ 0x11b
		response[4] = 0;
 8002186:	2300      	movs	r3, #0
 8002188:	f887 311c 	strb.w	r3, [r7, #284]	@ 0x11c
		send_response_frame(device_addr, src_addr, id, response);
 800218c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002190:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8002194:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 8002198:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800219c:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 80021a0:	6812      	ldr	r2, [r2, #0]
 80021a2:	6809      	ldr	r1, [r1, #0]
 80021a4:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80021a8:	f7ff fa28 	bl	80015fc <send_response_frame>
 80021ac:	e0f5      	b.n	800239a <handle_command+0xa6e>
	}
	// 16 - SET_MODE (+ x parameter)
	else if (cmd_code == 16) {
 80021ae:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 80021b2:	2b10      	cmp	r3, #16
 80021b4:	d17c      	bne.n	80022b0 <handle_command+0x984>
		if (strlen(params) < 1 || params[0] < '1' || params[0] > '6') {
 80021b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80021ba:	781b      	ldrb	r3, [r3, #0]
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d009      	beq.n	80021d4 <handle_command+0x8a8>
 80021c0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80021c4:	781b      	ldrb	r3, [r3, #0]
 80021c6:	2b30      	cmp	r3, #48	@ 0x30
 80021c8:	d904      	bls.n	80021d4 <handle_command+0x8a8>
 80021ca:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b36      	cmp	r3, #54	@ 0x36
 80021d2:	d90f      	bls.n	80021f4 <handle_command+0x8c8>
			send_response_frame(device_addr, src_addr, id, "01");
 80021d4:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80021d8:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 80021dc:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 80021e0:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80021e4:	4b73      	ldr	r3, [pc, #460]	@ (80023b4 <handle_command+0xa88>)
 80021e6:	6812      	ldr	r2, [r2, #0]
 80021e8:	6809      	ldr	r1, [r1, #0]
 80021ea:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80021ee:	f7ff fa05 	bl	80015fc <send_response_frame>
			return;
 80021f2:	e0d2      	b.n	800239a <handle_command+0xa6e>
		}
		uint8_t mode_num = params[0] - '0';
 80021f4:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	3b30      	subs	r3, #48	@ 0x30
 80021fc:	f887 3142 	strb.w	r3, [r7, #322]	@ 0x142
		uint8_t mode_value;
		switch (mode_num) {
 8002200:	f897 3142 	ldrb.w	r3, [r7, #322]	@ 0x142
 8002204:	3b01      	subs	r3, #1
 8002206:	2b05      	cmp	r3, #5
 8002208:	d826      	bhi.n	8002258 <handle_command+0x92c>
 800220a:	a201      	add	r2, pc, #4	@ (adr r2, 8002210 <handle_command+0x8e4>)
 800220c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002210:	08002229 	.word	0x08002229
 8002214:	08002231 	.word	0x08002231
 8002218:	08002239 	.word	0x08002239
 800221c:	08002241 	.word	0x08002241
 8002220:	08002249 	.word	0x08002249
 8002224:	08002251 	.word	0x08002251
			case 1: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE; break;
 8002228:	2310      	movs	r3, #16
 800222a:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 800222e:	e013      	b.n	8002258 <handle_command+0x92c>
			case 2: mode_value = BH1750_CONTINUOUS_HIGH_RES_MODE_2; break;
 8002230:	2311      	movs	r3, #17
 8002232:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8002236:	e00f      	b.n	8002258 <handle_command+0x92c>
			case 3: mode_value = BH1750_CONTINUOUS_LOW_RES_MODE; break;
 8002238:	2313      	movs	r3, #19
 800223a:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 800223e:	e00b      	b.n	8002258 <handle_command+0x92c>
			case 4: mode_value = BH1750_ONETIME_HIGH_RES_MODE; break;
 8002240:	2320      	movs	r3, #32
 8002242:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8002246:	e007      	b.n	8002258 <handle_command+0x92c>
			case 5: mode_value = BH1750_ONETIME_HIGH_RES_MODE_2; break;
 8002248:	2321      	movs	r3, #33	@ 0x21
 800224a:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 800224e:	e003      	b.n	8002258 <handle_command+0x92c>
			case 6: mode_value = BH1750_ONETIME_LOW_RES_MODE; break;
 8002250:	2323      	movs	r3, #35	@ 0x23
 8002252:	f887 3157 	strb.w	r3, [r7, #343]	@ 0x157
 8002256:	bf00      	nop
		}
		HAL_StatusTypeDef status = BH1750_SetMode(mode_value);
 8002258:	f897 3157 	ldrb.w	r3, [r7, #343]	@ 0x157
 800225c:	4618      	mov	r0, r3
 800225e:	f7fe fb19 	bl	8000894 <BH1750_SetMode>
 8002262:	4603      	mov	r3, r0
 8002264:	f887 3141 	strb.w	r3, [r7, #321]	@ 0x141
		if (status == HAL_OK) {
 8002268:	f897 3141 	ldrb.w	r3, [r7, #321]	@ 0x141
 800226c:	2b00      	cmp	r3, #0
 800226e:	d10f      	bne.n	8002290 <handle_command+0x964>
			send_response_frame(device_addr, src_addr, id, "00");
 8002270:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002274:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002278:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800227c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 8002280:	4b48      	ldr	r3, [pc, #288]	@ (80023a4 <handle_command+0xa78>)
 8002282:	6812      	ldr	r2, [r2, #0]
 8002284:	6809      	ldr	r1, [r1, #0]
 8002286:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800228a:	f7ff f9b7 	bl	80015fc <send_response_frame>
 800228e:	e084      	b.n	800239a <handle_command+0xa6e>
		} else {
			send_response_frame(device_addr, src_addr, id, "04");
 8002290:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8002294:	f5a3 72b8 	sub.w	r2, r3, #368	@ 0x170
 8002298:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800229c:	f5a3 71b4 	sub.w	r1, r3, #360	@ 0x168
 80022a0:	4b45      	ldr	r3, [pc, #276]	@ (80023b8 <handle_command+0xa8c>)
 80022a2:	6812      	ldr	r2, [r2, #0]
 80022a4:	6809      	ldr	r1, [r1, #0]
 80022a6:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 80022aa:	f7ff f9a7 	bl	80015fc <send_response_frame>
 80022ae:	e074      	b.n	800239a <handle_command+0xa6e>
		}
	}
	// 17 - GET_MODE
	else if (cmd_code == 17) {
 80022b0:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 80022b4:	2b11      	cmp	r3, #17
 80022b6:	d16b      	bne.n	8002390 <handle_command+0xa64>
		char mode_char = '1';
 80022b8:	2331      	movs	r3, #49	@ 0x31
 80022ba:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
		uint8_t current_mode = BH1750_GetCurrentMode();
 80022be:	f7fe fadd 	bl	800087c <BH1750_GetCurrentMode>
 80022c2:	4603      	mov	r3, r0
 80022c4:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
		switch (current_mode) {
 80022c8:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80022cc:	3b10      	subs	r3, #16
 80022ce:	2b13      	cmp	r3, #19
 80022d0:	d842      	bhi.n	8002358 <handle_command+0xa2c>
 80022d2:	a201      	add	r2, pc, #4	@ (adr r2, 80022d8 <handle_command+0x9ac>)
 80022d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022d8:	08002329 	.word	0x08002329
 80022dc:	08002331 	.word	0x08002331
 80022e0:	08002359 	.word	0x08002359
 80022e4:	08002339 	.word	0x08002339
 80022e8:	08002359 	.word	0x08002359
 80022ec:	08002359 	.word	0x08002359
 80022f0:	08002359 	.word	0x08002359
 80022f4:	08002359 	.word	0x08002359
 80022f8:	08002359 	.word	0x08002359
 80022fc:	08002359 	.word	0x08002359
 8002300:	08002359 	.word	0x08002359
 8002304:	08002359 	.word	0x08002359
 8002308:	08002359 	.word	0x08002359
 800230c:	08002359 	.word	0x08002359
 8002310:	08002359 	.word	0x08002359
 8002314:	08002359 	.word	0x08002359
 8002318:	08002341 	.word	0x08002341
 800231c:	08002349 	.word	0x08002349
 8002320:	08002359 	.word	0x08002359
 8002324:	08002351 	.word	0x08002351
			case BH1750_CONTINUOUS_HIGH_RES_MODE: mode_char = '1'; break;
 8002328:	2331      	movs	r3, #49	@ 0x31
 800232a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 800232e:	e017      	b.n	8002360 <handle_command+0xa34>
			case BH1750_CONTINUOUS_HIGH_RES_MODE_2: mode_char = '2'; break;
 8002330:	2332      	movs	r3, #50	@ 0x32
 8002332:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 8002336:	e013      	b.n	8002360 <handle_command+0xa34>
			case BH1750_CONTINUOUS_LOW_RES_MODE: mode_char = '3'; break;
 8002338:	2333      	movs	r3, #51	@ 0x33
 800233a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 800233e:	e00f      	b.n	8002360 <handle_command+0xa34>
			case BH1750_ONETIME_HIGH_RES_MODE: mode_char = '4'; break;
 8002340:	2334      	movs	r3, #52	@ 0x34
 8002342:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 8002346:	e00b      	b.n	8002360 <handle_command+0xa34>
			case BH1750_ONETIME_HIGH_RES_MODE_2: mode_char = '5'; break;
 8002348:	2335      	movs	r3, #53	@ 0x35
 800234a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 800234e:	e007      	b.n	8002360 <handle_command+0xa34>
			case BH1750_ONETIME_LOW_RES_MODE: mode_char = '6'; break;
 8002350:	2336      	movs	r3, #54	@ 0x36
 8002352:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 8002356:	e003      	b.n	8002360 <handle_command+0xa34>
			default: mode_char = '1'; break;
 8002358:	2331      	movs	r3, #49	@ 0x31
 800235a:	f887 3156 	strb.w	r3, [r7, #342]	@ 0x156
 800235e:	bf00      	nop
		}
		char response[2];
		response[0] = mode_char;
 8002360:	f897 3156 	ldrb.w	r3, [r7, #342]	@ 0x156
 8002364:	f887 3114 	strb.w	r3, [r7, #276]	@ 0x114
		response[1] = 0;
 8002368:	2300      	movs	r3, #0
 800236a:	f887 3115 	strb.w	r3, [r7, #277]	@ 0x115
		send_response_frame(device_addr, src_addr, id, response);
 800236e:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8002372:	f507 72b8 	add.w	r2, r7, #368	@ 0x170
 8002376:	f5a2 72b8 	sub.w	r2, r2, #368	@ 0x170
 800237a:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800237e:	f5a1 71b4 	sub.w	r1, r1, #360	@ 0x168
 8002382:	6812      	ldr	r2, [r2, #0]
 8002384:	6809      	ldr	r1, [r1, #0]
 8002386:	f8d7 0150 	ldr.w	r0, [r7, #336]	@ 0x150
 800238a:	f7ff f937 	bl	80015fc <send_response_frame>
 800238e:	e004      	b.n	800239a <handle_command+0xa6e>
	}
	else {
		USART_fsend("ERR: UNKNOWN CMD\r\n");
 8002390:	480a      	ldr	r0, [pc, #40]	@ (80023bc <handle_command+0xa90>)
 8002392:	f7fe fcad 	bl	8000cf0 <USART_fsend>
 8002396:	e000      	b.n	800239a <handle_command+0xa6e>
				break;
 8002398:	bf00      	nop
	}
}
 800239a:	f507 77ba 	add.w	r7, r7, #372	@ 0x174
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd90      	pop	{r4, r7, pc}
 80023a2:	bf00      	nop
 80023a4:	08007bbc 	.word	0x08007bbc
 80023a8:	10624dd3 	.word	0x10624dd3
 80023ac:	cccccccd 	.word	0xcccccccd
 80023b0:	51eb851f 	.word	0x51eb851f
 80023b4:	08007bc4 	.word	0x08007bc4
 80023b8:	08007bcc 	.word	0x08007bcc
 80023bc:	08007bd0 	.word	0x08007bd0

080023c0 <validate_frame>:

/**
 * @brief Validate received frame
 */
void validate_frame(char *f, uint16_t flen) {
 80023c0:	b580      	push	{r7, lr}
 80023c2:	f5ad 7d10 	sub.w	sp, sp, #576	@ 0x240
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80023cc:	f5a3 730f 	sub.w	r3, r3, #572	@ 0x23c
 80023d0:	6018      	str	r0, [r3, #0]
 80023d2:	460a      	mov	r2, r1
 80023d4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80023d8:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 80023dc:	801a      	strh	r2, [r3, #0]
	char src[4], dst[4], id[3], len_str[4];

	if (flen < 15) {
 80023de:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80023e2:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 80023e6:	881b      	ldrh	r3, [r3, #0]
 80023e8:	2b0e      	cmp	r3, #14
 80023ea:	d803      	bhi.n	80023f4 <validate_frame+0x34>
		USART_fsend("ERR: TOO SHORT\r\n");
 80023ec:	48d9      	ldr	r0, [pc, #868]	@ (8002754 <validate_frame+0x394>)
 80023ee:	f7fe fc7f 	bl	8000cf0 <USART_fsend>
		return;
 80023f2:	e1ab      	b.n	800274c <validate_frame+0x38c>
	}

	uint16_t pos = 1;
 80023f4:	2301      	movs	r3, #1
 80023f6:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(src, &f[pos], 3); src[3] = 0; pos += 3;
 80023fa:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80023fe:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002402:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002406:	6812      	ldr	r2, [r2, #0]
 8002408:	18d1      	adds	r1, r2, r3
 800240a:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 800240e:	2203      	movs	r2, #3
 8002410:	4618      	mov	r0, r3
 8002412:	f004 ff51 	bl	80072b8 <memcpy>
 8002416:	2300      	movs	r3, #0
 8002418:	f887 322f 	strb.w	r3, [r7, #559]	@ 0x22f
 800241c:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002420:	3303      	adds	r3, #3
 8002422:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(dst, &f[pos], 3); dst[3] = 0; pos += 3;
 8002426:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 800242a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800242e:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002432:	6812      	ldr	r2, [r2, #0]
 8002434:	18d1      	adds	r1, r2, r3
 8002436:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 800243a:	2203      	movs	r2, #3
 800243c:	4618      	mov	r0, r3
 800243e:	f004 ff3b 	bl	80072b8 <memcpy>
 8002442:	2300      	movs	r3, #0
 8002444:	f887 322b 	strb.w	r3, [r7, #555]	@ 0x22b
 8002448:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 800244c:	3303      	adds	r3, #3
 800244e:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(id,  &f[pos], 2); id[2] = 0;  pos += 2;
 8002452:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002456:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800245a:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 800245e:	6812      	ldr	r2, [r2, #0]
 8002460:	4413      	add	r3, r2
 8002462:	881b      	ldrh	r3, [r3, #0]
 8002464:	b29b      	uxth	r3, r3
 8002466:	f8a7 3224 	strh.w	r3, [r7, #548]	@ 0x224
 800246a:	2300      	movs	r3, #0
 800246c:	f887 3226 	strb.w	r3, [r7, #550]	@ 0x226
 8002470:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002474:	3302      	adds	r3, #2
 8002476:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c
	memcpy(len_str, &f[pos], 3); len_str[3] = 0; pos += 3;
 800247a:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 800247e:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002482:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002486:	6812      	ldr	r2, [r2, #0]
 8002488:	18d1      	adds	r1, r2, r3
 800248a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800248e:	2203      	movs	r2, #3
 8002490:	4618      	mov	r0, r3
 8002492:	f004 ff11 	bl	80072b8 <memcpy>
 8002496:	2300      	movs	r3, #0
 8002498:	f887 3223 	strb.w	r3, [r7, #547]	@ 0x223
 800249c:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80024a0:	3303      	adds	r3, #3
 80024a2:	f8a7 323c 	strh.w	r3, [r7, #572]	@ 0x23c

	// Odrzucaj ramki nie skierowane do 'STM'
	if (strcmp(dst, "STM") != 0) {
 80024a6:	f507 730a 	add.w	r3, r7, #552	@ 0x228
 80024aa:	49ab      	ldr	r1, [pc, #684]	@ (8002758 <validate_frame+0x398>)
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7fd feaf 	bl	8000210 <strcmp>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	f040 8148 	bne.w	800274a <validate_frame+0x38a>
		return;
	}

	for (uint8_t i = 0; i < 3; i++) {
 80024ba:	2300      	movs	r3, #0
 80024bc:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 80024c0:	e022      	b.n	8002508 <validate_frame+0x148>
		if (!is_addr_char_valid(src[i]) || !is_addr_char_valid(dst[i])) {
 80024c2:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80024c6:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80024ca:	443b      	add	r3, r7
 80024cc:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7ff f878 	bl	80015c6 <is_addr_char_valid>
 80024d6:	4603      	mov	r3, r0
 80024d8:	2b00      	cmp	r3, #0
 80024da:	d00c      	beq.n	80024f6 <validate_frame+0x136>
 80024dc:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80024e0:	f503 7310 	add.w	r3, r3, #576	@ 0x240
 80024e4:	443b      	add	r3, r7
 80024e6:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff f86b 	bl	80015c6 <is_addr_char_valid>
 80024f0:	4603      	mov	r3, r0
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d103      	bne.n	80024fe <validate_frame+0x13e>
			USART_fsend("ERR: INVALID ADDR\r\n");
 80024f6:	4899      	ldr	r0, [pc, #612]	@ (800275c <validate_frame+0x39c>)
 80024f8:	f7fe fbfa 	bl	8000cf0 <USART_fsend>
			return;
 80024fc:	e126      	b.n	800274c <validate_frame+0x38c>
	for (uint8_t i = 0; i < 3; i++) {
 80024fe:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8002502:	3301      	adds	r3, #1
 8002504:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
 8002508:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 800250c:	2b02      	cmp	r3, #2
 800250e:	d9d8      	bls.n	80024c2 <validate_frame+0x102>
		}
	}

	if (!is_digits_only(id, 2)) {
 8002510:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8002514:	2102      	movs	r1, #2
 8002516:	4618      	mov	r0, r3
 8002518:	f7ff f830 	bl	800157c <is_digits_only>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d103      	bne.n	800252a <validate_frame+0x16a>
		USART_fsend("ERR: INVALID ID\r\n");
 8002522:	488f      	ldr	r0, [pc, #572]	@ (8002760 <validate_frame+0x3a0>)
 8002524:	f7fe fbe4 	bl	8000cf0 <USART_fsend>
		return;
 8002528:	e110      	b.n	800274c <validate_frame+0x38c>
	}

	if (!is_digits_only(len_str, 3)) {
 800252a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 800252e:	2103      	movs	r1, #3
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff f823 	bl	800157c <is_digits_only>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d103      	bne.n	8002544 <validate_frame+0x184>
		USART_fsend("ERR\r\n");
 800253c:	4889      	ldr	r0, [pc, #548]	@ (8002764 <validate_frame+0x3a4>)
 800253e:	f7fe fbd7 	bl	8000cf0 <USART_fsend>
		return;
 8002542:	e103      	b.n	800274c <validate_frame+0x38c>
	}

	uint16_t data_len_declared = atoi(len_str);
 8002544:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002548:	4618      	mov	r0, r3
 800254a:	f004 fdd9 	bl	8007100 <atoi>
 800254e:	4603      	mov	r3, r0
 8002550:	f8a7 323a 	strh.w	r3, [r7, #570]	@ 0x23a

	if (data_len_declared > 256) {
 8002554:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002558:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800255c:	d903      	bls.n	8002566 <validate_frame+0x1a6>
		USART_fsend("ERR_LENGTH\r\n");
 800255e:	4882      	ldr	r0, [pc, #520]	@ (8002768 <validate_frame+0x3a8>)
 8002560:	f7fe fbc6 	bl	8000cf0 <USART_fsend>
		return;
 8002564:	e0f2      	b.n	800274c <validate_frame+0x38c>
	}
	
	// Sprawdzenie czy rzeczywista długość pola DATA odpowiada zadeklarowanej (LEN)
	uint16_t actual_data_len = flen - pos - 3;
 8002566:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 800256a:	f2a3 233e 	subw	r3, r3, #574	@ 0x23e
 800256e:	881a      	ldrh	r2, [r3, #0]
 8002570:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 8002574:	1ad3      	subs	r3, r2, r3
 8002576:	b29b      	uxth	r3, r3
 8002578:	3b03      	subs	r3, #3
 800257a:	f8a7 3238 	strh.w	r3, [r7, #568]	@ 0x238
	
	if (actual_data_len != data_len_declared) {
 800257e:	f8b7 2238 	ldrh.w	r2, [r7, #568]	@ 0x238
 8002582:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002586:	429a      	cmp	r2, r3
 8002588:	d003      	beq.n	8002592 <validate_frame+0x1d2>
		USART_fsend("ERR: DATA LENGTH MISMATCH\r\n");
 800258a:	4878      	ldr	r0, [pc, #480]	@ (800276c <validate_frame+0x3ac>)
 800258c:	f7fe fbb0 	bl	8000cf0 <USART_fsend>
		return;
 8002590:	e0dc      	b.n	800274c <validate_frame+0x38c>
	}

	uint16_t crc_pos = pos + data_len_declared;
 8002592:	f8b7 223c 	ldrh.w	r2, [r7, #572]	@ 0x23c
 8002596:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 800259a:	4413      	add	r3, r2
 800259c:	f8a7 3236 	strh.w	r3, [r7, #566]	@ 0x236

	char data[257];
	memcpy(data, &f[pos], data_len_declared);
 80025a0:	f8b7 323c 	ldrh.w	r3, [r7, #572]	@ 0x23c
 80025a4:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025a8:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80025ac:	6812      	ldr	r2, [r2, #0]
 80025ae:	18d1      	adds	r1, r2, r3
 80025b0:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 80025b4:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80025b8:	4618      	mov	r0, r3
 80025ba:	f004 fe7d 	bl	80072b8 <memcpy>
	data[data_len_declared] = 0;
 80025be:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 80025c2:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025c6:	f5a2 7292 	sub.w	r2, r2, #292	@ 0x124
 80025ca:	2100      	movs	r1, #0
 80025cc:	54d1      	strb	r1, [r2, r3]

	if (!is_digits_only(data, data_len_declared)) {
 80025ce:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 80025d2:	f507 738e 	add.w	r3, r7, #284	@ 0x11c
 80025d6:	4611      	mov	r1, r2
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fe ffcf 	bl	800157c <is_digits_only>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d103      	bne.n	80025ec <validate_frame+0x22c>
		USART_fsend("ERR\r\n");
 80025e4:	485f      	ldr	r0, [pc, #380]	@ (8002764 <validate_frame+0x3a4>)
 80025e6:	f7fe fb83 	bl	8000cf0 <USART_fsend>
		return;
 80025ea:	e0af      	b.n	800274c <validate_frame+0x38c>
	}

	if (!is_hex_char(f[crc_pos]) || !is_hex_char(f[crc_pos + 1])) {
 80025ec:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 80025f0:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 80025f4:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 80025f8:	6812      	ldr	r2, [r2, #0]
 80025fa:	4413      	add	r3, r2
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	4618      	mov	r0, r3
 8002600:	f7fe fd0c 	bl	800101c <is_hex_char>
 8002604:	4603      	mov	r3, r0
 8002606:	2b00      	cmp	r3, #0
 8002608:	d00f      	beq.n	800262a <validate_frame+0x26a>
 800260a:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 800260e:	3301      	adds	r3, #1
 8002610:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 8002614:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002618:	6812      	ldr	r2, [r2, #0]
 800261a:	4413      	add	r3, r2
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fcfc 	bl	800101c <is_hex_char>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d103      	bne.n	8002632 <validate_frame+0x272>
		USART_fsend("ERR\r\n");
 800262a:	484e      	ldr	r0, [pc, #312]	@ (8002764 <validate_frame+0x3a4>)
 800262c:	f7fe fb60 	bl	8000cf0 <USART_fsend>
		return;
 8002630:	e08c      	b.n	800274c <validate_frame+0x38c>
	}

	uint8_t rx_crc = hex2byte(f[crc_pos], f[crc_pos + 1]);
 8002632:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 8002636:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800263a:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	4413      	add	r3, r2
 8002642:	7818      	ldrb	r0, [r3, #0]
 8002644:	f8b7 3236 	ldrh.w	r3, [r7, #566]	@ 0x236
 8002648:	3301      	adds	r3, #1
 800264a:	f507 7210 	add.w	r2, r7, #576	@ 0x240
 800264e:	f5a2 720f 	sub.w	r2, r2, #572	@ 0x23c
 8002652:	6812      	ldr	r2, [r2, #0]
 8002654:	4413      	add	r3, r2
 8002656:	781b      	ldrb	r3, [r3, #0]
 8002658:	4619      	mov	r1, r3
 800265a:	f7fe fd00 	bl	800105e <hex2byte>
 800265e:	4603      	mov	r3, r0
 8002660:	f887 3235 	strb.w	r3, [r7, #565]	@ 0x235

	uint8_t buf[270];
	uint16_t p = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232

	memcpy(&buf[p], src, 3); p += 3;
 800266a:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 800266e:	f107 020c 	add.w	r2, r7, #12
 8002672:	4413      	add	r3, r2
 8002674:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 8002678:	2203      	movs	r2, #3
 800267a:	4618      	mov	r0, r3
 800267c:	f004 fe1c 	bl	80072b8 <memcpy>
 8002680:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 8002684:	3303      	adds	r3, #3
 8002686:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], dst, 3); p += 3;
 800268a:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 800268e:	f107 020c 	add.w	r2, r7, #12
 8002692:	4413      	add	r3, r2
 8002694:	f507 710a 	add.w	r1, r7, #552	@ 0x228
 8002698:	2203      	movs	r2, #3
 800269a:	4618      	mov	r0, r3
 800269c:	f004 fe0c 	bl	80072b8 <memcpy>
 80026a0:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026a4:	3303      	adds	r3, #3
 80026a6:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], id, 2);  p += 2;
 80026aa:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026ae:	f107 020c 	add.w	r2, r7, #12
 80026b2:	4413      	add	r3, r2
 80026b4:	f8b7 2224 	ldrh.w	r2, [r7, #548]	@ 0x224
 80026b8:	801a      	strh	r2, [r3, #0]
 80026ba:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026be:	3302      	adds	r3, #2
 80026c0:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], len_str, 3); p += 3;
 80026c4:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026c8:	f107 020c 	add.w	r2, r7, #12
 80026cc:	4413      	add	r3, r2
 80026ce:	f507 7108 	add.w	r1, r7, #544	@ 0x220
 80026d2:	2203      	movs	r2, #3
 80026d4:	4618      	mov	r0, r3
 80026d6:	f004 fdef 	bl	80072b8 <memcpy>
 80026da:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026de:	3303      	adds	r3, #3
 80026e0:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232
	memcpy(&buf[p], data, data_len_declared); p += data_len_declared;
 80026e4:	f8b7 3232 	ldrh.w	r3, [r7, #562]	@ 0x232
 80026e8:	f107 020c 	add.w	r2, r7, #12
 80026ec:	4413      	add	r3, r2
 80026ee:	f8b7 223a 	ldrh.w	r2, [r7, #570]	@ 0x23a
 80026f2:	f507 718e 	add.w	r1, r7, #284	@ 0x11c
 80026f6:	4618      	mov	r0, r3
 80026f8:	f004 fdde 	bl	80072b8 <memcpy>
 80026fc:	f8b7 2232 	ldrh.w	r2, [r7, #562]	@ 0x232
 8002700:	f8b7 323a 	ldrh.w	r3, [r7, #570]	@ 0x23a
 8002704:	4413      	add	r3, r2
 8002706:	f8a7 3232 	strh.w	r3, [r7, #562]	@ 0x232

	uint8_t calc_crc = crc8(buf, p);
 800270a:	f8b7 2232 	ldrh.w	r2, [r7, #562]	@ 0x232
 800270e:	f107 030c 	add.w	r3, r7, #12
 8002712:	4611      	mov	r1, r2
 8002714:	4618      	mov	r0, r3
 8002716:	f7fe fcf9 	bl	800110c <crc8>
 800271a:	4603      	mov	r3, r0
 800271c:	f887 3231 	strb.w	r3, [r7, #561]	@ 0x231

	if (calc_crc != rx_crc) {
 8002720:	f897 2231 	ldrb.w	r2, [r7, #561]	@ 0x231
 8002724:	f897 3235 	ldrb.w	r3, [r7, #565]	@ 0x235
 8002728:	429a      	cmp	r2, r3
 800272a:	d003      	beq.n	8002734 <validate_frame+0x374>
		USART_fsend("ERR_CRC\r\n");
 800272c:	4810      	ldr	r0, [pc, #64]	@ (8002770 <validate_frame+0x3b0>)
 800272e:	f7fe fadf 	bl	8000cf0 <USART_fsend>
		return;
 8002732:	e00b      	b.n	800274c <validate_frame+0x38c>
	}
	
	handle_command(data, src, dst, id);
 8002734:	f507 7309 	add.w	r3, r7, #548	@ 0x224
 8002738:	f507 720a 	add.w	r2, r7, #552	@ 0x228
 800273c:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 8002740:	f507 708e 	add.w	r0, r7, #284	@ 0x11c
 8002744:	f7ff f8f2 	bl	800192c <handle_command>
 8002748:	e000      	b.n	800274c <validate_frame+0x38c>
		return;
 800274a:	bf00      	nop
}
 800274c:	f507 7710 	add.w	r7, r7, #576	@ 0x240
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}
 8002754:	08007be4 	.word	0x08007be4
 8002758:	08007bf8 	.word	0x08007bf8
 800275c:	08007bfc 	.word	0x08007bfc
 8002760:	08007c10 	.word	0x08007c10
 8002764:	08007c24 	.word	0x08007c24
 8002768:	08007c2c 	.word	0x08007c2c
 800276c:	08007c3c 	.word	0x08007c3c
 8002770:	08007c58 	.word	0x08007c58

08002774 <process_uart_buffer>:

/**
 * @brief Process UART buffer and extract frames
 */
void process_uart_buffer(void) {
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af00      	add	r7, sp, #0
	while (USART_kbhit()) {
 800277a:	e05c      	b.n	8002836 <process_uart_buffer+0xc2>
		char c = USART_getchar();
 800277c:	f7fe fa8c 	bl	8000c98 <USART_getchar>
 8002780:	4603      	mov	r3, r0
 8002782:	71fb      	strb	r3, [r7, #7]

		switch (st) {
 8002784:	4b31      	ldr	r3, [pc, #196]	@ (800284c <process_uart_buffer+0xd8>)
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	2b00      	cmp	r3, #0
 800278a:	d002      	beq.n	8002792 <process_uart_buffer+0x1e>
 800278c:	2b01      	cmp	r3, #1
 800278e:	d014      	beq.n	80027ba <process_uart_buffer+0x46>
 8002790:	e051      	b.n	8002836 <process_uart_buffer+0xc2>
			case ST_IDLE: {
				if (c == '&') {
 8002792:	79fb      	ldrb	r3, [r7, #7]
 8002794:	2b26      	cmp	r3, #38	@ 0x26
 8002796:	d14b      	bne.n	8002830 <process_uart_buffer+0xbc>
					pos = 0;
 8002798:	4b2d      	ldr	r3, [pc, #180]	@ (8002850 <process_uart_buffer+0xdc>)
 800279a:	2200      	movs	r2, #0
 800279c:	801a      	strh	r2, [r3, #0]
					frame[pos++] = c;
 800279e:	4b2c      	ldr	r3, [pc, #176]	@ (8002850 <process_uart_buffer+0xdc>)
 80027a0:	881b      	ldrh	r3, [r3, #0]
 80027a2:	1c5a      	adds	r2, r3, #1
 80027a4:	b291      	uxth	r1, r2
 80027a6:	4a2a      	ldr	r2, [pc, #168]	@ (8002850 <process_uart_buffer+0xdc>)
 80027a8:	8011      	strh	r1, [r2, #0]
 80027aa:	4619      	mov	r1, r3
 80027ac:	4a29      	ldr	r2, [pc, #164]	@ (8002854 <process_uart_buffer+0xe0>)
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	5453      	strb	r3, [r2, r1]
					st = ST_COLLECT;
 80027b2:	4b26      	ldr	r3, [pc, #152]	@ (800284c <process_uart_buffer+0xd8>)
 80027b4:	2201      	movs	r2, #1
 80027b6:	701a      	strb	r2, [r3, #0]
				}
				break;
 80027b8:	e03a      	b.n	8002830 <process_uart_buffer+0xbc>
			}

			case ST_COLLECT: {
				if (c == '&') {
 80027ba:	79fb      	ldrb	r3, [r7, #7]
 80027bc:	2b26      	cmp	r3, #38	@ 0x26
 80027be:	d10d      	bne.n	80027dc <process_uart_buffer+0x68>
					pos = 0;
 80027c0:	4b23      	ldr	r3, [pc, #140]	@ (8002850 <process_uart_buffer+0xdc>)
 80027c2:	2200      	movs	r2, #0
 80027c4:	801a      	strh	r2, [r3, #0]
					frame[pos++] = c;
 80027c6:	4b22      	ldr	r3, [pc, #136]	@ (8002850 <process_uart_buffer+0xdc>)
 80027c8:	881b      	ldrh	r3, [r3, #0]
 80027ca:	1c5a      	adds	r2, r3, #1
 80027cc:	b291      	uxth	r1, r2
 80027ce:	4a20      	ldr	r2, [pc, #128]	@ (8002850 <process_uart_buffer+0xdc>)
 80027d0:	8011      	strh	r1, [r2, #0]
 80027d2:	4619      	mov	r1, r3
 80027d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002854 <process_uart_buffer+0xe0>)
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	5453      	strb	r3, [r2, r1]
					break;
 80027da:	e02c      	b.n	8002836 <process_uart_buffer+0xc2>
				}

				if (pos < sizeof(frame) - 1) {
 80027dc:	4b1c      	ldr	r3, [pc, #112]	@ (8002850 <process_uart_buffer+0xdc>)
 80027de:	881b      	ldrh	r3, [r3, #0]
 80027e0:	f5b3 7f95 	cmp.w	r3, #298	@ 0x12a
 80027e4:	d80d      	bhi.n	8002802 <process_uart_buffer+0x8e>
					frame[pos++] = c;
 80027e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002850 <process_uart_buffer+0xdc>)
 80027e8:	881b      	ldrh	r3, [r3, #0]
 80027ea:	1c5a      	adds	r2, r3, #1
 80027ec:	b291      	uxth	r1, r2
 80027ee:	4a18      	ldr	r2, [pc, #96]	@ (8002850 <process_uart_buffer+0xdc>)
 80027f0:	8011      	strh	r1, [r2, #0]
 80027f2:	4619      	mov	r1, r3
 80027f4:	4a17      	ldr	r2, [pc, #92]	@ (8002854 <process_uart_buffer+0xe0>)
 80027f6:	79fb      	ldrb	r3, [r7, #7]
 80027f8:	5453      	strb	r3, [r2, r1]
					pos = 0;
					st = ST_IDLE;
					break;
				}

				if (c == '*') {
 80027fa:	79fb      	ldrb	r3, [r7, #7]
 80027fc:	2b2a      	cmp	r3, #42	@ 0x2a
 80027fe:	d119      	bne.n	8002834 <process_uart_buffer+0xc0>
 8002800:	e006      	b.n	8002810 <process_uart_buffer+0x9c>
					pos = 0;
 8002802:	4b13      	ldr	r3, [pc, #76]	@ (8002850 <process_uart_buffer+0xdc>)
 8002804:	2200      	movs	r2, #0
 8002806:	801a      	strh	r2, [r3, #0]
					st = ST_IDLE;
 8002808:	4b10      	ldr	r3, [pc, #64]	@ (800284c <process_uart_buffer+0xd8>)
 800280a:	2200      	movs	r2, #0
 800280c:	701a      	strb	r2, [r3, #0]
					break;
 800280e:	e012      	b.n	8002836 <process_uart_buffer+0xc2>
					frame[pos] = 0;
 8002810:	4b0f      	ldr	r3, [pc, #60]	@ (8002850 <process_uart_buffer+0xdc>)
 8002812:	881b      	ldrh	r3, [r3, #0]
 8002814:	461a      	mov	r2, r3
 8002816:	4b0f      	ldr	r3, [pc, #60]	@ (8002854 <process_uart_buffer+0xe0>)
 8002818:	2100      	movs	r1, #0
 800281a:	5499      	strb	r1, [r3, r2]
					validate_frame(frame, pos);
 800281c:	4b0c      	ldr	r3, [pc, #48]	@ (8002850 <process_uart_buffer+0xdc>)
 800281e:	881b      	ldrh	r3, [r3, #0]
 8002820:	4619      	mov	r1, r3
 8002822:	480c      	ldr	r0, [pc, #48]	@ (8002854 <process_uart_buffer+0xe0>)
 8002824:	f7ff fdcc 	bl	80023c0 <validate_frame>
					st = ST_IDLE;
 8002828:	4b08      	ldr	r3, [pc, #32]	@ (800284c <process_uart_buffer+0xd8>)
 800282a:	2200      	movs	r2, #0
 800282c:	701a      	strb	r2, [r3, #0]
				}
				break;
 800282e:	e001      	b.n	8002834 <process_uart_buffer+0xc0>
				break;
 8002830:	bf00      	nop
 8002832:	e000      	b.n	8002836 <process_uart_buffer+0xc2>
				break;
 8002834:	bf00      	nop
	while (USART_kbhit()) {
 8002836:	f7fe fa1b 	bl	8000c70 <USART_kbhit>
 800283a:	4603      	mov	r3, r0
 800283c:	2b00      	cmp	r3, #0
 800283e:	d19d      	bne.n	800277c <process_uart_buffer+0x8>
			}
		}
	}
}
 8002840:	bf00      	nop
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	200018e5 	.word	0x200018e5
 8002850:	20001a14 	.word	0x20001a14
 8002854:	200018e8 	.word	0x200018e8

08002858 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800285e:	2300      	movs	r3, #0
 8002860:	607b      	str	r3, [r7, #4]
 8002862:	4b10      	ldr	r3, [pc, #64]	@ (80028a4 <HAL_MspInit+0x4c>)
 8002864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002866:	4a0f      	ldr	r2, [pc, #60]	@ (80028a4 <HAL_MspInit+0x4c>)
 8002868:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800286c:	6453      	str	r3, [r2, #68]	@ 0x44
 800286e:	4b0d      	ldr	r3, [pc, #52]	@ (80028a4 <HAL_MspInit+0x4c>)
 8002870:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002872:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002876:	607b      	str	r3, [r7, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800287a:	2300      	movs	r3, #0
 800287c:	603b      	str	r3, [r7, #0]
 800287e:	4b09      	ldr	r3, [pc, #36]	@ (80028a4 <HAL_MspInit+0x4c>)
 8002880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002882:	4a08      	ldr	r2, [pc, #32]	@ (80028a4 <HAL_MspInit+0x4c>)
 8002884:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002888:	6413      	str	r3, [r2, #64]	@ 0x40
 800288a:	4b06      	ldr	r3, [pc, #24]	@ (80028a4 <HAL_MspInit+0x4c>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800288e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002892:	603b      	str	r3, [r7, #0]
 8002894:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002896:	2007      	movs	r0, #7
 8002898:	f000 fafc 	bl	8002e94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800289c:	bf00      	nop
 800289e:	3708      	adds	r7, #8
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40023800 	.word	0x40023800

080028a8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b08a      	sub	sp, #40	@ 0x28
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028b0:	f107 0314 	add.w	r3, r7, #20
 80028b4:	2200      	movs	r2, #0
 80028b6:	601a      	str	r2, [r3, #0]
 80028b8:	605a      	str	r2, [r3, #4]
 80028ba:	609a      	str	r2, [r3, #8]
 80028bc:	60da      	str	r2, [r3, #12]
 80028be:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a21      	ldr	r2, [pc, #132]	@ (800294c <HAL_I2C_MspInit+0xa4>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d13b      	bne.n	8002942 <HAL_I2C_MspInit+0x9a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028ca:	2300      	movs	r3, #0
 80028cc:	613b      	str	r3, [r7, #16]
 80028ce:	4b20      	ldr	r3, [pc, #128]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 80028d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028d2:	4a1f      	ldr	r2, [pc, #124]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 80028d4:	f043 0302 	orr.w	r3, r3, #2
 80028d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80028da:	4b1d      	ldr	r3, [pc, #116]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 80028dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	613b      	str	r3, [r7, #16]
 80028e4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028e6:	23c0      	movs	r3, #192	@ 0xc0
 80028e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028ea:	2312      	movs	r3, #18
 80028ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;  // WŁĄCZ WEWNĘTRZNE PULL-UPY!
 80028ee:	2301      	movs	r3, #1
 80028f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028f2:	2303      	movs	r3, #3
 80028f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80028f6:	2304      	movs	r3, #4
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028fa:	f107 0314 	add.w	r3, r7, #20
 80028fe:	4619      	mov	r1, r3
 8002900:	4814      	ldr	r0, [pc, #80]	@ (8002954 <HAL_I2C_MspInit+0xac>)
 8002902:	f000 fbb7 	bl	8003074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002906:	2300      	movs	r3, #0
 8002908:	60fb      	str	r3, [r7, #12]
 800290a:	4b11      	ldr	r3, [pc, #68]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 800290c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290e:	4a10      	ldr	r2, [pc, #64]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 8002910:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002914:	6413      	str	r3, [r2, #64]	@ 0x40
 8002916:	4b0e      	ldr	r3, [pc, #56]	@ (8002950 <HAL_I2C_MspInit+0xa8>)
 8002918:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800291e:	60fb      	str	r3, [r7, #12]
 8002920:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN I2C1_MspInit 1 */

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002922:	2200      	movs	r2, #0
 8002924:	2100      	movs	r1, #0
 8002926:	201f      	movs	r0, #31
 8002928:	f000 fabf 	bl	8002eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800292c:	201f      	movs	r0, #31
 800292e:	f000 fad8 	bl	8002ee2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002932:	2200      	movs	r2, #0
 8002934:	2100      	movs	r1, #0
 8002936:	2020      	movs	r0, #32
 8002938:	f000 fab7 	bl	8002eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800293c:	2020      	movs	r0, #32
 800293e:	f000 fad0 	bl	8002ee2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002942:	bf00      	nop
 8002944:	3728      	adds	r7, #40	@ 0x28
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40005400 	.word	0x40005400
 8002950:	40023800 	.word	0x40023800
 8002954:	40020400 	.word	0x40020400

08002958 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b082      	sub	sp, #8
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0d      	ldr	r2, [pc, #52]	@ (800299c <HAL_I2C_MspDeInit+0x44>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d113      	bne.n	8002992 <HAL_I2C_MspDeInit+0x3a>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 800296a:	4b0d      	ldr	r3, [pc, #52]	@ (80029a0 <HAL_I2C_MspDeInit+0x48>)
 800296c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800296e:	4a0c      	ldr	r2, [pc, #48]	@ (80029a0 <HAL_I2C_MspDeInit+0x48>)
 8002970:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002974:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 8002976:	2140      	movs	r1, #64	@ 0x40
 8002978:	480a      	ldr	r0, [pc, #40]	@ (80029a4 <HAL_I2C_MspDeInit+0x4c>)
 800297a:	f000 fd0f 	bl	800339c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 800297e:	2180      	movs	r1, #128	@ 0x80
 8002980:	4808      	ldr	r0, [pc, #32]	@ (80029a4 <HAL_I2C_MspDeInit+0x4c>)
 8002982:	f000 fd0b 	bl	800339c <HAL_GPIO_DeInit>

    /* USER CODE BEGIN I2C1_MspDeInit 1 */

    /* I2C1 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 8002986:	201f      	movs	r0, #31
 8002988:	f000 fab9 	bl	8002efe <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 800298c:	2020      	movs	r0, #32
 800298e:	f000 fab6 	bl	8002efe <HAL_NVIC_DisableIRQ>

    /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 8002992:	bf00      	nop
 8002994:	3708      	adds	r7, #8
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	40005400 	.word	0x40005400
 80029a0:	40023800 	.word	0x40023800
 80029a4:	40020400 	.word	0x40020400

080029a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b08a      	sub	sp, #40	@ 0x28
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b0:	f107 0314 	add.w	r3, r7, #20
 80029b4:	2200      	movs	r2, #0
 80029b6:	601a      	str	r2, [r3, #0]
 80029b8:	605a      	str	r2, [r3, #4]
 80029ba:	609a      	str	r2, [r3, #8]
 80029bc:	60da      	str	r2, [r3, #12]
 80029be:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a1d      	ldr	r2, [pc, #116]	@ (8002a3c <HAL_UART_MspInit+0x94>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d133      	bne.n	8002a32 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029ca:	2300      	movs	r3, #0
 80029cc:	613b      	str	r3, [r7, #16]
 80029ce:	4b1c      	ldr	r3, [pc, #112]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029d2:	4a1b      	ldr	r2, [pc, #108]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80029da:	4b19      	ldr	r3, [pc, #100]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e2:	613b      	str	r3, [r7, #16]
 80029e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029e6:	2300      	movs	r3, #0
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	4b15      	ldr	r3, [pc, #84]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029ee:	4a14      	ldr	r2, [pc, #80]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029f0:	f043 0301 	orr.w	r3, r3, #1
 80029f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80029f6:	4b12      	ldr	r3, [pc, #72]	@ (8002a40 <HAL_UART_MspInit+0x98>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	f003 0301 	and.w	r3, r3, #1
 80029fe:	60fb      	str	r3, [r7, #12]
 8002a00:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a02:	230c      	movs	r3, #12
 8002a04:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a06:	2302      	movs	r3, #2
 8002a08:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a12:	2307      	movs	r3, #7
 8002a14:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a16:	f107 0314 	add.w	r3, r7, #20
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4809      	ldr	r0, [pc, #36]	@ (8002a44 <HAL_UART_MspInit+0x9c>)
 8002a1e:	f000 fb29 	bl	8003074 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a22:	2200      	movs	r2, #0
 8002a24:	2100      	movs	r1, #0
 8002a26:	2026      	movs	r0, #38	@ 0x26
 8002a28:	f000 fa3f 	bl	8002eaa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a2c:	2026      	movs	r0, #38	@ 0x26
 8002a2e:	f000 fa58 	bl	8002ee2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8002a32:	bf00      	nop
 8002a34:	3728      	adds	r7, #40	@ 0x28
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bd80      	pop	{r7, pc}
 8002a3a:	bf00      	nop
 8002a3c:	40004400 	.word	0x40004400
 8002a40:	40023800 	.word	0x40023800
 8002a44:	40020000 	.word	0x40020000

08002a48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002a4c:	bf00      	nop
 8002a4e:	e7fd      	b.n	8002a4c <NMI_Handler+0x4>

08002a50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a54:	bf00      	nop
 8002a56:	e7fd      	b.n	8002a54 <HardFault_Handler+0x4>

08002a58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a5c:	bf00      	nop
 8002a5e:	e7fd      	b.n	8002a5c <MemManage_Handler+0x4>

08002a60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a60:	b480      	push	{r7}
 8002a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a64:	bf00      	nop
 8002a66:	e7fd      	b.n	8002a64 <BusFault_Handler+0x4>

08002a68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a6c:	bf00      	nop
 8002a6e:	e7fd      	b.n	8002a6c <UsageFault_Handler+0x4>

08002a70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a74:	bf00      	nop
 8002a76:	46bd      	mov	sp, r7
 8002a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7c:	4770      	bx	lr

08002a7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a7e:	b480      	push	{r7}
 8002a80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr

08002a8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a98:	4770      	bx	lr

08002a9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a9a:	b580      	push	{r7, lr}
 8002a9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a9e:	f000 f8e5 	bl	8002c6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002aa2:	bf00      	nop
 8002aa4:	bd80      	pop	{r7, pc}
	...

08002aa8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002aac:	4802      	ldr	r0, [pc, #8]	@ (8002ab8 <I2C1_EV_IRQHandler+0x10>)
 8002aae:	f001 f857 	bl	8003b60 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002ab2:	bf00      	nop
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	20001848 	.word	0x20001848

08002abc <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002ac0:	4802      	ldr	r0, [pc, #8]	@ (8002acc <I2C1_ER_IRQHandler+0x10>)
 8002ac2:	f001 f9be 	bl	8003e42 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002ac6:	bf00      	nop
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	20001848 	.word	0x20001848

08002ad0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002ad4:	4802      	ldr	r0, [pc, #8]	@ (8002ae0 <USART2_IRQHandler+0x10>)
 8002ad6:	f003 fc0b 	bl	80062f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	2000189c 	.word	0x2000189c

08002ae4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002aec:	4a14      	ldr	r2, [pc, #80]	@ (8002b40 <_sbrk+0x5c>)
 8002aee:	4b15      	ldr	r3, [pc, #84]	@ (8002b44 <_sbrk+0x60>)
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002af8:	4b13      	ldr	r3, [pc, #76]	@ (8002b48 <_sbrk+0x64>)
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d102      	bne.n	8002b06 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002b00:	4b11      	ldr	r3, [pc, #68]	@ (8002b48 <_sbrk+0x64>)
 8002b02:	4a12      	ldr	r2, [pc, #72]	@ (8002b4c <_sbrk+0x68>)
 8002b04:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002b06:	4b10      	ldr	r3, [pc, #64]	@ (8002b48 <_sbrk+0x64>)
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4413      	add	r3, r2
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	429a      	cmp	r2, r3
 8002b12:	d207      	bcs.n	8002b24 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002b14:	f004 fba4 	bl	8007260 <__errno>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	220c      	movs	r2, #12
 8002b1c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002b1e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b22:	e009      	b.n	8002b38 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002b24:	4b08      	ldr	r3, [pc, #32]	@ (8002b48 <_sbrk+0x64>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002b2a:	4b07      	ldr	r3, [pc, #28]	@ (8002b48 <_sbrk+0x64>)
 8002b2c:	681a      	ldr	r2, [r3, #0]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	4413      	add	r3, r2
 8002b32:	4a05      	ldr	r2, [pc, #20]	@ (8002b48 <_sbrk+0x64>)
 8002b34:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002b36:	68fb      	ldr	r3, [r7, #12]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3718      	adds	r7, #24
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	20020000 	.word	0x20020000
 8002b44:	00000400 	.word	0x00000400
 8002b48:	20001a18 	.word	0x20001a18
 8002b4c:	20001b68 	.word	0x20001b68

08002b50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002b50:	b480      	push	{r7}
 8002b52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002b54:	4b06      	ldr	r3, [pc, #24]	@ (8002b70 <SystemInit+0x20>)
 8002b56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002b5a:	4a05      	ldr	r2, [pc, #20]	@ (8002b70 <SystemInit+0x20>)
 8002b5c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002b60:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002b64:	bf00      	nop
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	e000ed00 	.word	0xe000ed00

08002b74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002b74:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002bac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002b78:	f7ff ffea 	bl	8002b50 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b7c:	480c      	ldr	r0, [pc, #48]	@ (8002bb0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002b7e:	490d      	ldr	r1, [pc, #52]	@ (8002bb4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002b80:	4a0d      	ldr	r2, [pc, #52]	@ (8002bb8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002b82:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b84:	e002      	b.n	8002b8c <LoopCopyDataInit>

08002b86 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b86:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b88:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b8a:	3304      	adds	r3, #4

08002b8c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b8c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b8e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b90:	d3f9      	bcc.n	8002b86 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b92:	4a0a      	ldr	r2, [pc, #40]	@ (8002bbc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002b94:	4c0a      	ldr	r4, [pc, #40]	@ (8002bc0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002b96:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b98:	e001      	b.n	8002b9e <LoopFillZerobss>

08002b9a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b9a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b9c:	3204      	adds	r2, #4

08002b9e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b9e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002ba0:	d3fb      	bcc.n	8002b9a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002ba2:	f004 fb63 	bl	800726c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ba6:	f7fe fb79 	bl	800129c <main>
  bx  lr    
 8002baa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002bac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002bb0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002bb4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8002bb8:	08007dd4 	.word	0x08007dd4
  ldr r2, =_sbss
 8002bbc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002bc0:	20001b68 	.word	0x20001b68

08002bc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002bc4:	e7fe      	b.n	8002bc4 <ADC_IRQHandler>
	...

08002bc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002bcc:	4b0e      	ldr	r3, [pc, #56]	@ (8002c08 <HAL_Init+0x40>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4a0d      	ldr	r2, [pc, #52]	@ (8002c08 <HAL_Init+0x40>)
 8002bd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <HAL_Init+0x40>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	4a0a      	ldr	r2, [pc, #40]	@ (8002c08 <HAL_Init+0x40>)
 8002bde:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002be2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002be4:	4b08      	ldr	r3, [pc, #32]	@ (8002c08 <HAL_Init+0x40>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	4a07      	ldr	r2, [pc, #28]	@ (8002c08 <HAL_Init+0x40>)
 8002bea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002bee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002bf0:	2003      	movs	r0, #3
 8002bf2:	f000 f94f 	bl	8002e94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002bf6:	2000      	movs	r0, #0
 8002bf8:	f000 f808 	bl	8002c0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002bfc:	f7ff fe2c 	bl	8002858 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002c00:	2300      	movs	r3, #0
}
 8002c02:	4618      	mov	r0, r3
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	40023c00 	.word	0x40023c00

08002c0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002c14:	4b12      	ldr	r3, [pc, #72]	@ (8002c60 <HAL_InitTick+0x54>)
 8002c16:	681a      	ldr	r2, [r3, #0]
 8002c18:	4b12      	ldr	r3, [pc, #72]	@ (8002c64 <HAL_InitTick+0x58>)
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002c22:	fbb3 f3f1 	udiv	r3, r3, r1
 8002c26:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f000 f975 	bl	8002f1a <HAL_SYSTICK_Config>
 8002c30:	4603      	mov	r3, r0
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d001      	beq.n	8002c3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002c36:	2301      	movs	r3, #1
 8002c38:	e00e      	b.n	8002c58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2b0f      	cmp	r3, #15
 8002c3e:	d80a      	bhi.n	8002c56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002c40:	2200      	movs	r2, #0
 8002c42:	6879      	ldr	r1, [r7, #4]
 8002c44:	f04f 30ff 	mov.w	r0, #4294967295
 8002c48:	f000 f92f 	bl	8002eaa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002c4c:	4a06      	ldr	r2, [pc, #24]	@ (8002c68 <HAL_InitTick+0x5c>)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002c52:	2300      	movs	r3, #0
 8002c54:	e000      	b.n	8002c58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
}
 8002c58:	4618      	mov	r0, r3
 8002c5a:	3708      	adds	r7, #8
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	bd80      	pop	{r7, pc}
 8002c60:	20000014 	.word	0x20000014
 8002c64:	2000001c 	.word	0x2000001c
 8002c68:	20000018 	.word	0x20000018

08002c6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002c70:	4b06      	ldr	r3, [pc, #24]	@ (8002c8c <HAL_IncTick+0x20>)
 8002c72:	781b      	ldrb	r3, [r3, #0]
 8002c74:	461a      	mov	r2, r3
 8002c76:	4b06      	ldr	r3, [pc, #24]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4413      	add	r3, r2
 8002c7c:	4a04      	ldr	r2, [pc, #16]	@ (8002c90 <HAL_IncTick+0x24>)
 8002c7e:	6013      	str	r3, [r2, #0]
}
 8002c80:	bf00      	nop
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	2000001c 	.word	0x2000001c
 8002c90:	20001a1c 	.word	0x20001a1c

08002c94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c94:	b480      	push	{r7}
 8002c96:	af00      	add	r7, sp, #0
  return uwTick;
 8002c98:	4b03      	ldr	r3, [pc, #12]	@ (8002ca8 <HAL_GetTick+0x14>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	20001a1c 	.word	0x20001a1c

08002cac <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002cac:	b480      	push	{r7}
 8002cae:	b085      	sub	sp, #20
 8002cb0:	af00      	add	r7, sp, #0
 8002cb2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	f003 0307 	and.w	r3, r3, #7
 8002cba:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002cc2:	68ba      	ldr	r2, [r7, #8]
 8002cc4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002cc8:	4013      	ands	r3, r2
 8002cca:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002cd4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002cd8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002cdc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002cde:	4a04      	ldr	r2, [pc, #16]	@ (8002cf0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ce0:	68bb      	ldr	r3, [r7, #8]
 8002ce2:	60d3      	str	r3, [r2, #12]
}
 8002ce4:	bf00      	nop
 8002ce6:	3714      	adds	r7, #20
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cee:	4770      	bx	lr
 8002cf0:	e000ed00 	.word	0xe000ed00

08002cf4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002cf4:	b480      	push	{r7}
 8002cf6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002cf8:	4b04      	ldr	r3, [pc, #16]	@ (8002d0c <__NVIC_GetPriorityGrouping+0x18>)
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	0a1b      	lsrs	r3, r3, #8
 8002cfe:	f003 0307 	and.w	r3, r3, #7
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	46bd      	mov	sp, r7
 8002d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d0a:	4770      	bx	lr
 8002d0c:	e000ed00 	.word	0xe000ed00

08002d10 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	db0b      	blt.n	8002d3a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	f003 021f 	and.w	r2, r3, #31
 8002d28:	4907      	ldr	r1, [pc, #28]	@ (8002d48 <__NVIC_EnableIRQ+0x38>)
 8002d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d2e:	095b      	lsrs	r3, r3, #5
 8002d30:	2001      	movs	r0, #1
 8002d32:	fa00 f202 	lsl.w	r2, r0, r2
 8002d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000e100 	.word	0xe000e100

08002d4c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b083      	sub	sp, #12
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	4603      	mov	r3, r0
 8002d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	db12      	blt.n	8002d84 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002d5e:	79fb      	ldrb	r3, [r7, #7]
 8002d60:	f003 021f 	and.w	r2, r3, #31
 8002d64:	490a      	ldr	r1, [pc, #40]	@ (8002d90 <__NVIC_DisableIRQ+0x44>)
 8002d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d6a:	095b      	lsrs	r3, r3, #5
 8002d6c:	2001      	movs	r0, #1
 8002d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8002d72:	3320      	adds	r3, #32
 8002d74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002d78:	f3bf 8f4f 	dsb	sy
}
 8002d7c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002d7e:	f3bf 8f6f 	isb	sy
}
 8002d82:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8002d84:	bf00      	nop
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000e100 	.word	0xe000e100

08002d94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002d94:	b480      	push	{r7}
 8002d96:	b083      	sub	sp, #12
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	6039      	str	r1, [r7, #0]
 8002d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	db0a      	blt.n	8002dbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	b2da      	uxtb	r2, r3
 8002dac:	490c      	ldr	r1, [pc, #48]	@ (8002de0 <__NVIC_SetPriority+0x4c>)
 8002dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002db2:	0112      	lsls	r2, r2, #4
 8002db4:	b2d2      	uxtb	r2, r2
 8002db6:	440b      	add	r3, r1
 8002db8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002dbc:	e00a      	b.n	8002dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	b2da      	uxtb	r2, r3
 8002dc2:	4908      	ldr	r1, [pc, #32]	@ (8002de4 <__NVIC_SetPriority+0x50>)
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	f003 030f 	and.w	r3, r3, #15
 8002dca:	3b04      	subs	r3, #4
 8002dcc:	0112      	lsls	r2, r2, #4
 8002dce:	b2d2      	uxtb	r2, r2
 8002dd0:	440b      	add	r3, r1
 8002dd2:	761a      	strb	r2, [r3, #24]
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr
 8002de0:	e000e100 	.word	0xe000e100
 8002de4:	e000ed00 	.word	0xe000ed00

08002de8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002de8:	b480      	push	{r7}
 8002dea:	b089      	sub	sp, #36	@ 0x24
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	60f8      	str	r0, [r7, #12]
 8002df0:	60b9      	str	r1, [r7, #8]
 8002df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	f003 0307 	and.w	r3, r3, #7
 8002dfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002dfc:	69fb      	ldr	r3, [r7, #28]
 8002dfe:	f1c3 0307 	rsb	r3, r3, #7
 8002e02:	2b04      	cmp	r3, #4
 8002e04:	bf28      	it	cs
 8002e06:	2304      	movcs	r3, #4
 8002e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e0a:	69fb      	ldr	r3, [r7, #28]
 8002e0c:	3304      	adds	r3, #4
 8002e0e:	2b06      	cmp	r3, #6
 8002e10:	d902      	bls.n	8002e18 <NVIC_EncodePriority+0x30>
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	3b03      	subs	r3, #3
 8002e16:	e000      	b.n	8002e1a <NVIC_EncodePriority+0x32>
 8002e18:	2300      	movs	r3, #0
 8002e1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	fa02 f303 	lsl.w	r3, r2, r3
 8002e26:	43da      	mvns	r2, r3
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	401a      	ands	r2, r3
 8002e2c:	697b      	ldr	r3, [r7, #20]
 8002e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e30:	f04f 31ff 	mov.w	r1, #4294967295
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	fa01 f303 	lsl.w	r3, r1, r3
 8002e3a:	43d9      	mvns	r1, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e40:	4313      	orrs	r3, r2
         );
}
 8002e42:	4618      	mov	r0, r3
 8002e44:	3724      	adds	r7, #36	@ 0x24
 8002e46:	46bd      	mov	sp, r7
 8002e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e4c:	4770      	bx	lr
	...

08002e50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002e60:	d301      	bcc.n	8002e66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002e62:	2301      	movs	r3, #1
 8002e64:	e00f      	b.n	8002e86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <SysTick_Config+0x40>)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	3b01      	subs	r3, #1
 8002e6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002e6e:	210f      	movs	r1, #15
 8002e70:	f04f 30ff 	mov.w	r0, #4294967295
 8002e74:	f7ff ff8e 	bl	8002d94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002e78:	4b05      	ldr	r3, [pc, #20]	@ (8002e90 <SysTick_Config+0x40>)
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002e7e:	4b04      	ldr	r3, [pc, #16]	@ (8002e90 <SysTick_Config+0x40>)
 8002e80:	2207      	movs	r2, #7
 8002e82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002e84:	2300      	movs	r3, #0
}
 8002e86:	4618      	mov	r0, r3
 8002e88:	3708      	adds	r7, #8
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bd80      	pop	{r7, pc}
 8002e8e:	bf00      	nop
 8002e90:	e000e010 	.word	0xe000e010

08002e94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e94:	b580      	push	{r7, lr}
 8002e96:	b082      	sub	sp, #8
 8002e98:	af00      	add	r7, sp, #0
 8002e9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002e9c:	6878      	ldr	r0, [r7, #4]
 8002e9e:	f7ff ff05 	bl	8002cac <__NVIC_SetPriorityGrouping>
}
 8002ea2:	bf00      	nop
 8002ea4:	3708      	adds	r7, #8
 8002ea6:	46bd      	mov	sp, r7
 8002ea8:	bd80      	pop	{r7, pc}

08002eaa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002eaa:	b580      	push	{r7, lr}
 8002eac:	b086      	sub	sp, #24
 8002eae:	af00      	add	r7, sp, #0
 8002eb0:	4603      	mov	r3, r0
 8002eb2:	60b9      	str	r1, [r7, #8]
 8002eb4:	607a      	str	r2, [r7, #4]
 8002eb6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ebc:	f7ff ff1a 	bl	8002cf4 <__NVIC_GetPriorityGrouping>
 8002ec0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	68b9      	ldr	r1, [r7, #8]
 8002ec6:	6978      	ldr	r0, [r7, #20]
 8002ec8:	f7ff ff8e 	bl	8002de8 <NVIC_EncodePriority>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	f7ff ff5d 	bl	8002d94 <__NVIC_SetPriority>
}
 8002eda:	bf00      	nop
 8002edc:	3718      	adds	r7, #24
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	bd80      	pop	{r7, pc}

08002ee2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ee2:	b580      	push	{r7, lr}
 8002ee4:	b082      	sub	sp, #8
 8002ee6:	af00      	add	r7, sp, #0
 8002ee8:	4603      	mov	r3, r0
 8002eea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002eec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7ff ff0d 	bl	8002d10 <__NVIC_EnableIRQ>
}
 8002ef6:	bf00      	nop
 8002ef8:	3708      	adds	r7, #8
 8002efa:	46bd      	mov	sp, r7
 8002efc:	bd80      	pop	{r7, pc}

08002efe <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002efe:	b580      	push	{r7, lr}
 8002f00:	b082      	sub	sp, #8
 8002f02:	af00      	add	r7, sp, #0
 8002f04:	4603      	mov	r3, r0
 8002f06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002f08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7ff ff1d 	bl	8002d4c <__NVIC_DisableIRQ>
}
 8002f12:	bf00      	nop
 8002f14:	3708      	adds	r7, #8
 8002f16:	46bd      	mov	sp, r7
 8002f18:	bd80      	pop	{r7, pc}

08002f1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002f1a:	b580      	push	{r7, lr}
 8002f1c:	b082      	sub	sp, #8
 8002f1e:	af00      	add	r7, sp, #0
 8002f20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002f22:	6878      	ldr	r0, [r7, #4]
 8002f24:	f7ff ff94 	bl	8002e50 <SysTick_Config>
 8002f28:	4603      	mov	r3, r0
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002f32:	b580      	push	{r7, lr}
 8002f34:	b084      	sub	sp, #16
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f3e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002f40:	f7ff fea8 	bl	8002c94 <HAL_GetTick>
 8002f44:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f4c:	b2db      	uxtb	r3, r3
 8002f4e:	2b02      	cmp	r3, #2
 8002f50:	d008      	beq.n	8002f64 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2280      	movs	r2, #128	@ 0x80
 8002f56:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e052      	b.n	800300a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f022 0216 	bic.w	r2, r2, #22
 8002f72:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	695a      	ldr	r2, [r3, #20]
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f82:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d103      	bne.n	8002f94 <HAL_DMA_Abort+0x62>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d007      	beq.n	8002fa4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	681a      	ldr	r2, [r3, #0]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f022 0208 	bic.w	r2, r2, #8
 8002fa2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0201 	bic.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fb4:	e013      	b.n	8002fde <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fb6:	f7ff fe6d 	bl	8002c94 <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	68bb      	ldr	r3, [r7, #8]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b05      	cmp	r3, #5
 8002fc2:	d90c      	bls.n	8002fde <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2203      	movs	r2, #3
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e015      	b.n	800300a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	f003 0301 	and.w	r3, r3, #1
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d1e4      	bne.n	8002fb6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ff0:	223f      	movs	r2, #63	@ 0x3f
 8002ff2:	409a      	lsls	r2, r3
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	2201      	movs	r2, #1
 8002ffc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	2200      	movs	r2, #0
 8003004:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003008:	2300      	movs	r3, #0
}
 800300a:	4618      	mov	r0, r3
 800300c:	3710      	adds	r7, #16
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}

08003012 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003020:	b2db      	uxtb	r3, r3
 8003022:	2b02      	cmp	r3, #2
 8003024:	d004      	beq.n	8003030 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2280      	movs	r2, #128	@ 0x80
 800302a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800302c:	2301      	movs	r3, #1
 800302e:	e00c      	b.n	800304a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	2205      	movs	r2, #5
 8003034:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	681a      	ldr	r2, [r3, #0]
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f022 0201 	bic.w	r2, r2, #1
 8003046:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	370c      	adds	r7, #12
 800304e:	46bd      	mov	sp, r7
 8003050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003054:	4770      	bx	lr

08003056 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003056:	b480      	push	{r7}
 8003058:	b083      	sub	sp, #12
 800305a:	af00      	add	r7, sp, #0
 800305c:	6078      	str	r0, [r7, #4]
  return hdma->State;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003064:	b2db      	uxtb	r3, r3
}
 8003066:	4618      	mov	r0, r3
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr
	...

08003074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003074:	b480      	push	{r7}
 8003076:	b089      	sub	sp, #36	@ 0x24
 8003078:	af00      	add	r7, sp, #0
 800307a:	6078      	str	r0, [r7, #4]
 800307c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800307e:	2300      	movs	r3, #0
 8003080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003082:	2300      	movs	r3, #0
 8003084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003086:	2300      	movs	r3, #0
 8003088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800308a:	2300      	movs	r3, #0
 800308c:	61fb      	str	r3, [r7, #28]
 800308e:	e165      	b.n	800335c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003090:	2201      	movs	r2, #1
 8003092:	69fb      	ldr	r3, [r7, #28]
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	4013      	ands	r3, r2
 80030a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80030a4:	693a      	ldr	r2, [r7, #16]
 80030a6:	697b      	ldr	r3, [r7, #20]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	f040 8154 	bne.w	8003356 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	685b      	ldr	r3, [r3, #4]
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	2b01      	cmp	r3, #1
 80030b8:	d005      	beq.n	80030c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	685b      	ldr	r3, [r3, #4]
 80030be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80030c2:	2b02      	cmp	r3, #2
 80030c4:	d130      	bne.n	8003128 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80030cc:	69fb      	ldr	r3, [r7, #28]
 80030ce:	005b      	lsls	r3, r3, #1
 80030d0:	2203      	movs	r2, #3
 80030d2:	fa02 f303 	lsl.w	r3, r2, r3
 80030d6:	43db      	mvns	r3, r3
 80030d8:	69ba      	ldr	r2, [r7, #24]
 80030da:	4013      	ands	r3, r2
 80030dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80030de:	683b      	ldr	r3, [r7, #0]
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	69fb      	ldr	r3, [r7, #28]
 80030e4:	005b      	lsls	r3, r3, #1
 80030e6:	fa02 f303 	lsl.w	r3, r2, r3
 80030ea:	69ba      	ldr	r2, [r7, #24]
 80030ec:	4313      	orrs	r3, r2
 80030ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	69ba      	ldr	r2, [r7, #24]
 80030f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80030fc:	2201      	movs	r2, #1
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	fa02 f303 	lsl.w	r3, r2, r3
 8003104:	43db      	mvns	r3, r3
 8003106:	69ba      	ldr	r2, [r7, #24]
 8003108:	4013      	ands	r3, r2
 800310a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	685b      	ldr	r3, [r3, #4]
 8003110:	091b      	lsrs	r3, r3, #4
 8003112:	f003 0201 	and.w	r2, r3, #1
 8003116:	69fb      	ldr	r3, [r7, #28]
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	69ba      	ldr	r2, [r7, #24]
 800311e:	4313      	orrs	r3, r2
 8003120:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	69ba      	ldr	r2, [r7, #24]
 8003126:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	685b      	ldr	r3, [r3, #4]
 800312c:	f003 0303 	and.w	r3, r3, #3
 8003130:	2b03      	cmp	r3, #3
 8003132:	d017      	beq.n	8003164 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	68db      	ldr	r3, [r3, #12]
 8003138:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800313a:	69fb      	ldr	r3, [r7, #28]
 800313c:	005b      	lsls	r3, r3, #1
 800313e:	2203      	movs	r2, #3
 8003140:	fa02 f303 	lsl.w	r3, r2, r3
 8003144:	43db      	mvns	r3, r3
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	4013      	ands	r3, r2
 800314a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	689a      	ldr	r2, [r3, #8]
 8003150:	69fb      	ldr	r3, [r7, #28]
 8003152:	005b      	lsls	r3, r3, #1
 8003154:	fa02 f303 	lsl.w	r3, r2, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4313      	orrs	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	69ba      	ldr	r2, [r7, #24]
 8003162:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	685b      	ldr	r3, [r3, #4]
 8003168:	f003 0303 	and.w	r3, r3, #3
 800316c:	2b02      	cmp	r3, #2
 800316e:	d123      	bne.n	80031b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	08da      	lsrs	r2, r3, #3
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	3208      	adds	r2, #8
 8003178:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800317c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800317e:	69fb      	ldr	r3, [r7, #28]
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	009b      	lsls	r3, r3, #2
 8003186:	220f      	movs	r2, #15
 8003188:	fa02 f303 	lsl.w	r3, r2, r3
 800318c:	43db      	mvns	r3, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4013      	ands	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	691a      	ldr	r2, [r3, #16]
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	f003 0307 	and.w	r3, r3, #7
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	fa02 f303 	lsl.w	r3, r2, r3
 80031a4:	69ba      	ldr	r2, [r7, #24]
 80031a6:	4313      	orrs	r3, r2
 80031a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	08da      	lsrs	r2, r3, #3
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	3208      	adds	r2, #8
 80031b2:	69b9      	ldr	r1, [r7, #24]
 80031b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80031be:	69fb      	ldr	r3, [r7, #28]
 80031c0:	005b      	lsls	r3, r3, #1
 80031c2:	2203      	movs	r2, #3
 80031c4:	fa02 f303 	lsl.w	r3, r2, r3
 80031c8:	43db      	mvns	r3, r3
 80031ca:	69ba      	ldr	r2, [r7, #24]
 80031cc:	4013      	ands	r3, r2
 80031ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80031d0:	683b      	ldr	r3, [r7, #0]
 80031d2:	685b      	ldr	r3, [r3, #4]
 80031d4:	f003 0203 	and.w	r2, r3, #3
 80031d8:	69fb      	ldr	r3, [r7, #28]
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	fa02 f303 	lsl.w	r3, r2, r3
 80031e0:	69ba      	ldr	r2, [r7, #24]
 80031e2:	4313      	orrs	r3, r2
 80031e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	69ba      	ldr	r2, [r7, #24]
 80031ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	685b      	ldr	r3, [r3, #4]
 80031f0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	f000 80ae 	beq.w	8003356 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031fa:	2300      	movs	r3, #0
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	4b5d      	ldr	r3, [pc, #372]	@ (8003374 <HAL_GPIO_Init+0x300>)
 8003200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003202:	4a5c      	ldr	r2, [pc, #368]	@ (8003374 <HAL_GPIO_Init+0x300>)
 8003204:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003208:	6453      	str	r3, [r2, #68]	@ 0x44
 800320a:	4b5a      	ldr	r3, [pc, #360]	@ (8003374 <HAL_GPIO_Init+0x300>)
 800320c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003212:	60fb      	str	r3, [r7, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003216:	4a58      	ldr	r2, [pc, #352]	@ (8003378 <HAL_GPIO_Init+0x304>)
 8003218:	69fb      	ldr	r3, [r7, #28]
 800321a:	089b      	lsrs	r3, r3, #2
 800321c:	3302      	adds	r3, #2
 800321e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003224:	69fb      	ldr	r3, [r7, #28]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	220f      	movs	r2, #15
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	43db      	mvns	r3, r3
 8003234:	69ba      	ldr	r2, [r7, #24]
 8003236:	4013      	ands	r3, r2
 8003238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a4f      	ldr	r2, [pc, #316]	@ (800337c <HAL_GPIO_Init+0x308>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d025      	beq.n	800328e <HAL_GPIO_Init+0x21a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	4a4e      	ldr	r2, [pc, #312]	@ (8003380 <HAL_GPIO_Init+0x30c>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d01f      	beq.n	800328a <HAL_GPIO_Init+0x216>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a4d      	ldr	r2, [pc, #308]	@ (8003384 <HAL_GPIO_Init+0x310>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d019      	beq.n	8003286 <HAL_GPIO_Init+0x212>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a4c      	ldr	r2, [pc, #304]	@ (8003388 <HAL_GPIO_Init+0x314>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d013      	beq.n	8003282 <HAL_GPIO_Init+0x20e>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a4b      	ldr	r2, [pc, #300]	@ (800338c <HAL_GPIO_Init+0x318>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d00d      	beq.n	800327e <HAL_GPIO_Init+0x20a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a4a      	ldr	r2, [pc, #296]	@ (8003390 <HAL_GPIO_Init+0x31c>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d007      	beq.n	800327a <HAL_GPIO_Init+0x206>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a49      	ldr	r2, [pc, #292]	@ (8003394 <HAL_GPIO_Init+0x320>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d101      	bne.n	8003276 <HAL_GPIO_Init+0x202>
 8003272:	2306      	movs	r3, #6
 8003274:	e00c      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 8003276:	2307      	movs	r3, #7
 8003278:	e00a      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 800327a:	2305      	movs	r3, #5
 800327c:	e008      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 800327e:	2304      	movs	r3, #4
 8003280:	e006      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 8003282:	2303      	movs	r3, #3
 8003284:	e004      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 8003286:	2302      	movs	r3, #2
 8003288:	e002      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 800328a:	2301      	movs	r3, #1
 800328c:	e000      	b.n	8003290 <HAL_GPIO_Init+0x21c>
 800328e:	2300      	movs	r3, #0
 8003290:	69fa      	ldr	r2, [r7, #28]
 8003292:	f002 0203 	and.w	r2, r2, #3
 8003296:	0092      	lsls	r2, r2, #2
 8003298:	4093      	lsls	r3, r2
 800329a:	69ba      	ldr	r2, [r7, #24]
 800329c:	4313      	orrs	r3, r2
 800329e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80032a0:	4935      	ldr	r1, [pc, #212]	@ (8003378 <HAL_GPIO_Init+0x304>)
 80032a2:	69fb      	ldr	r3, [r7, #28]
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	3302      	adds	r3, #2
 80032a8:	69ba      	ldr	r2, [r7, #24]
 80032aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80032ae:	4b3a      	ldr	r3, [pc, #232]	@ (8003398 <HAL_GPIO_Init+0x324>)
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	43db      	mvns	r3, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4013      	ands	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	685b      	ldr	r3, [r3, #4]
 80032c2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d003      	beq.n	80032d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80032ca:	69ba      	ldr	r2, [r7, #24]
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4313      	orrs	r3, r2
 80032d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80032d2:	4a31      	ldr	r2, [pc, #196]	@ (8003398 <HAL_GPIO_Init+0x324>)
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80032d8:	4b2f      	ldr	r3, [pc, #188]	@ (8003398 <HAL_GPIO_Init+0x324>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80032de:	693b      	ldr	r3, [r7, #16]
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d003      	beq.n	80032fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	4313      	orrs	r3, r2
 80032fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80032fc:	4a26      	ldr	r2, [pc, #152]	@ (8003398 <HAL_GPIO_Init+0x324>)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003302:	4b25      	ldr	r3, [pc, #148]	@ (8003398 <HAL_GPIO_Init+0x324>)
 8003304:	685b      	ldr	r3, [r3, #4]
 8003306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003308:	693b      	ldr	r3, [r7, #16]
 800330a:	43db      	mvns	r3, r3
 800330c:	69ba      	ldr	r2, [r7, #24]
 800330e:	4013      	ands	r3, r2
 8003310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003312:	683b      	ldr	r3, [r7, #0]
 8003314:	685b      	ldr	r3, [r3, #4]
 8003316:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800331a:	2b00      	cmp	r3, #0
 800331c:	d003      	beq.n	8003326 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800331e:	69ba      	ldr	r2, [r7, #24]
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	4313      	orrs	r3, r2
 8003324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003326:	4a1c      	ldr	r2, [pc, #112]	@ (8003398 <HAL_GPIO_Init+0x324>)
 8003328:	69bb      	ldr	r3, [r7, #24]
 800332a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800332c:	4b1a      	ldr	r3, [pc, #104]	@ (8003398 <HAL_GPIO_Init+0x324>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	43db      	mvns	r3, r3
 8003336:	69ba      	ldr	r2, [r7, #24]
 8003338:	4013      	ands	r3, r2
 800333a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003348:	69ba      	ldr	r2, [r7, #24]
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	4313      	orrs	r3, r2
 800334e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003350:	4a11      	ldr	r2, [pc, #68]	@ (8003398 <HAL_GPIO_Init+0x324>)
 8003352:	69bb      	ldr	r3, [r7, #24]
 8003354:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003356:	69fb      	ldr	r3, [r7, #28]
 8003358:	3301      	adds	r3, #1
 800335a:	61fb      	str	r3, [r7, #28]
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	2b0f      	cmp	r3, #15
 8003360:	f67f ae96 	bls.w	8003090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003364:	bf00      	nop
 8003366:	bf00      	nop
 8003368:	3724      	adds	r7, #36	@ 0x24
 800336a:	46bd      	mov	sp, r7
 800336c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003370:	4770      	bx	lr
 8003372:	bf00      	nop
 8003374:	40023800 	.word	0x40023800
 8003378:	40013800 	.word	0x40013800
 800337c:	40020000 	.word	0x40020000
 8003380:	40020400 	.word	0x40020400
 8003384:	40020800 	.word	0x40020800
 8003388:	40020c00 	.word	0x40020c00
 800338c:	40021000 	.word	0x40021000
 8003390:	40021400 	.word	0x40021400
 8003394:	40021800 	.word	0x40021800
 8003398:	40013c00 	.word	0x40013c00

0800339c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800339c:	b480      	push	{r7}
 800339e:	b087      	sub	sp, #28
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
 80033a4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033a6:	2300      	movs	r3, #0
 80033a8:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80033aa:	2300      	movs	r3, #0
 80033ac:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80033ae:	2300      	movs	r3, #0
 80033b0:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033b2:	2300      	movs	r3, #0
 80033b4:	617b      	str	r3, [r7, #20]
 80033b6:	e0c7      	b.n	8003548 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033b8:	2201      	movs	r2, #1
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	fa02 f303 	lsl.w	r3, r2, r3
 80033c0:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80033c2:	683a      	ldr	r2, [r7, #0]
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	4013      	ands	r3, r2
 80033c8:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80033ca:	68fa      	ldr	r2, [r7, #12]
 80033cc:	693b      	ldr	r3, [r7, #16]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	f040 80b7 	bne.w	8003542 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 80033d4:	4a62      	ldr	r2, [pc, #392]	@ (8003560 <HAL_GPIO_DeInit+0x1c4>)
 80033d6:	697b      	ldr	r3, [r7, #20]
 80033d8:	089b      	lsrs	r3, r3, #2
 80033da:	3302      	adds	r3, #2
 80033dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033e0:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	f003 0303 	and.w	r3, r3, #3
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	220f      	movs	r2, #15
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	68ba      	ldr	r2, [r7, #8]
 80033f2:	4013      	ands	r3, r2
 80033f4:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	4a5a      	ldr	r2, [pc, #360]	@ (8003564 <HAL_GPIO_DeInit+0x1c8>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d025      	beq.n	800344a <HAL_GPIO_DeInit+0xae>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	4a59      	ldr	r2, [pc, #356]	@ (8003568 <HAL_GPIO_DeInit+0x1cc>)
 8003402:	4293      	cmp	r3, r2
 8003404:	d01f      	beq.n	8003446 <HAL_GPIO_DeInit+0xaa>
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	4a58      	ldr	r2, [pc, #352]	@ (800356c <HAL_GPIO_DeInit+0x1d0>)
 800340a:	4293      	cmp	r3, r2
 800340c:	d019      	beq.n	8003442 <HAL_GPIO_DeInit+0xa6>
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	4a57      	ldr	r2, [pc, #348]	@ (8003570 <HAL_GPIO_DeInit+0x1d4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d013      	beq.n	800343e <HAL_GPIO_DeInit+0xa2>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	4a56      	ldr	r2, [pc, #344]	@ (8003574 <HAL_GPIO_DeInit+0x1d8>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d00d      	beq.n	800343a <HAL_GPIO_DeInit+0x9e>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4a55      	ldr	r2, [pc, #340]	@ (8003578 <HAL_GPIO_DeInit+0x1dc>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d007      	beq.n	8003436 <HAL_GPIO_DeInit+0x9a>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	4a54      	ldr	r2, [pc, #336]	@ (800357c <HAL_GPIO_DeInit+0x1e0>)
 800342a:	4293      	cmp	r3, r2
 800342c:	d101      	bne.n	8003432 <HAL_GPIO_DeInit+0x96>
 800342e:	2306      	movs	r3, #6
 8003430:	e00c      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 8003432:	2307      	movs	r3, #7
 8003434:	e00a      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 8003436:	2305      	movs	r3, #5
 8003438:	e008      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 800343a:	2304      	movs	r3, #4
 800343c:	e006      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 800343e:	2303      	movs	r3, #3
 8003440:	e004      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 8003442:	2302      	movs	r3, #2
 8003444:	e002      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 8003446:	2301      	movs	r3, #1
 8003448:	e000      	b.n	800344c <HAL_GPIO_DeInit+0xb0>
 800344a:	2300      	movs	r3, #0
 800344c:	697a      	ldr	r2, [r7, #20]
 800344e:	f002 0203 	and.w	r2, r2, #3
 8003452:	0092      	lsls	r2, r2, #2
 8003454:	4093      	lsls	r3, r2
 8003456:	68ba      	ldr	r2, [r7, #8]
 8003458:	429a      	cmp	r2, r3
 800345a:	d132      	bne.n	80034c2 <HAL_GPIO_DeInit+0x126>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800345c:	4b48      	ldr	r3, [pc, #288]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 800345e:	681a      	ldr	r2, [r3, #0]
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	43db      	mvns	r3, r3
 8003464:	4946      	ldr	r1, [pc, #280]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 8003466:	4013      	ands	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800346a:	4b45      	ldr	r3, [pc, #276]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 800346c:	685a      	ldr	r2, [r3, #4]
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	43db      	mvns	r3, r3
 8003472:	4943      	ldr	r1, [pc, #268]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 8003474:	4013      	ands	r3, r2
 8003476:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003478:	4b41      	ldr	r3, [pc, #260]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 800347a:	68da      	ldr	r2, [r3, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	43db      	mvns	r3, r3
 8003480:	493f      	ldr	r1, [pc, #252]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 8003482:	4013      	ands	r3, r2
 8003484:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003486:	4b3e      	ldr	r3, [pc, #248]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 8003488:	689a      	ldr	r2, [r3, #8]
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	43db      	mvns	r3, r3
 800348e:	493c      	ldr	r1, [pc, #240]	@ (8003580 <HAL_GPIO_DeInit+0x1e4>)
 8003490:	4013      	ands	r3, r2
 8003492:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8003494:	697b      	ldr	r3, [r7, #20]
 8003496:	f003 0303 	and.w	r3, r3, #3
 800349a:	009b      	lsls	r3, r3, #2
 800349c:	220f      	movs	r2, #15
 800349e:	fa02 f303 	lsl.w	r3, r2, r3
 80034a2:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80034a4:	4a2e      	ldr	r2, [pc, #184]	@ (8003560 <HAL_GPIO_DeInit+0x1c4>)
 80034a6:	697b      	ldr	r3, [r7, #20]
 80034a8:	089b      	lsrs	r3, r3, #2
 80034aa:	3302      	adds	r3, #2
 80034ac:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80034b0:	68bb      	ldr	r3, [r7, #8]
 80034b2:	43da      	mvns	r2, r3
 80034b4:	482a      	ldr	r0, [pc, #168]	@ (8003560 <HAL_GPIO_DeInit+0x1c4>)
 80034b6:	697b      	ldr	r3, [r7, #20]
 80034b8:	089b      	lsrs	r3, r3, #2
 80034ba:	400a      	ands	r2, r1
 80034bc:	3302      	adds	r3, #2
 80034be:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681a      	ldr	r2, [r3, #0]
 80034c6:	697b      	ldr	r3, [r7, #20]
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	2103      	movs	r1, #3
 80034cc:	fa01 f303 	lsl.w	r3, r1, r3
 80034d0:	43db      	mvns	r3, r3
 80034d2:	401a      	ands	r2, r3
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	08da      	lsrs	r2, r3, #3
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3208      	adds	r2, #8
 80034e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	f003 0307 	and.w	r3, r3, #7
 80034ea:	009b      	lsls	r3, r3, #2
 80034ec:	220f      	movs	r2, #15
 80034ee:	fa02 f303 	lsl.w	r3, r2, r3
 80034f2:	43db      	mvns	r3, r3
 80034f4:	697a      	ldr	r2, [r7, #20]
 80034f6:	08d2      	lsrs	r2, r2, #3
 80034f8:	4019      	ands	r1, r3
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	3208      	adds	r2, #8
 80034fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	68da      	ldr	r2, [r3, #12]
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	005b      	lsls	r3, r3, #1
 800350a:	2103      	movs	r1, #3
 800350c:	fa01 f303 	lsl.w	r3, r1, r3
 8003510:	43db      	mvns	r3, r3
 8003512:	401a      	ands	r2, r3
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685a      	ldr	r2, [r3, #4]
 800351c:	2101      	movs	r1, #1
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	fa01 f303 	lsl.w	r3, r1, r3
 8003524:	43db      	mvns	r3, r3
 8003526:	401a      	ands	r2, r3
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689a      	ldr	r2, [r3, #8]
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	005b      	lsls	r3, r3, #1
 8003534:	2103      	movs	r1, #3
 8003536:	fa01 f303 	lsl.w	r3, r1, r3
 800353a:	43db      	mvns	r3, r3
 800353c:	401a      	ands	r2, r3
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	3301      	adds	r3, #1
 8003546:	617b      	str	r3, [r7, #20]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	2b0f      	cmp	r3, #15
 800354c:	f67f af34 	bls.w	80033b8 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8003550:	bf00      	nop
 8003552:	bf00      	nop
 8003554:	371c      	adds	r7, #28
 8003556:	46bd      	mov	sp, r7
 8003558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800355c:	4770      	bx	lr
 800355e:	bf00      	nop
 8003560:	40013800 	.word	0x40013800
 8003564:	40020000 	.word	0x40020000
 8003568:	40020400 	.word	0x40020400
 800356c:	40020800 	.word	0x40020800
 8003570:	40020c00 	.word	0x40020c00
 8003574:	40021000 	.word	0x40021000
 8003578:	40021400 	.word	0x40021400
 800357c:	40021800 	.word	0x40021800
 8003580:	40013c00 	.word	0x40013c00

08003584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	460b      	mov	r3, r1
 800358e:	807b      	strh	r3, [r7, #2]
 8003590:	4613      	mov	r3, r2
 8003592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003594:	787b      	ldrb	r3, [r7, #1]
 8003596:	2b00      	cmp	r3, #0
 8003598:	d003      	beq.n	80035a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800359a:	887a      	ldrh	r2, [r7, #2]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80035a0:	e003      	b.n	80035aa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80035a2:	887b      	ldrh	r3, [r7, #2]
 80035a4:	041a      	lsls	r2, r3, #16
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	619a      	str	r2, [r3, #24]
}
 80035aa:	bf00      	nop
 80035ac:	370c      	adds	r7, #12
 80035ae:	46bd      	mov	sp, r7
 80035b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b4:	4770      	bx	lr
	...

080035b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d101      	bne.n	80035ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80035c6:	2301      	movs	r3, #1
 80035c8:	e12b      	b.n	8003822 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035d0:	b2db      	uxtb	r3, r3
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d106      	bne.n	80035e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	2200      	movs	r2, #0
 80035da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80035de:	6878      	ldr	r0, [r7, #4]
 80035e0:	f7ff f962 	bl	80028a8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2224      	movs	r2, #36	@ 0x24
 80035e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	681a      	ldr	r2, [r3, #0]
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f022 0201 	bic.w	r2, r2, #1
 80035fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	681a      	ldr	r2, [r3, #0]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800360a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	681a      	ldr	r2, [r3, #0]
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800361a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800361c:	f002 f8c6 	bl	80057ac <HAL_RCC_GetPCLK1Freq>
 8003620:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	4a81      	ldr	r2, [pc, #516]	@ (800382c <HAL_I2C_Init+0x274>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d807      	bhi.n	800363c <HAL_I2C_Init+0x84>
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	4a80      	ldr	r2, [pc, #512]	@ (8003830 <HAL_I2C_Init+0x278>)
 8003630:	4293      	cmp	r3, r2
 8003632:	bf94      	ite	ls
 8003634:	2301      	movls	r3, #1
 8003636:	2300      	movhi	r3, #0
 8003638:	b2db      	uxtb	r3, r3
 800363a:	e006      	b.n	800364a <HAL_I2C_Init+0x92>
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	4a7d      	ldr	r2, [pc, #500]	@ (8003834 <HAL_I2C_Init+0x27c>)
 8003640:	4293      	cmp	r3, r2
 8003642:	bf94      	ite	ls
 8003644:	2301      	movls	r3, #1
 8003646:	2300      	movhi	r3, #0
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b00      	cmp	r3, #0
 800364c:	d001      	beq.n	8003652 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e0e7      	b.n	8003822 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	4a78      	ldr	r2, [pc, #480]	@ (8003838 <HAL_I2C_Init+0x280>)
 8003656:	fba2 2303 	umull	r2, r3, r2, r3
 800365a:	0c9b      	lsrs	r3, r3, #18
 800365c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68ba      	ldr	r2, [r7, #8]
 800366e:	430a      	orrs	r2, r1
 8003670:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	4a6a      	ldr	r2, [pc, #424]	@ (800382c <HAL_I2C_Init+0x274>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d802      	bhi.n	800368c <HAL_I2C_Init+0xd4>
 8003686:	68bb      	ldr	r3, [r7, #8]
 8003688:	3301      	adds	r3, #1
 800368a:	e009      	b.n	80036a0 <HAL_I2C_Init+0xe8>
 800368c:	68bb      	ldr	r3, [r7, #8]
 800368e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003692:	fb02 f303 	mul.w	r3, r2, r3
 8003696:	4a69      	ldr	r2, [pc, #420]	@ (800383c <HAL_I2C_Init+0x284>)
 8003698:	fba2 2303 	umull	r2, r3, r2, r3
 800369c:	099b      	lsrs	r3, r3, #6
 800369e:	3301      	adds	r3, #1
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	430b      	orrs	r3, r1
 80036a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	69db      	ldr	r3, [r3, #28]
 80036ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80036b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	685b      	ldr	r3, [r3, #4]
 80036ba:	495c      	ldr	r1, [pc, #368]	@ (800382c <HAL_I2C_Init+0x274>)
 80036bc:	428b      	cmp	r3, r1
 80036be:	d819      	bhi.n	80036f4 <HAL_I2C_Init+0x13c>
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	1e59      	subs	r1, r3, #1
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	005b      	lsls	r3, r3, #1
 80036ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80036ce:	1c59      	adds	r1, r3, #1
 80036d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80036d4:	400b      	ands	r3, r1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d00a      	beq.n	80036f0 <HAL_I2C_Init+0x138>
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	1e59      	subs	r1, r3, #1
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	685b      	ldr	r3, [r3, #4]
 80036e2:	005b      	lsls	r3, r3, #1
 80036e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80036e8:	3301      	adds	r3, #1
 80036ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036ee:	e051      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f0:	2304      	movs	r3, #4
 80036f2:	e04f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	689b      	ldr	r3, [r3, #8]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d111      	bne.n	8003720 <HAL_I2C_Init+0x168>
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	1e58      	subs	r0, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6859      	ldr	r1, [r3, #4]
 8003704:	460b      	mov	r3, r1
 8003706:	005b      	lsls	r3, r3, #1
 8003708:	440b      	add	r3, r1
 800370a:	fbb0 f3f3 	udiv	r3, r0, r3
 800370e:	3301      	adds	r3, #1
 8003710:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003714:	2b00      	cmp	r3, #0
 8003716:	bf0c      	ite	eq
 8003718:	2301      	moveq	r3, #1
 800371a:	2300      	movne	r3, #0
 800371c:	b2db      	uxtb	r3, r3
 800371e:	e012      	b.n	8003746 <HAL_I2C_Init+0x18e>
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	1e58      	subs	r0, r3, #1
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6859      	ldr	r1, [r3, #4]
 8003728:	460b      	mov	r3, r1
 800372a:	009b      	lsls	r3, r3, #2
 800372c:	440b      	add	r3, r1
 800372e:	0099      	lsls	r1, r3, #2
 8003730:	440b      	add	r3, r1
 8003732:	fbb0 f3f3 	udiv	r3, r0, r3
 8003736:	3301      	adds	r3, #1
 8003738:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800373c:	2b00      	cmp	r3, #0
 800373e:	bf0c      	ite	eq
 8003740:	2301      	moveq	r3, #1
 8003742:	2300      	movne	r3, #0
 8003744:	b2db      	uxtb	r3, r3
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <HAL_I2C_Init+0x196>
 800374a:	2301      	movs	r3, #1
 800374c:	e022      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d10e      	bne.n	8003774 <HAL_I2C_Init+0x1bc>
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	1e58      	subs	r0, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6859      	ldr	r1, [r3, #4]
 800375e:	460b      	mov	r3, r1
 8003760:	005b      	lsls	r3, r3, #1
 8003762:	440b      	add	r3, r1
 8003764:	fbb0 f3f3 	udiv	r3, r0, r3
 8003768:	3301      	adds	r3, #1
 800376a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800376e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003772:	e00f      	b.n	8003794 <HAL_I2C_Init+0x1dc>
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	1e58      	subs	r0, r3, #1
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6859      	ldr	r1, [r3, #4]
 800377c:	460b      	mov	r3, r1
 800377e:	009b      	lsls	r3, r3, #2
 8003780:	440b      	add	r3, r1
 8003782:	0099      	lsls	r1, r3, #2
 8003784:	440b      	add	r3, r1
 8003786:	fbb0 f3f3 	udiv	r3, r0, r3
 800378a:	3301      	adds	r3, #1
 800378c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003790:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003794:	6879      	ldr	r1, [r7, #4]
 8003796:	6809      	ldr	r1, [r1, #0]
 8003798:	4313      	orrs	r3, r2
 800379a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	69da      	ldr	r2, [r3, #28]
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6a1b      	ldr	r3, [r3, #32]
 80037ae:	431a      	orrs	r2, r3
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	430a      	orrs	r2, r1
 80037b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80037c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	6911      	ldr	r1, [r2, #16]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68d2      	ldr	r2, [r2, #12]
 80037ce:	4311      	orrs	r1, r2
 80037d0:	687a      	ldr	r2, [r7, #4]
 80037d2:	6812      	ldr	r2, [r2, #0]
 80037d4:	430b      	orrs	r3, r1
 80037d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	695a      	ldr	r2, [r3, #20]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	699b      	ldr	r3, [r3, #24]
 80037ea:	431a      	orrs	r2, r3
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	430a      	orrs	r2, r1
 80037f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681a      	ldr	r2, [r3, #0]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	2200      	movs	r2, #0
 8003808:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	2220      	movs	r2, #32
 800380e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	2200      	movs	r2, #0
 8003816:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	3710      	adds	r7, #16
 8003826:	46bd      	mov	sp, r7
 8003828:	bd80      	pop	{r7, pc}
 800382a:	bf00      	nop
 800382c:	000186a0 	.word	0x000186a0
 8003830:	001e847f 	.word	0x001e847f
 8003834:	003d08ff 	.word	0x003d08ff
 8003838:	431bde83 	.word	0x431bde83
 800383c:	10624dd3 	.word	0x10624dd3

08003840 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b082      	sub	sp, #8
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e021      	b.n	8003896 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2224      	movs	r2, #36	@ 0x24
 8003856:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	681a      	ldr	r2, [r3, #0]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f022 0201 	bic.w	r2, r2, #1
 8003868:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800386a:	6878      	ldr	r0, [r7, #4]
 800386c:	f7ff f874 	bl	8002958 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	2200      	movs	r2, #0
 800387a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2200      	movs	r2, #0
 8003890:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003894:	2300      	movs	r3, #0
}
 8003896:	4618      	mov	r0, r3
 8003898:	3708      	adds	r7, #8
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}

0800389e <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 800389e:	b480      	push	{r7}
 80038a0:	b083      	sub	sp, #12
 80038a2:	af00      	add	r7, sp, #0
 80038a4:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	695b      	ldr	r3, [r3, #20]
 80038ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038b0:	2b80      	cmp	r3, #128	@ 0x80
 80038b2:	d103      	bne.n	80038bc <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	2200      	movs	r2, #0
 80038ba:	611a      	str	r2, [r3, #16]
  }
}
 80038bc:	bf00      	nop
 80038be:	370c      	adds	r7, #12
 80038c0:	46bd      	mov	sp, r7
 80038c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c6:	4770      	bx	lr

080038c8 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80038c8:	b480      	push	{r7}
 80038ca:	b087      	sub	sp, #28
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	60f8      	str	r0, [r7, #12]
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	461a      	mov	r2, r3
 80038d4:	460b      	mov	r3, r1
 80038d6:	817b      	strh	r3, [r7, #10]
 80038d8:	4613      	mov	r3, r2
 80038da:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80038dc:	2300      	movs	r3, #0
 80038de:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038e6:	b2db      	uxtb	r3, r3
 80038e8:	2b20      	cmp	r3, #32
 80038ea:	f040 8081 	bne.w	80039f0 <HAL_I2C_Master_Transmit_IT+0x128>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80038ee:	4b44      	ldr	r3, [pc, #272]	@ (8003a00 <HAL_I2C_Master_Transmit_IT+0x138>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	08db      	lsrs	r3, r3, #3
 80038f4:	4a43      	ldr	r2, [pc, #268]	@ (8003a04 <HAL_I2C_Master_Transmit_IT+0x13c>)
 80038f6:	fba2 2303 	umull	r2, r3, r2, r3
 80038fa:	0a1a      	lsrs	r2, r3, #8
 80038fc:	4613      	mov	r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	4413      	add	r3, r2
 8003902:	009a      	lsls	r2, r3, #2
 8003904:	4413      	add	r3, r2
 8003906:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003908:	697b      	ldr	r3, [r7, #20]
 800390a:	3b01      	subs	r3, #1
 800390c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800390e:	697b      	ldr	r3, [r7, #20]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d112      	bne.n	800393a <HAL_I2C_Master_Transmit_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	2200      	movs	r2, #0
 8003918:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	2220      	movs	r2, #32
 800391e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	2200      	movs	r2, #0
 8003926:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392e:	f043 0220 	orr.w	r2, r3, #32
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003936:	2302      	movs	r3, #2
 8003938:	e05b      	b.n	80039f2 <HAL_I2C_Master_Transmit_IT+0x12a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800393a:	68fb      	ldr	r3, [r7, #12]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	f003 0302 	and.w	r3, r3, #2
 8003944:	2b02      	cmp	r3, #2
 8003946:	d0df      	beq.n	8003908 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800394e:	2b01      	cmp	r3, #1
 8003950:	d101      	bne.n	8003956 <HAL_I2C_Master_Transmit_IT+0x8e>
 8003952:	2302      	movs	r3, #2
 8003954:	e04d      	b.n	80039f2 <HAL_I2C_Master_Transmit_IT+0x12a>
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2201      	movs	r2, #1
 800395a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0301 	and.w	r3, r3, #1
 8003968:	2b01      	cmp	r3, #1
 800396a:	d007      	beq.n	800397c <HAL_I2C_Master_Transmit_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f042 0201 	orr.w	r2, r2, #1
 800397a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800398a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2221      	movs	r2, #33	@ 0x21
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2210      	movs	r2, #16
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2200      	movs	r2, #0
 80039a0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	687a      	ldr	r2, [r7, #4]
 80039a6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	893a      	ldrh	r2, [r7, #8]
 80039ac:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	4a13      	ldr	r2, [pc, #76]	@ (8003a08 <HAL_I2C_Master_Transmit_IT+0x140>)
 80039bc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 80039be:	897a      	ldrh	r2, [r7, #10]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2200      	movs	r2, #0
 80039c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	685a      	ldr	r2, [r3, #4]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80039da:	605a      	str	r2, [r3, #4]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681a      	ldr	r2, [r3, #0]
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80039ea:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80039ec:	2300      	movs	r3, #0
 80039ee:	e000      	b.n	80039f2 <HAL_I2C_Master_Transmit_IT+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80039f0:	2302      	movs	r3, #2
  }
}
 80039f2:	4618      	mov	r0, r3
 80039f4:	371c      	adds	r7, #28
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	20000014 	.word	0x20000014
 8003a04:	14f8b589 	.word	0x14f8b589
 8003a08:	ffff0000 	.word	0xffff0000

08003a0c <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b087      	sub	sp, #28
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	60f8      	str	r0, [r7, #12]
 8003a14:	607a      	str	r2, [r7, #4]
 8003a16:	461a      	mov	r2, r3
 8003a18:	460b      	mov	r3, r1
 8003a1a:	817b      	strh	r3, [r7, #10]
 8003a1c:	4613      	mov	r3, r2
 8003a1e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003a20:	2300      	movs	r3, #0
 8003a22:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a2a:	b2db      	uxtb	r3, r3
 8003a2c:	2b20      	cmp	r3, #32
 8003a2e:	f040 8089 	bne.w	8003b44 <HAL_I2C_Master_Receive_IT+0x138>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a32:	4b48      	ldr	r3, [pc, #288]	@ (8003b54 <HAL_I2C_Master_Receive_IT+0x148>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	08db      	lsrs	r3, r3, #3
 8003a38:	4a47      	ldr	r2, [pc, #284]	@ (8003b58 <HAL_I2C_Master_Receive_IT+0x14c>)
 8003a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a3e:	0a1a      	lsrs	r2, r3, #8
 8003a40:	4613      	mov	r3, r2
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	4413      	add	r3, r2
 8003a46:	009a      	lsls	r2, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	3b01      	subs	r3, #1
 8003a50:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8003a52:	697b      	ldr	r3, [r7, #20]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d112      	bne.n	8003a7e <HAL_I2C_Master_Receive_IT+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	2220      	movs	r2, #32
 8003a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2200      	movs	r2, #0
 8003a6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a72:	f043 0220 	orr.w	r2, r3, #32
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8003a7a:	2302      	movs	r3, #2
 8003a7c:	e063      	b.n	8003b46 <HAL_I2C_Master_Receive_IT+0x13a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	699b      	ldr	r3, [r3, #24]
 8003a84:	f003 0302 	and.w	r3, r3, #2
 8003a88:	2b02      	cmp	r3, #2
 8003a8a:	d0df      	beq.n	8003a4c <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a92:	2b01      	cmp	r3, #1
 8003a94:	d101      	bne.n	8003a9a <HAL_I2C_Master_Receive_IT+0x8e>
 8003a96:	2302      	movs	r3, #2
 8003a98:	e055      	b.n	8003b46 <HAL_I2C_Master_Receive_IT+0x13a>
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	2201      	movs	r2, #1
 8003a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	f003 0301 	and.w	r3, r3, #1
 8003aac:	2b01      	cmp	r3, #1
 8003aae:	d007      	beq.n	8003ac0 <HAL_I2C_Master_Receive_IT+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f042 0201 	orr.w	r2, r2, #1
 8003abe:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ace:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2222      	movs	r2, #34	@ 0x22
 8003ad4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2210      	movs	r2, #16
 8003adc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	687a      	ldr	r2, [r7, #4]
 8003aea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	893a      	ldrh	r2, [r7, #8]
 8003af0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003af6:	b29a      	uxth	r2, r3
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	4a17      	ldr	r2, [pc, #92]	@ (8003b5c <HAL_I2C_Master_Receive_IT+0x150>)
 8003b00:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8003b02:	897a      	ldrh	r2, [r7, #10]
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	645a      	str	r2, [r3, #68]	@ 0x44


    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	685a      	ldr	r2, [r3, #4]
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8003b1e:	605a      	str	r2, [r3, #4]

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	681a      	ldr	r2, [r3, #0]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003b2e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003b3e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8003b40:	2300      	movs	r3, #0
 8003b42:	e000      	b.n	8003b46 <HAL_I2C_Master_Receive_IT+0x13a>
  }
  else
  {
    return HAL_BUSY;
 8003b44:	2302      	movs	r3, #2
  }
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	371c      	adds	r7, #28
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	20000014 	.word	0x20000014
 8003b58:	14f8b589 	.word	0x14f8b589
 8003b5c:	ffff0000 	.word	0xffff0000

08003b60 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b088      	sub	sp, #32
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8003b68:	2300      	movs	r3, #0
 8003b6a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	685b      	ldr	r3, [r3, #4]
 8003b72:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b78:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003b80:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b88:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003b8a:	7bfb      	ldrb	r3, [r7, #15]
 8003b8c:	2b10      	cmp	r3, #16
 8003b8e:	d003      	beq.n	8003b98 <HAL_I2C_EV_IRQHandler+0x38>
 8003b90:	7bfb      	ldrb	r3, [r7, #15]
 8003b92:	2b40      	cmp	r3, #64	@ 0x40
 8003b94:	f040 80c1 	bne.w	8003d1a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	699b      	ldr	r3, [r3, #24]
 8003b9e:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	695b      	ldr	r3, [r3, #20]
 8003ba6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8003ba8:	69fb      	ldr	r3, [r7, #28]
 8003baa:	f003 0301 	and.w	r3, r3, #1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d10d      	bne.n	8003bce <HAL_I2C_EV_IRQHandler+0x6e>
 8003bb2:	693b      	ldr	r3, [r7, #16]
 8003bb4:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8003bb8:	d003      	beq.n	8003bc2 <HAL_I2C_EV_IRQHandler+0x62>
 8003bba:	693b      	ldr	r3, [r7, #16]
 8003bbc:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8003bc0:	d101      	bne.n	8003bc6 <HAL_I2C_EV_IRQHandler+0x66>
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	e000      	b.n	8003bc8 <HAL_I2C_EV_IRQHandler+0x68>
 8003bc6:	2300      	movs	r3, #0
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	f000 8132 	beq.w	8003e32 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	f003 0301 	and.w	r3, r3, #1
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d00c      	beq.n	8003bf2 <HAL_I2C_EV_IRQHandler+0x92>
 8003bd8:	697b      	ldr	r3, [r7, #20]
 8003bda:	0a5b      	lsrs	r3, r3, #9
 8003bdc:	f003 0301 	and.w	r3, r3, #1
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d006      	beq.n	8003bf2 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8003be4:	6878      	ldr	r0, [r7, #4]
 8003be6:	f001 fc83 	bl	80054f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8003bea:	6878      	ldr	r0, [r7, #4]
 8003bec:	f000 fd87 	bl	80046fe <I2C_Master_SB>
 8003bf0:	e092      	b.n	8003d18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003bf2:	69fb      	ldr	r3, [r7, #28]
 8003bf4:	08db      	lsrs	r3, r3, #3
 8003bf6:	f003 0301 	and.w	r3, r3, #1
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d009      	beq.n	8003c12 <HAL_I2C_EV_IRQHandler+0xb2>
 8003bfe:	697b      	ldr	r3, [r7, #20]
 8003c00:	0a5b      	lsrs	r3, r3, #9
 8003c02:	f003 0301 	and.w	r3, r3, #1
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d003      	beq.n	8003c12 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8003c0a:	6878      	ldr	r0, [r7, #4]
 8003c0c:	f000 fdfd 	bl	800480a <I2C_Master_ADD10>
 8003c10:	e082      	b.n	8003d18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c12:	69fb      	ldr	r3, [r7, #28]
 8003c14:	085b      	lsrs	r3, r3, #1
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d009      	beq.n	8003c32 <HAL_I2C_EV_IRQHandler+0xd2>
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	0a5b      	lsrs	r3, r3, #9
 8003c22:	f003 0301 	and.w	r3, r3, #1
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d003      	beq.n	8003c32 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8003c2a:	6878      	ldr	r0, [r7, #4]
 8003c2c:	f000 fe17 	bl	800485e <I2C_Master_ADDR>
 8003c30:	e072      	b.n	8003d18 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8003c32:	69bb      	ldr	r3, [r7, #24]
 8003c34:	089b      	lsrs	r3, r3, #2
 8003c36:	f003 0301 	and.w	r3, r3, #1
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d03b      	beq.n	8003cb6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c4c:	f000 80f3 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	09db      	lsrs	r3, r3, #7
 8003c54:	f003 0301 	and.w	r3, r3, #1
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00f      	beq.n	8003c7c <HAL_I2C_EV_IRQHandler+0x11c>
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	0a9b      	lsrs	r3, r3, #10
 8003c60:	f003 0301 	and.w	r3, r3, #1
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d009      	beq.n	8003c7c <HAL_I2C_EV_IRQHandler+0x11c>
 8003c68:	69fb      	ldr	r3, [r7, #28]
 8003c6a:	089b      	lsrs	r3, r3, #2
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d103      	bne.n	8003c7c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 f9df 	bl	8004038 <I2C_MasterTransmit_TXE>
 8003c7a:	e04d      	b.n	8003d18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	089b      	lsrs	r3, r3, #2
 8003c80:	f003 0301 	and.w	r3, r3, #1
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	f000 80d6 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	0a5b      	lsrs	r3, r3, #9
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 80cf 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8003c98:	7bbb      	ldrb	r3, [r7, #14]
 8003c9a:	2b21      	cmp	r3, #33	@ 0x21
 8003c9c:	d103      	bne.n	8003ca6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 fa66 	bl	8004170 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003ca4:	e0c7      	b.n	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8003ca6:	7bfb      	ldrb	r3, [r7, #15]
 8003ca8:	2b40      	cmp	r3, #64	@ 0x40
 8003caa:	f040 80c4 	bne.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f000 fad4 	bl	800425c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cb4:	e0bf      	b.n	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003cc0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cc4:	f000 80b7 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003cc8:	69fb      	ldr	r3, [r7, #28]
 8003cca:	099b      	lsrs	r3, r3, #6
 8003ccc:	f003 0301 	and.w	r3, r3, #1
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d00f      	beq.n	8003cf4 <HAL_I2C_EV_IRQHandler+0x194>
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	0a9b      	lsrs	r3, r3, #10
 8003cd8:	f003 0301 	and.w	r3, r3, #1
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d009      	beq.n	8003cf4 <HAL_I2C_EV_IRQHandler+0x194>
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	089b      	lsrs	r3, r3, #2
 8003ce4:	f003 0301 	and.w	r3, r3, #1
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d103      	bne.n	8003cf4 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fb4d 	bl	800438c <I2C_MasterReceive_RXNE>
 8003cf2:	e011      	b.n	8003d18 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	089b      	lsrs	r3, r3, #2
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 809a 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003d02:	697b      	ldr	r3, [r7, #20]
 8003d04:	0a5b      	lsrs	r3, r3, #9
 8003d06:	f003 0301 	and.w	r3, r3, #1
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	f000 8093 	beq.w	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 fc03 	bl	800451c <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d16:	e08e      	b.n	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
 8003d18:	e08d      	b.n	8003e36 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d004      	beq.n	8003d2c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695b      	ldr	r3, [r3, #20]
 8003d28:	61fb      	str	r3, [r7, #28]
 8003d2a:	e007      	b.n	8003d3c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	699b      	ldr	r3, [r3, #24]
 8003d32:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	695b      	ldr	r3, [r3, #20]
 8003d3a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d3c:	69fb      	ldr	r3, [r7, #28]
 8003d3e:	085b      	lsrs	r3, r3, #1
 8003d40:	f003 0301 	and.w	r3, r3, #1
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d012      	beq.n	8003d6e <HAL_I2C_EV_IRQHandler+0x20e>
 8003d48:	697b      	ldr	r3, [r7, #20]
 8003d4a:	0a5b      	lsrs	r3, r3, #9
 8003d4c:	f003 0301 	and.w	r3, r3, #1
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d00c      	beq.n	8003d6e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d003      	beq.n	8003d64 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8003d64:	69b9      	ldr	r1, [r7, #24]
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 ffc8 	bl	8004cfc <I2C_Slave_ADDR>
 8003d6c:	e066      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	091b      	lsrs	r3, r3, #4
 8003d72:	f003 0301 	and.w	r3, r3, #1
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d009      	beq.n	8003d8e <HAL_I2C_EV_IRQHandler+0x22e>
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	0a5b      	lsrs	r3, r3, #9
 8003d7e:	f003 0301 	and.w	r3, r3, #1
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d003      	beq.n	8003d8e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8003d86:	6878      	ldr	r0, [r7, #4]
 8003d88:	f001 f802 	bl	8004d90 <I2C_Slave_STOPF>
 8003d8c:	e056      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d8e:	7bbb      	ldrb	r3, [r7, #14]
 8003d90:	2b21      	cmp	r3, #33	@ 0x21
 8003d92:	d002      	beq.n	8003d9a <HAL_I2C_EV_IRQHandler+0x23a>
 8003d94:	7bbb      	ldrb	r3, [r7, #14]
 8003d96:	2b29      	cmp	r3, #41	@ 0x29
 8003d98:	d125      	bne.n	8003de6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003d9a:	69fb      	ldr	r3, [r7, #28]
 8003d9c:	09db      	lsrs	r3, r3, #7
 8003d9e:	f003 0301 	and.w	r3, r3, #1
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00f      	beq.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x266>
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	0a9b      	lsrs	r3, r3, #10
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d009      	beq.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x266>
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	089b      	lsrs	r3, r3, #2
 8003db6:	f003 0301 	and.w	r3, r3, #1
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d103      	bne.n	8003dc6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8003dbe:	6878      	ldr	r0, [r7, #4]
 8003dc0:	f000 fede 	bl	8004b80 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003dc4:	e039      	b.n	8003e3a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003dc6:	69fb      	ldr	r3, [r7, #28]
 8003dc8:	089b      	lsrs	r3, r3, #2
 8003dca:	f003 0301 	and.w	r3, r3, #1
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d033      	beq.n	8003e3a <HAL_I2C_EV_IRQHandler+0x2da>
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	0a5b      	lsrs	r3, r3, #9
 8003dd6:	f003 0301 	and.w	r3, r3, #1
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d02d      	beq.n	8003e3a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8003dde:	6878      	ldr	r0, [r7, #4]
 8003de0:	f000 ff0b 	bl	8004bfa <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003de4:	e029      	b.n	8003e3a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	099b      	lsrs	r3, r3, #6
 8003dea:	f003 0301 	and.w	r3, r3, #1
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d00f      	beq.n	8003e12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	0a9b      	lsrs	r3, r3, #10
 8003df6:	f003 0301 	and.w	r3, r3, #1
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d009      	beq.n	8003e12 <HAL_I2C_EV_IRQHandler+0x2b2>
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	089b      	lsrs	r3, r3, #2
 8003e02:	f003 0301 	and.w	r3, r3, #1
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d103      	bne.n	8003e12 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 ff16 	bl	8004c3c <I2C_SlaveReceive_RXNE>
 8003e10:	e014      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e12:	69fb      	ldr	r3, [r7, #28]
 8003e14:	089b      	lsrs	r3, r3, #2
 8003e16:	f003 0301 	and.w	r3, r3, #1
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00e      	beq.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	0a5b      	lsrs	r3, r3, #9
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d008      	beq.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8003e2a:	6878      	ldr	r0, [r7, #4]
 8003e2c:	f000 ff44 	bl	8004cb8 <I2C_SlaveReceive_BTF>
 8003e30:	e004      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8003e32:	bf00      	nop
 8003e34:	e002      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8003e36:	bf00      	nop
 8003e38:	e000      	b.n	8003e3c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8003e3a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8003e3c:	3720      	adds	r7, #32
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	bd80      	pop	{r7, pc}

08003e42 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003e42:	b580      	push	{r7, lr}
 8003e44:	b08a      	sub	sp, #40	@ 0x28
 8003e46:	af00      	add	r7, sp, #0
 8003e48:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	695b      	ldr	r3, [r3, #20]
 8003e50:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003e64:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e66:	6a3b      	ldr	r3, [r7, #32]
 8003e68:	0a1b      	lsrs	r3, r3, #8
 8003e6a:	f003 0301 	and.w	r3, r3, #1
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d00e      	beq.n	8003e90 <HAL_I2C_ER_IRQHandler+0x4e>
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	0a1b      	lsrs	r3, r3, #8
 8003e76:	f003 0301 	and.w	r3, r3, #1
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d008      	beq.n	8003e90 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	f043 0301 	orr.w	r3, r3, #1
 8003e84:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8003e8e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	0a5b      	lsrs	r3, r3, #9
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d00e      	beq.n	8003eba <HAL_I2C_ER_IRQHandler+0x78>
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	0a1b      	lsrs	r3, r3, #8
 8003ea0:	f003 0301 	and.w	r3, r3, #1
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d008      	beq.n	8003eba <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8003ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eaa:	f043 0302 	orr.w	r3, r3, #2
 8003eae:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8003eb8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	0a9b      	lsrs	r3, r3, #10
 8003ebe:	f003 0301 	and.w	r3, r3, #1
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d03f      	beq.n	8003f46 <HAL_I2C_ER_IRQHandler+0x104>
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	0a1b      	lsrs	r3, r3, #8
 8003eca:	f003 0301 	and.w	r3, r3, #1
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d039      	beq.n	8003f46 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8003ed2:	7efb      	ldrb	r3, [r7, #27]
 8003ed4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003ee4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8003eec:	7ebb      	ldrb	r3, [r7, #26]
 8003eee:	2b20      	cmp	r3, #32
 8003ef0:	d112      	bne.n	8003f18 <HAL_I2C_ER_IRQHandler+0xd6>
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10f      	bne.n	8003f18 <HAL_I2C_ER_IRQHandler+0xd6>
 8003ef8:	7cfb      	ldrb	r3, [r7, #19]
 8003efa:	2b21      	cmp	r3, #33	@ 0x21
 8003efc:	d008      	beq.n	8003f10 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8003efe:	7cfb      	ldrb	r3, [r7, #19]
 8003f00:	2b29      	cmp	r3, #41	@ 0x29
 8003f02:	d005      	beq.n	8003f10 <HAL_I2C_ER_IRQHandler+0xce>
 8003f04:	7cfb      	ldrb	r3, [r7, #19]
 8003f06:	2b28      	cmp	r3, #40	@ 0x28
 8003f08:	d106      	bne.n	8003f18 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	2b21      	cmp	r3, #33	@ 0x21
 8003f0e:	d103      	bne.n	8003f18 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f001 f86d 	bl	8004ff0 <I2C_Slave_AF>
 8003f16:	e016      	b.n	8003f46 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003f20:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8003f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f24:	f043 0304 	orr.w	r3, r3, #4
 8003f28:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8003f2a:	7efb      	ldrb	r3, [r7, #27]
 8003f2c:	2b10      	cmp	r3, #16
 8003f2e:	d002      	beq.n	8003f36 <HAL_I2C_ER_IRQHandler+0xf4>
 8003f30:	7efb      	ldrb	r3, [r7, #27]
 8003f32:	2b40      	cmp	r3, #64	@ 0x40
 8003f34:	d107      	bne.n	8003f46 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	681a      	ldr	r2, [r3, #0]
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003f44:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8003f46:	6a3b      	ldr	r3, [r7, #32]
 8003f48:	0adb      	lsrs	r3, r3, #11
 8003f4a:	f003 0301 	and.w	r3, r3, #1
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d00e      	beq.n	8003f70 <HAL_I2C_ER_IRQHandler+0x12e>
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	0a1b      	lsrs	r3, r3, #8
 8003f56:	f003 0301 	and.w	r3, r3, #1
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d008      	beq.n	8003f70 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	f043 0308 	orr.w	r3, r3, #8
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 8003f6e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8003f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d008      	beq.n	8003f88 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f001 f8a8 	bl	80050d8 <I2C_ITError>
  }
}
 8003f88:	bf00      	nop
 8003f8a:	3728      	adds	r7, #40	@ 0x28
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	bd80      	pop	{r7, pc}

08003f90 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003f90:	b480      	push	{r7}
 8003f92:	b083      	sub	sp, #12
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003f98:	bf00      	nop
 8003f9a:	370c      	adds	r7, #12
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fa2:	4770      	bx	lr

08003fa4 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b083      	sub	sp, #12
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003fac:	bf00      	nop
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003fc0:	bf00      	nop
 8003fc2:	370c      	adds	r7, #12
 8003fc4:	46bd      	mov	sp, r7
 8003fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fca:	4770      	bx	lr

08003fcc <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003fcc:	b480      	push	{r7}
 8003fce:	b083      	sub	sp, #12
 8003fd0:	af00      	add	r7, sp, #0
 8003fd2:	6078      	str	r0, [r7, #4]
 8003fd4:	460b      	mov	r3, r1
 8003fd6:	70fb      	strb	r3, [r7, #3]
 8003fd8:	4613      	mov	r3, r2
 8003fda:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b083      	sub	sp, #12
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8003ff0:	bf00      	nop
 8003ff2:	370c      	adds	r7, #12
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffa:	4770      	bx	lr

08003ffc <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004004:	bf00      	nop
 8004006:	370c      	adds	r7, #12
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004024:	b480      	push	{r7}
 8004026:	b083      	sub	sp, #12
 8004028:	af00      	add	r7, sp, #0
 800402a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 800402c:	bf00      	nop
 800402e:	370c      	adds	r7, #12
 8004030:	46bd      	mov	sp, r7
 8004032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004036:	4770      	bx	lr

08004038 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004038:	b580      	push	{r7, lr}
 800403a:	b084      	sub	sp, #16
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004046:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800404e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004054:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800405a:	2b00      	cmp	r3, #0
 800405c:	d150      	bne.n	8004100 <I2C_MasterTransmit_TXE+0xc8>
 800405e:	7bfb      	ldrb	r3, [r7, #15]
 8004060:	2b21      	cmp	r3, #33	@ 0x21
 8004062:	d14d      	bne.n	8004100 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8004064:	68bb      	ldr	r3, [r7, #8]
 8004066:	2b08      	cmp	r3, #8
 8004068:	d01d      	beq.n	80040a6 <I2C_MasterTransmit_TXE+0x6e>
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	2b20      	cmp	r3, #32
 800406e:	d01a      	beq.n	80040a6 <I2C_MasterTransmit_TXE+0x6e>
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004076:	d016      	beq.n	80040a6 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	685a      	ldr	r2, [r3, #4]
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004086:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2211      	movs	r2, #17
 800408c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2220      	movs	r2, #32
 800409a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	f7ff ff76 	bl	8003f90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040a4:	e060      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	685a      	ldr	r2, [r3, #4]
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80040b4:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	681a      	ldr	r2, [r3, #0]
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80040c4:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2200      	movs	r2, #0
 80040ca:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2220      	movs	r2, #32
 80040d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b40      	cmp	r3, #64	@ 0x40
 80040de:	d107      	bne.n	80040f0 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f7ff ff87 	bl	8003ffc <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040ee:	e03b      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	2200      	movs	r2, #0
 80040f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff49 	bl	8003f90 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80040fe:	e033      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004100:	7bfb      	ldrb	r3, [r7, #15]
 8004102:	2b21      	cmp	r3, #33	@ 0x21
 8004104:	d005      	beq.n	8004112 <I2C_MasterTransmit_TXE+0xda>
 8004106:	7bbb      	ldrb	r3, [r7, #14]
 8004108:	2b40      	cmp	r3, #64	@ 0x40
 800410a:	d12d      	bne.n	8004168 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 800410c:	7bfb      	ldrb	r3, [r7, #15]
 800410e:	2b22      	cmp	r3, #34	@ 0x22
 8004110:	d12a      	bne.n	8004168 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	d108      	bne.n	800412e <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	685a      	ldr	r2, [r3, #4]
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800412a:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 800412c:	e01c      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b40      	cmp	r3, #64	@ 0x40
 8004138:	d103      	bne.n	8004142 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800413a:	6878      	ldr	r0, [r7, #4]
 800413c:	f000 f88e 	bl	800425c <I2C_MemoryTransmit_TXE_BTF>
}
 8004140:	e012      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004146:	781a      	ldrb	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004152:	1c5a      	adds	r2, r3, #1
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800415c:	b29b      	uxth	r3, r3
 800415e:	3b01      	subs	r3, #1
 8004160:	b29a      	uxth	r2, r3
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8004166:	e7ff      	b.n	8004168 <I2C_MasterTransmit_TXE+0x130>
 8004168:	bf00      	nop
 800416a:	3710      	adds	r7, #16
 800416c:	46bd      	mov	sp, r7
 800416e:	bd80      	pop	{r7, pc}

08004170 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b084      	sub	sp, #16
 8004174:	af00      	add	r7, sp, #0
 8004176:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800417c:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004184:	b2db      	uxtb	r3, r3
 8004186:	2b21      	cmp	r3, #33	@ 0x21
 8004188:	d164      	bne.n	8004254 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800418e:	b29b      	uxth	r3, r3
 8004190:	2b00      	cmp	r3, #0
 8004192:	d012      	beq.n	80041ba <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004198:	781a      	ldrb	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a4:	1c5a      	adds	r2, r3, #1
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	3b01      	subs	r3, #1
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80041b8:	e04c      	b.n	8004254 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2b08      	cmp	r3, #8
 80041be:	d01d      	beq.n	80041fc <I2C_MasterTransmit_BTF+0x8c>
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	2b20      	cmp	r3, #32
 80041c4:	d01a      	beq.n	80041fc <I2C_MasterTransmit_BTF+0x8c>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80041cc:	d016      	beq.n	80041fc <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	685a      	ldr	r2, [r3, #4]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80041dc:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2211      	movs	r2, #17
 80041e2:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2220      	movs	r2, #32
 80041f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f7ff fecb 	bl	8003f90 <HAL_I2C_MasterTxCpltCallback>
}
 80041fa:	e02b      	b.n	8004254 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800420a:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800421a:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2200      	movs	r2, #0
 8004220:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2220      	movs	r2, #32
 8004226:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b40      	cmp	r3, #64	@ 0x40
 8004234:	d107      	bne.n	8004246 <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2200      	movs	r2, #0
 800423a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f7ff fedc 	bl	8003ffc <HAL_I2C_MemTxCpltCallback>
}
 8004244:	e006      	b.n	8004254 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	2200      	movs	r2, #0
 800424a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 800424e:	6878      	ldr	r0, [r7, #4]
 8004250:	f7ff fe9e 	bl	8003f90 <HAL_I2C_MasterTxCpltCallback>
}
 8004254:	bf00      	nop
 8004256:	3710      	adds	r7, #16
 8004258:	46bd      	mov	sp, r7
 800425a:	bd80      	pop	{r7, pc}

0800425c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800425c:	b580      	push	{r7, lr}
 800425e:	b084      	sub	sp, #16
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800426a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004270:	2b00      	cmp	r3, #0
 8004272:	d11d      	bne.n	80042b0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004278:	2b01      	cmp	r3, #1
 800427a:	d10b      	bne.n	8004294 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004280:	b2da      	uxtb	r2, r3
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800428c:	1c9a      	adds	r2, r3, #2
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8004292:	e077      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004298:	b29b      	uxth	r3, r3
 800429a:	121b      	asrs	r3, r3, #8
 800429c:	b2da      	uxtb	r2, r3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042a8:	1c5a      	adds	r2, r3, #1
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042ae:	e069      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042b4:	2b01      	cmp	r3, #1
 80042b6:	d10b      	bne.n	80042d0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042c8:	1c5a      	adds	r2, r3, #1
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042ce:	e059      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d152      	bne.n	800437e <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
 80042da:	2b22      	cmp	r3, #34	@ 0x22
 80042dc:	d10d      	bne.n	80042fa <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80042ec:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80042f2:	1c5a      	adds	r2, r3, #1
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80042f8:	e044      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042fe:	b29b      	uxth	r3, r3
 8004300:	2b00      	cmp	r3, #0
 8004302:	d015      	beq.n	8004330 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8004304:	7bfb      	ldrb	r3, [r7, #15]
 8004306:	2b21      	cmp	r3, #33	@ 0x21
 8004308:	d112      	bne.n	8004330 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800430e:	781a      	ldrb	r2, [r3, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	1c5a      	adds	r2, r3, #1
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004324:	b29b      	uxth	r3, r3
 8004326:	3b01      	subs	r3, #1
 8004328:	b29a      	uxth	r2, r3
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800432e:	e029      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004334:	b29b      	uxth	r3, r3
 8004336:	2b00      	cmp	r3, #0
 8004338:	d124      	bne.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
 800433a:	7bfb      	ldrb	r3, [r7, #15]
 800433c:	2b21      	cmp	r3, #33	@ 0x21
 800433e:	d121      	bne.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	685a      	ldr	r2, [r3, #4]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800434e:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	681a      	ldr	r2, [r3, #0]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2220      	movs	r2, #32
 800436a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2200      	movs	r2, #0
 8004372:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f7ff fe40 	bl	8003ffc <HAL_I2C_MemTxCpltCallback>
}
 800437c:	e002      	b.n	8004384 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7ff fa8d 	bl	800389e <I2C_Flush_DR>
}
 8004384:	bf00      	nop
 8004386:	3710      	adds	r7, #16
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b084      	sub	sp, #16
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800439a:	b2db      	uxtb	r3, r3
 800439c:	2b22      	cmp	r3, #34	@ 0x22
 800439e:	f040 80b9 	bne.w	8004514 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a6:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043ac:	b29b      	uxth	r3, r3
 80043ae:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 80043b0:	68bb      	ldr	r3, [r7, #8]
 80043b2:	2b03      	cmp	r3, #3
 80043b4:	d921      	bls.n	80043fa <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	691a      	ldr	r2, [r3, #16]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c0:	b2d2      	uxtb	r2, r2
 80043c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043c8:	1c5a      	adds	r2, r3, #1
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043d2:	b29b      	uxth	r3, r3
 80043d4:	3b01      	subs	r3, #1
 80043d6:	b29a      	uxth	r2, r3
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80043e0:	b29b      	uxth	r3, r3
 80043e2:	2b03      	cmp	r3, #3
 80043e4:	f040 8096 	bne.w	8004514 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	685a      	ldr	r2, [r3, #4]
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80043f6:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 80043f8:	e08c      	b.n	8004514 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043fe:	2b02      	cmp	r3, #2
 8004400:	d07f      	beq.n	8004502 <I2C_MasterReceive_RXNE+0x176>
 8004402:	68bb      	ldr	r3, [r7, #8]
 8004404:	2b01      	cmp	r3, #1
 8004406:	d002      	beq.n	800440e <I2C_MasterReceive_RXNE+0x82>
 8004408:	68bb      	ldr	r3, [r7, #8]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d179      	bne.n	8004502 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	f001 f83c 	bl	800548c <I2C_WaitOnSTOPRequestThroughIT>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d14c      	bne.n	80044b4 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004428:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	685a      	ldr	r2, [r3, #4]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004438:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	691a      	ldr	r2, [r3, #16]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004444:	b2d2      	uxtb	r2, r2
 8004446:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800444c:	1c5a      	adds	r2, r3, #1
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004456:	b29b      	uxth	r3, r3
 8004458:	3b01      	subs	r3, #1
 800445a:	b29a      	uxth	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2220      	movs	r2, #32
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800446e:	b2db      	uxtb	r3, r3
 8004470:	2b40      	cmp	r3, #64	@ 0x40
 8004472:	d10a      	bne.n	800448a <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8004482:	6878      	ldr	r0, [r7, #4]
 8004484:	f7ff fdc4 	bl	8004010 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004488:	e044      	b.n	8004514 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	2b08      	cmp	r3, #8
 8004496:	d002      	beq.n	800449e <I2C_MasterReceive_RXNE+0x112>
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b20      	cmp	r3, #32
 800449c:	d103      	bne.n	80044a6 <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	2200      	movs	r2, #0
 80044a2:	631a      	str	r2, [r3, #48]	@ 0x30
 80044a4:	e002      	b.n	80044ac <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2212      	movs	r2, #18
 80044aa:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	f7fc fb43 	bl	8000b38 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80044b2:	e02f      	b.n	8004514 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	685a      	ldr	r2, [r3, #4]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80044c2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	691a      	ldr	r2, [r3, #16]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ce:	b2d2      	uxtb	r2, r2
 80044d0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044d6:	1c5a      	adds	r2, r3, #1
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044e0:	b29b      	uxth	r3, r3
 80044e2:	3b01      	subs	r3, #1
 80044e4:	b29a      	uxth	r2, r3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f7fc fba2 	bl	8000c44 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8004500:	e008      	b.n	8004514 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	685a      	ldr	r2, [r3, #4]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004510:	605a      	str	r2, [r3, #4]
}
 8004512:	e7ff      	b.n	8004514 <I2C_MasterReceive_RXNE+0x188>
 8004514:	bf00      	nop
 8004516:	3710      	adds	r7, #16
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}

0800451c <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	b084      	sub	sp, #16
 8004520:	af00      	add	r7, sp, #0
 8004522:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004528:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800452e:	b29b      	uxth	r3, r3
 8004530:	2b04      	cmp	r3, #4
 8004532:	d11b      	bne.n	800456c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004542:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	691a      	ldr	r2, [r3, #16]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800454e:	b2d2      	uxtb	r2, r2
 8004550:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004560:	b29b      	uxth	r3, r3
 8004562:	3b01      	subs	r3, #1
 8004564:	b29a      	uxth	r2, r3
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800456a:	e0c4      	b.n	80046f6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004570:	b29b      	uxth	r3, r3
 8004572:	2b03      	cmp	r3, #3
 8004574:	d129      	bne.n	80045ca <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685a      	ldr	r2, [r3, #4]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004584:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	2b04      	cmp	r3, #4
 800458a:	d00a      	beq.n	80045a2 <I2C_MasterReceive_BTF+0x86>
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	2b02      	cmp	r3, #2
 8004590:	d007      	beq.n	80045a2 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	681a      	ldr	r2, [r3, #0]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045a0:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	691a      	ldr	r2, [r3, #16]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045ac:	b2d2      	uxtb	r2, r2
 80045ae:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b4:	1c5a      	adds	r2, r3, #1
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045be:	b29b      	uxth	r3, r3
 80045c0:	3b01      	subs	r3, #1
 80045c2:	b29a      	uxth	r2, r3
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80045c8:	e095      	b.n	80046f6 <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045ce:	b29b      	uxth	r3, r3
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d17d      	bne.n	80046d0 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d002      	beq.n	80045e0 <I2C_MasterReceive_BTF+0xc4>
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	2b10      	cmp	r3, #16
 80045de:	d108      	bne.n	80045f2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	681a      	ldr	r2, [r3, #0]
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80045ee:	601a      	str	r2, [r3, #0]
 80045f0:	e016      	b.n	8004620 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	2b04      	cmp	r3, #4
 80045f6:	d002      	beq.n	80045fe <I2C_MasterReceive_BTF+0xe2>
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2b02      	cmp	r3, #2
 80045fc:	d108      	bne.n	8004610 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681a      	ldr	r2, [r3, #0]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800460c:	601a      	str	r2, [r3, #0]
 800460e:	e007      	b.n	8004620 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	681a      	ldr	r2, [r3, #0]
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800461e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	691a      	ldr	r2, [r3, #16]
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004632:	1c5a      	adds	r2, r3, #1
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800463c:	b29b      	uxth	r3, r3
 800463e:	3b01      	subs	r3, #1
 8004640:	b29a      	uxth	r2, r3
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	691a      	ldr	r2, [r3, #16]
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004650:	b2d2      	uxtb	r2, r2
 8004652:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004658:	1c5a      	adds	r2, r3, #1
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004662:	b29b      	uxth	r3, r3
 8004664:	3b01      	subs	r3, #1
 8004666:	b29a      	uxth	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	685a      	ldr	r2, [r3, #4]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 800467a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2220      	movs	r2, #32
 8004680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800468a:	b2db      	uxtb	r3, r3
 800468c:	2b40      	cmp	r3, #64	@ 0x40
 800468e:	d10a      	bne.n	80046a6 <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	2200      	movs	r2, #0
 8004694:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2200      	movs	r2, #0
 800469c:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 800469e:	6878      	ldr	r0, [r7, #4]
 80046a0:	f7ff fcb6 	bl	8004010 <HAL_I2C_MemRxCpltCallback>
}
 80046a4:	e027      	b.n	80046f6 <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	2200      	movs	r2, #0
 80046aa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	2b08      	cmp	r3, #8
 80046b2:	d002      	beq.n	80046ba <I2C_MasterReceive_BTF+0x19e>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	2b20      	cmp	r3, #32
 80046b8:	d103      	bne.n	80046c2 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	631a      	str	r2, [r3, #48]	@ 0x30
 80046c0:	e002      	b.n	80046c8 <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2212      	movs	r2, #18
 80046c6:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80046c8:	6878      	ldr	r0, [r7, #4]
 80046ca:	f7fc fa35 	bl	8000b38 <HAL_I2C_MasterRxCpltCallback>
}
 80046ce:	e012      	b.n	80046f6 <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	691a      	ldr	r2, [r3, #16]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046e2:	1c5a      	adds	r2, r3, #1
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80046ec:	b29b      	uxth	r3, r3
 80046ee:	3b01      	subs	r3, #1
 80046f0:	b29a      	uxth	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80046fe:	b480      	push	{r7}
 8004700:	b083      	sub	sp, #12
 8004702:	af00      	add	r7, sp, #0
 8004704:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800470c:	b2db      	uxtb	r3, r3
 800470e:	2b40      	cmp	r3, #64	@ 0x40
 8004710:	d117      	bne.n	8004742 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004716:	2b00      	cmp	r3, #0
 8004718:	d109      	bne.n	800472e <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471e:	b2db      	uxtb	r3, r3
 8004720:	461a      	mov	r2, r3
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800472a:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 800472c:	e067      	b.n	80047fe <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004732:	b2db      	uxtb	r3, r3
 8004734:	f043 0301 	orr.w	r3, r3, #1
 8004738:	b2da      	uxtb	r2, r3
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	611a      	str	r2, [r3, #16]
}
 8004740:	e05d      	b.n	80047fe <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	691b      	ldr	r3, [r3, #16]
 8004746:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800474a:	d133      	bne.n	80047b4 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004752:	b2db      	uxtb	r3, r3
 8004754:	2b21      	cmp	r3, #33	@ 0x21
 8004756:	d109      	bne.n	800476c <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800475c:	b2db      	uxtb	r3, r3
 800475e:	461a      	mov	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004768:	611a      	str	r2, [r3, #16]
 800476a:	e008      	b.n	800477e <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004770:	b2db      	uxtb	r3, r3
 8004772:	f043 0301 	orr.w	r3, r3, #1
 8004776:	b2da      	uxtb	r2, r3
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004782:	2b00      	cmp	r3, #0
 8004784:	d004      	beq.n	8004790 <I2C_Master_SB+0x92>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800478a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800478c:	2b00      	cmp	r3, #0
 800478e:	d108      	bne.n	80047a2 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004794:	2b00      	cmp	r3, #0
 8004796:	d032      	beq.n	80047fe <I2C_Master_SB+0x100>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800479c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d02d      	beq.n	80047fe <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	685a      	ldr	r2, [r3, #4]
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80047b0:	605a      	str	r2, [r3, #4]
}
 80047b2:	e024      	b.n	80047fe <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10e      	bne.n	80047da <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c0:	b29b      	uxth	r3, r3
 80047c2:	11db      	asrs	r3, r3, #7
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	f003 0306 	and.w	r3, r3, #6
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	f063 030f 	orn	r3, r3, #15
 80047d0:	b2da      	uxtb	r2, r3
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	611a      	str	r2, [r3, #16]
}
 80047d8:	e011      	b.n	80047fe <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d10d      	bne.n	80047fe <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047e6:	b29b      	uxth	r3, r3
 80047e8:	11db      	asrs	r3, r3, #7
 80047ea:	b2db      	uxtb	r3, r3
 80047ec:	f003 0306 	and.w	r3, r3, #6
 80047f0:	b2db      	uxtb	r3, r3
 80047f2:	f063 030e 	orn	r3, r3, #14
 80047f6:	b2da      	uxtb	r2, r3
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	611a      	str	r2, [r3, #16]
}
 80047fe:	bf00      	nop
 8004800:	370c      	adds	r7, #12
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800480a:	b480      	push	{r7}
 800480c:	b083      	sub	sp, #12
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004816:	b2da      	uxtb	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004822:	2b00      	cmp	r3, #0
 8004824:	d004      	beq.n	8004830 <I2C_Master_ADD10+0x26>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800482a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482c:	2b00      	cmp	r3, #0
 800482e:	d108      	bne.n	8004842 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	2b00      	cmp	r3, #0
 8004836:	d00c      	beq.n	8004852 <I2C_Master_ADD10+0x48>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800483c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d007      	beq.n	8004852 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	685a      	ldr	r2, [r3, #4]
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004850:	605a      	str	r2, [r3, #4]
  }
}
 8004852:	bf00      	nop
 8004854:	370c      	adds	r7, #12
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800485e:	b480      	push	{r7}
 8004860:	b091      	sub	sp, #68	@ 0x44
 8004862:	af00      	add	r7, sp, #0
 8004864:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800486c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004874:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800487a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004882:	b2db      	uxtb	r3, r3
 8004884:	2b22      	cmp	r3, #34	@ 0x22
 8004886:	f040 8169 	bne.w	8004b5c <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800488e:	2b00      	cmp	r3, #0
 8004890:	d10f      	bne.n	80048b2 <I2C_Master_ADDR+0x54>
 8004892:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8004896:	2b40      	cmp	r3, #64	@ 0x40
 8004898:	d10b      	bne.n	80048b2 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800489a:	2300      	movs	r3, #0
 800489c:	633b      	str	r3, [r7, #48]	@ 0x30
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	695b      	ldr	r3, [r3, #20]
 80048a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	633b      	str	r3, [r7, #48]	@ 0x30
 80048ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048b0:	e160      	b.n	8004b74 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d11d      	bne.n	80048f6 <I2C_Master_ADDR+0x98>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	691b      	ldr	r3, [r3, #16]
 80048be:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80048c2:	d118      	bne.n	80048f6 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048c4:	2300      	movs	r3, #0
 80048c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	699b      	ldr	r3, [r3, #24]
 80048d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80048e8:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80048ee:	1c5a      	adds	r2, r3, #1
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	651a      	str	r2, [r3, #80]	@ 0x50
 80048f4:	e13e      	b.n	8004b74 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d113      	bne.n	8004928 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004900:	2300      	movs	r3, #0
 8004902:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	695b      	ldr	r3, [r3, #20]
 800490a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	699b      	ldr	r3, [r3, #24]
 8004912:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004914:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004924:	601a      	str	r2, [r3, #0]
 8004926:	e115      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800492c:	b29b      	uxth	r3, r3
 800492e:	2b01      	cmp	r3, #1
 8004930:	f040 808a 	bne.w	8004a48 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8004934:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004936:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800493a:	d137      	bne.n	80049ac <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681a      	ldr	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800494a:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	685b      	ldr	r3, [r3, #4]
 8004952:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004956:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800495a:	d113      	bne.n	8004984 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496a:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800496c:	2300      	movs	r3, #0
 800496e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	695b      	ldr	r3, [r3, #20]
 8004976:	627b      	str	r3, [r7, #36]	@ 0x24
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004982:	e0e7      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004984:	2300      	movs	r3, #0
 8004986:	623b      	str	r3, [r7, #32]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	695b      	ldr	r3, [r3, #20]
 800498e:	623b      	str	r3, [r7, #32]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	699b      	ldr	r3, [r3, #24]
 8004996:	623b      	str	r3, [r7, #32]
 8004998:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681a      	ldr	r2, [r3, #0]
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80049a8:	601a      	str	r2, [r3, #0]
 80049aa:	e0d3      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80049ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049ae:	2b08      	cmp	r3, #8
 80049b0:	d02e      	beq.n	8004a10 <I2C_Master_ADDR+0x1b2>
 80049b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b4:	2b20      	cmp	r3, #32
 80049b6:	d02b      	beq.n	8004a10 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80049b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049ba:	2b12      	cmp	r3, #18
 80049bc:	d102      	bne.n	80049c4 <I2C_Master_ADDR+0x166>
 80049be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c0:	2b01      	cmp	r3, #1
 80049c2:	d125      	bne.n	8004a10 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80049c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049c6:	2b04      	cmp	r3, #4
 80049c8:	d00e      	beq.n	80049e8 <I2C_Master_ADDR+0x18a>
 80049ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d00b      	beq.n	80049e8 <I2C_Master_ADDR+0x18a>
 80049d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049d2:	2b10      	cmp	r3, #16
 80049d4:	d008      	beq.n	80049e8 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	681a      	ldr	r2, [r3, #0]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049e4:	601a      	str	r2, [r3, #0]
 80049e6:	e007      	b.n	80049f8 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80049f6:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049f8:	2300      	movs	r3, #0
 80049fa:	61fb      	str	r3, [r7, #28]
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	695b      	ldr	r3, [r3, #20]
 8004a02:	61fb      	str	r3, [r7, #28]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699b      	ldr	r3, [r3, #24]
 8004a0a:	61fb      	str	r3, [r7, #28]
 8004a0c:	69fb      	ldr	r3, [r7, #28]
 8004a0e:	e0a1      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	681a      	ldr	r2, [r3, #0]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a1e:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a20:	2300      	movs	r3, #0
 8004a22:	61bb      	str	r3, [r7, #24]
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	61bb      	str	r3, [r7, #24]
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	699b      	ldr	r3, [r3, #24]
 8004a32:	61bb      	str	r3, [r7, #24]
 8004a34:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	681a      	ldr	r2, [r3, #0]
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004a44:	601a      	str	r2, [r3, #0]
 8004a46:	e085      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b02      	cmp	r3, #2
 8004a50:	d14d      	bne.n	8004aee <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8004a52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a54:	2b04      	cmp	r3, #4
 8004a56:	d016      	beq.n	8004a86 <I2C_Master_ADDR+0x228>
 8004a58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d013      	beq.n	8004a86 <I2C_Master_ADDR+0x228>
 8004a5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a60:	2b10      	cmp	r3, #16
 8004a62:	d010      	beq.n	8004a86 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a72:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a82:	601a      	str	r2, [r3, #0]
 8004a84:	e007      	b.n	8004a96 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004a94:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	685b      	ldr	r3, [r3, #4]
 8004a9c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004aa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004aa4:	d117      	bne.n	8004ad6 <I2C_Master_ADDR+0x278>
 8004aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004aa8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004aac:	d00b      	beq.n	8004ac6 <I2C_Master_ADDR+0x268>
 8004aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d008      	beq.n	8004ac6 <I2C_Master_ADDR+0x268>
 8004ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab6:	2b08      	cmp	r3, #8
 8004ab8:	d005      	beq.n	8004ac6 <I2C_Master_ADDR+0x268>
 8004aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004abc:	2b10      	cmp	r3, #16
 8004abe:	d002      	beq.n	8004ac6 <I2C_Master_ADDR+0x268>
 8004ac0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ac2:	2b20      	cmp	r3, #32
 8004ac4:	d107      	bne.n	8004ad6 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004ad4:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	617b      	str	r3, [r7, #20]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	695b      	ldr	r3, [r3, #20]
 8004ae0:	617b      	str	r3, [r7, #20]
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	699b      	ldr	r3, [r3, #24]
 8004ae8:	617b      	str	r3, [r7, #20]
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	e032      	b.n	8004b54 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004afc:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	685b      	ldr	r3, [r3, #4]
 8004b04:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004b08:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004b0c:	d117      	bne.n	8004b3e <I2C_Master_ADDR+0x2e0>
 8004b0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b10:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b14:	d00b      	beq.n	8004b2e <I2C_Master_ADDR+0x2d0>
 8004b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d008      	beq.n	8004b2e <I2C_Master_ADDR+0x2d0>
 8004b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b1e:	2b08      	cmp	r3, #8
 8004b20:	d005      	beq.n	8004b2e <I2C_Master_ADDR+0x2d0>
 8004b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b24:	2b10      	cmp	r3, #16
 8004b26:	d002      	beq.n	8004b2e <I2C_Master_ADDR+0x2d0>
 8004b28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004b2a:	2b20      	cmp	r3, #32
 8004b2c:	d107      	bne.n	8004b3e <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	685a      	ldr	r2, [r3, #4]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004b3c:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b3e:	2300      	movs	r3, #0
 8004b40:	613b      	str	r3, [r7, #16]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	695b      	ldr	r3, [r3, #20]
 8004b48:	613b      	str	r3, [r7, #16]
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	699b      	ldr	r3, [r3, #24]
 8004b50:	613b      	str	r3, [r7, #16]
 8004b52:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2200      	movs	r2, #0
 8004b58:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8004b5a:	e00b      	b.n	8004b74 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	60fb      	str	r3, [r7, #12]
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	699b      	ldr	r3, [r3, #24]
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	68fb      	ldr	r3, [r7, #12]
}
 8004b72:	e7ff      	b.n	8004b74 <I2C_Master_ADDR+0x316>
 8004b74:	bf00      	nop
 8004b76:	3744      	adds	r7, #68	@ 0x44
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr

08004b80 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b084      	sub	sp, #16
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b8e:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b94:	b29b      	uxth	r3, r3
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d02b      	beq.n	8004bf2 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b9e:	781a      	ldrb	r2, [r3, #0]
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004baa:	1c5a      	adds	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	3b01      	subs	r3, #1
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bc2:	b29b      	uxth	r3, r3
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d114      	bne.n	8004bf2 <I2C_SlaveTransmit_TXE+0x72>
 8004bc8:	7bfb      	ldrb	r3, [r7, #15]
 8004bca:	2b29      	cmp	r3, #41	@ 0x29
 8004bcc:	d111      	bne.n	8004bf2 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004bdc:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2221      	movs	r2, #33	@ 0x21
 8004be2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2228      	movs	r2, #40	@ 0x28
 8004be8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f7ff f9d9 	bl	8003fa4 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004bf2:	bf00      	nop
 8004bf4:	3710      	adds	r7, #16
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8004bfa:	b480      	push	{r7}
 8004bfc:	b083      	sub	sp, #12
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c06:	b29b      	uxth	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d011      	beq.n	8004c30 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c10:	781a      	ldrb	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c1c:	1c5a      	adds	r2, r3, #1
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c26:	b29b      	uxth	r3, r3
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b084      	sub	sp, #16
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c4a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c50:	b29b      	uxth	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d02c      	beq.n	8004cb0 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691a      	ldr	r2, [r3, #16]
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c60:	b2d2      	uxtb	r2, r2
 8004c62:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c68:	1c5a      	adds	r2, r3, #1
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c72:	b29b      	uxth	r3, r3
 8004c74:	3b01      	subs	r3, #1
 8004c76:	b29a      	uxth	r2, r3
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c80:	b29b      	uxth	r3, r3
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d114      	bne.n	8004cb0 <I2C_SlaveReceive_RXNE+0x74>
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
 8004c88:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c8a:	d111      	bne.n	8004cb0 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	685a      	ldr	r2, [r3, #4]
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004c9a:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2222      	movs	r2, #34	@ 0x22
 8004ca0:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	2228      	movs	r2, #40	@ 0x28
 8004ca6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004caa:	6878      	ldr	r0, [r7, #4]
 8004cac:	f7ff f984 	bl	8003fb8 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8004cb0:	bf00      	nop
 8004cb2:	3710      	adds	r7, #16
 8004cb4:	46bd      	mov	sp, r7
 8004cb6:	bd80      	pop	{r7, pc}

08004cb8 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d012      	beq.n	8004cf0 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	691a      	ldr	r2, [r3, #16]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cd4:	b2d2      	uxtb	r2, r2
 8004cd6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cdc:	1c5a      	adds	r2, r3, #1
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce6:	b29b      	uxth	r3, r3
 8004ce8:	3b01      	subs	r3, #1
 8004cea:	b29a      	uxth	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8004cf0:	bf00      	nop
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b084      	sub	sp, #16
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
 8004d04:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8004d06:	2300      	movs	r3, #0
 8004d08:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004d16:	2b28      	cmp	r3, #40	@ 0x28
 8004d18:	d127      	bne.n	8004d6a <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004d28:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	089b      	lsrs	r3, r3, #2
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d101      	bne.n	8004d3a <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8004d36:	2301      	movs	r3, #1
 8004d38:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	09db      	lsrs	r3, r3, #7
 8004d3e:	f003 0301 	and.w	r3, r3, #1
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d103      	bne.n	8004d4e <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68db      	ldr	r3, [r3, #12]
 8004d4a:	81bb      	strh	r3, [r7, #12]
 8004d4c:	e002      	b.n	8004d54 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8004d5c:	89ba      	ldrh	r2, [r7, #12]
 8004d5e:	7bfb      	ldrb	r3, [r7, #15]
 8004d60:	4619      	mov	r1, r3
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7ff f932 	bl	8003fcc <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004d68:	e00e      	b.n	8004d88 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	60bb      	str	r3, [r7, #8]
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	695b      	ldr	r3, [r3, #20]
 8004d74:	60bb      	str	r3, [r7, #8]
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	60bb      	str	r3, [r7, #8]
 8004d7e:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2200      	movs	r2, #0
 8004d84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 8004d88:	bf00      	nop
 8004d8a:	3710      	adds	r7, #16
 8004d8c:	46bd      	mov	sp, r7
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b084      	sub	sp, #16
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d9e:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	685a      	ldr	r2, [r3, #4]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8004dae:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004db0:	2300      	movs	r3, #0
 8004db2:	60bb      	str	r3, [r7, #8]
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	60bb      	str	r3, [r7, #8]
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	681a      	ldr	r2, [r3, #0]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f042 0201 	orr.w	r2, r2, #1
 8004dca:	601a      	str	r2, [r3, #0]
 8004dcc:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	681a      	ldr	r2, [r3, #0]
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ddc:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	685b      	ldr	r3, [r3, #4]
 8004de4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004de8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dec:	d172      	bne.n	8004ed4 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004dee:	7bfb      	ldrb	r3, [r7, #15]
 8004df0:	2b22      	cmp	r3, #34	@ 0x22
 8004df2:	d002      	beq.n	8004dfa <I2C_Slave_STOPF+0x6a>
 8004df4:	7bfb      	ldrb	r3, [r7, #15]
 8004df6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004df8:	d135      	bne.n	8004e66 <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	b29a      	uxth	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e0c:	b29b      	uxth	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d005      	beq.n	8004e1e <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e16:	f043 0204 	orr.w	r2, r3, #4
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	685a      	ldr	r2, [r3, #4]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e2c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e32:	4618      	mov	r0, r3
 8004e34:	f7fe f90f 	bl	8003056 <HAL_DMA_GetState>
 8004e38:	4603      	mov	r3, r0
 8004e3a:	2b01      	cmp	r3, #1
 8004e3c:	d049      	beq.n	8004ed2 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e42:	4a69      	ldr	r2, [pc, #420]	@ (8004fe8 <I2C_Slave_STOPF+0x258>)
 8004e44:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	f7fe f8e1 	bl	8003012 <HAL_DMA_Abort_IT>
 8004e50:	4603      	mov	r3, r0
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d03d      	beq.n	8004ed2 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e5c:	687a      	ldr	r2, [r7, #4]
 8004e5e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004e60:	4610      	mov	r0, r2
 8004e62:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e64:	e035      	b.n	8004ed2 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	685b      	ldr	r3, [r3, #4]
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004e78:	b29b      	uxth	r3, r3
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d005      	beq.n	8004e8a <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e82:	f043 0204 	orr.w	r2, r3, #4
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	685a      	ldr	r2, [r3, #4]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004e98:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f7fe f8d9 	bl	8003056 <HAL_DMA_GetState>
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d014      	beq.n	8004ed4 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eae:	4a4e      	ldr	r2, [pc, #312]	@ (8004fe8 <I2C_Slave_STOPF+0x258>)
 8004eb0:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7fe f8ab 	bl	8003012 <HAL_DMA_Abort_IT>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d008      	beq.n	8004ed4 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004ecc:	4610      	mov	r0, r2
 8004ece:	4798      	blx	r3
 8004ed0:	e000      	b.n	8004ed4 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004ed2:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d03e      	beq.n	8004f5c <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	f003 0304 	and.w	r3, r3, #4
 8004ee8:	2b04      	cmp	r3, #4
 8004eea:	d112      	bne.n	8004f12 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691a      	ldr	r2, [r3, #16]
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f08:	b29b      	uxth	r3, r3
 8004f0a:	3b01      	subs	r3, #1
 8004f0c:	b29a      	uxth	r2, r3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	695b      	ldr	r3, [r3, #20]
 8004f18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f1c:	2b40      	cmp	r3, #64	@ 0x40
 8004f1e:	d112      	bne.n	8004f46 <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	691a      	ldr	r2, [r3, #16]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f2a:	b2d2      	uxtb	r2, r2
 8004f2c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f32:	1c5a      	adds	r2, r3, #1
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	3b01      	subs	r3, #1
 8004f40:	b29a      	uxth	r2, r3
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d005      	beq.n	8004f5c <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f54:	f043 0204 	orr.w	r2, r3, #4
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d003      	beq.n	8004f6c <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8004f64:	6878      	ldr	r0, [r7, #4]
 8004f66:	f000 f8b7 	bl	80050d8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8004f6a:	e039      	b.n	8004fe0 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004f6c:	7bfb      	ldrb	r3, [r7, #15]
 8004f6e:	2b2a      	cmp	r3, #42	@ 0x2a
 8004f70:	d109      	bne.n	8004f86 <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2228      	movs	r2, #40	@ 0x28
 8004f7c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004f80:	6878      	ldr	r0, [r7, #4]
 8004f82:	f7ff f819 	bl	8003fb8 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004f8c:	b2db      	uxtb	r3, r3
 8004f8e:	2b28      	cmp	r3, #40	@ 0x28
 8004f90:	d111      	bne.n	8004fb6 <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a15      	ldr	r2, [pc, #84]	@ (8004fec <I2C_Slave_STOPF+0x25c>)
 8004f96:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2220      	movs	r2, #32
 8004fa2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7ff f81a 	bl	8003fe8 <HAL_I2C_ListenCpltCallback>
}
 8004fb4:	e014      	b.n	8004fe0 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fba:	2b22      	cmp	r3, #34	@ 0x22
 8004fbc:	d002      	beq.n	8004fc4 <I2C_Slave_STOPF+0x234>
 8004fbe:	7bfb      	ldrb	r3, [r7, #15]
 8004fc0:	2b22      	cmp	r3, #34	@ 0x22
 8004fc2:	d10d      	bne.n	8004fe0 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2220      	movs	r2, #32
 8004fce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f7fe ffec 	bl	8003fb8 <HAL_I2C_SlaveRxCpltCallback>
}
 8004fe0:	bf00      	nop
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}
 8004fe8:	0800533d 	.word	0x0800533d
 8004fec:	ffff0000 	.word	0xffff0000

08004ff0 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004ffe:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005004:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8005006:	68bb      	ldr	r3, [r7, #8]
 8005008:	2b08      	cmp	r3, #8
 800500a:	d002      	beq.n	8005012 <I2C_Slave_AF+0x22>
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	2b20      	cmp	r3, #32
 8005010:	d129      	bne.n	8005066 <I2C_Slave_AF+0x76>
 8005012:	7bfb      	ldrb	r3, [r7, #15]
 8005014:	2b28      	cmp	r3, #40	@ 0x28
 8005016:	d126      	bne.n	8005066 <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	4a2e      	ldr	r2, [pc, #184]	@ (80050d4 <I2C_Slave_AF+0xe4>)
 800501c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	685a      	ldr	r2, [r3, #4]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800502c:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005036:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681a      	ldr	r2, [r3, #0]
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005046:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2200      	movs	r2, #0
 800504c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2220      	movs	r2, #32
 8005052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	2200      	movs	r2, #0
 800505a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 800505e:	6878      	ldr	r0, [r7, #4]
 8005060:	f7fe ffc2 	bl	8003fe8 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8005064:	e031      	b.n	80050ca <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8005066:	7bfb      	ldrb	r3, [r7, #15]
 8005068:	2b21      	cmp	r3, #33	@ 0x21
 800506a:	d129      	bne.n	80050c0 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a19      	ldr	r2, [pc, #100]	@ (80050d4 <I2C_Slave_AF+0xe4>)
 8005070:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	2221      	movs	r2, #33	@ 0x21
 8005076:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	2220      	movs	r2, #32
 800507c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2200      	movs	r2, #0
 8005084:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	685a      	ldr	r2, [r3, #4]
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005096:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050a0:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	681a      	ldr	r2, [r3, #0]
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050b0:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fe fbf3 	bl	800389e <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050b8:	6878      	ldr	r0, [r7, #4]
 80050ba:	f7fe ff73 	bl	8003fa4 <HAL_I2C_SlaveTxCpltCallback>
}
 80050be:	e004      	b.n	80050ca <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050c8:	615a      	str	r2, [r3, #20]
}
 80050ca:	bf00      	nop
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	ffff0000 	.word	0xffff0000

080050d8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b084      	sub	sp, #16
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80050ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80050f0:	7bbb      	ldrb	r3, [r7, #14]
 80050f2:	2b10      	cmp	r3, #16
 80050f4:	d002      	beq.n	80050fc <I2C_ITError+0x24>
 80050f6:	7bbb      	ldrb	r3, [r7, #14]
 80050f8:	2b40      	cmp	r3, #64	@ 0x40
 80050fa:	d10a      	bne.n	8005112 <I2C_ITError+0x3a>
 80050fc:	7bfb      	ldrb	r3, [r7, #15]
 80050fe:	2b22      	cmp	r3, #34	@ 0x22
 8005100:	d107      	bne.n	8005112 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	681a      	ldr	r2, [r3, #0]
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005110:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005112:	7bfb      	ldrb	r3, [r7, #15]
 8005114:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005118:	2b28      	cmp	r3, #40	@ 0x28
 800511a:	d107      	bne.n	800512c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2228      	movs	r2, #40	@ 0x28
 8005126:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800512a:	e015      	b.n	8005158 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005136:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800513a:	d00a      	beq.n	8005152 <I2C_ITError+0x7a>
 800513c:	7bfb      	ldrb	r3, [r7, #15]
 800513e:	2b60      	cmp	r3, #96	@ 0x60
 8005140:	d007      	beq.n	8005152 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	2200      	movs	r2, #0
 8005156:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005162:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005166:	d162      	bne.n	800522e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005176:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800517c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005180:	b2db      	uxtb	r3, r3
 8005182:	2b01      	cmp	r3, #1
 8005184:	d020      	beq.n	80051c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800518a:	4a6a      	ldr	r2, [pc, #424]	@ (8005334 <I2C_ITError+0x25c>)
 800518c:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005192:	4618      	mov	r0, r3
 8005194:	f7fd ff3d 	bl	8003012 <HAL_DMA_Abort_IT>
 8005198:	4603      	mov	r3, r0
 800519a:	2b00      	cmp	r3, #0
 800519c:	f000 8089 	beq.w	80052b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f022 0201 	bic.w	r2, r2, #1
 80051ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2220      	movs	r2, #32
 80051b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80051c2:	4610      	mov	r0, r2
 80051c4:	4798      	blx	r3
 80051c6:	e074      	b.n	80052b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051cc:	4a59      	ldr	r2, [pc, #356]	@ (8005334 <I2C_ITError+0x25c>)
 80051ce:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80051d4:	4618      	mov	r0, r3
 80051d6:	f7fd ff1c 	bl	8003012 <HAL_DMA_Abort_IT>
 80051da:	4603      	mov	r3, r0
 80051dc:	2b00      	cmp	r3, #0
 80051de:	d068      	beq.n	80052b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	695b      	ldr	r3, [r3, #20]
 80051e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80051ea:	2b40      	cmp	r3, #64	@ 0x40
 80051ec:	d10b      	bne.n	8005206 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	691a      	ldr	r2, [r3, #16]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051f8:	b2d2      	uxtb	r2, r2
 80051fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005200:	1c5a      	adds	r2, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	681a      	ldr	r2, [r3, #0]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0201 	bic.w	r2, r2, #1
 8005214:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005222:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005224:	687a      	ldr	r2, [r7, #4]
 8005226:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005228:	4610      	mov	r0, r2
 800522a:	4798      	blx	r3
 800522c:	e041      	b.n	80052b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005234:	b2db      	uxtb	r3, r3
 8005236:	2b60      	cmp	r3, #96	@ 0x60
 8005238:	d125      	bne.n	8005286 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2220      	movs	r2, #32
 800523e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2200      	movs	r2, #0
 8005246:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	695b      	ldr	r3, [r3, #20]
 800524e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005252:	2b40      	cmp	r3, #64	@ 0x40
 8005254:	d10b      	bne.n	800526e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	691a      	ldr	r2, [r3, #16]
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005260:	b2d2      	uxtb	r2, r2
 8005262:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005268:	1c5a      	adds	r2, r3, #1
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	681a      	ldr	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f022 0201 	bic.w	r2, r2, #1
 800527c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f7fe fed0 	bl	8004024 <HAL_I2C_AbortCpltCallback>
 8005284:	e015      	b.n	80052b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	695b      	ldr	r3, [r3, #20]
 800528c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005290:	2b40      	cmp	r3, #64	@ 0x40
 8005292:	d10b      	bne.n	80052ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	691a      	ldr	r2, [r3, #16]
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800529e:	b2d2      	uxtb	r2, r2
 80052a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	1c5a      	adds	r2, r3, #1
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80052ac:	6878      	ldr	r0, [r7, #4]
 80052ae:	f7fb fcc9 	bl	8000c44 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052b8:	68bb      	ldr	r3, [r7, #8]
 80052ba:	f003 0301 	and.w	r3, r3, #1
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d10e      	bne.n	80052e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d109      	bne.n	80052e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80052cc:	68bb      	ldr	r3, [r7, #8]
 80052ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d104      	bne.n	80052e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d007      	beq.n	80052f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	685a      	ldr	r2, [r3, #4]
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80052ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052fc:	f003 0304 	and.w	r3, r3, #4
 8005300:	2b04      	cmp	r3, #4
 8005302:	d113      	bne.n	800532c <I2C_ITError+0x254>
 8005304:	7bfb      	ldrb	r3, [r7, #15]
 8005306:	2b28      	cmp	r3, #40	@ 0x28
 8005308:	d110      	bne.n	800532c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a0a      	ldr	r2, [pc, #40]	@ (8005338 <I2C_ITError+0x260>)
 800530e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2220      	movs	r2, #32
 800531a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	2200      	movs	r2, #0
 8005322:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f7fe fe5e 	bl	8003fe8 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800532c:	bf00      	nop
 800532e:	3710      	adds	r7, #16
 8005330:	46bd      	mov	sp, r7
 8005332:	bd80      	pop	{r7, pc}
 8005334:	0800533d 	.word	0x0800533d
 8005338:	ffff0000 	.word	0xffff0000

0800533c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b086      	sub	sp, #24
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005344:	2300      	movs	r3, #0
 8005346:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005354:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8005356:	4b4b      	ldr	r3, [pc, #300]	@ (8005484 <I2C_DMAAbort+0x148>)
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	08db      	lsrs	r3, r3, #3
 800535c:	4a4a      	ldr	r2, [pc, #296]	@ (8005488 <I2C_DMAAbort+0x14c>)
 800535e:	fba2 2303 	umull	r2, r3, r2, r3
 8005362:	0a1a      	lsrs	r2, r3, #8
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	00da      	lsls	r2, r3, #3
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d106      	bne.n	8005384 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800537a:	f043 0220 	orr.w	r2, r3, #32
 800537e:	697b      	ldr	r3, [r7, #20]
 8005380:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8005382:	e00a      	b.n	800539a <I2C_DMAAbort+0x5e>
    }
    count--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	3b01      	subs	r3, #1
 8005388:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005398:	d0ea      	beq.n	8005370 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800539a:	697b      	ldr	r3, [r7, #20]
 800539c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d003      	beq.n	80053aa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 80053a2:	697b      	ldr	r3, [r7, #20]
 80053a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053a6:	2200      	movs	r2, #0
 80053a8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 80053aa:	697b      	ldr	r3, [r7, #20]
 80053ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d003      	beq.n	80053ba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80053b2:	697b      	ldr	r3, [r7, #20]
 80053b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053b6:	2200      	movs	r2, #0
 80053b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	697b      	ldr	r3, [r7, #20]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053c8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 80053ca:	697b      	ldr	r3, [r7, #20]
 80053cc:	2200      	movs	r2, #0
 80053ce:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d003      	beq.n	80053e0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053dc:	2200      	movs	r2, #0
 80053de:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 80053e0:	697b      	ldr	r3, [r7, #20]
 80053e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d003      	beq.n	80053f0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80053ec:	2200      	movs	r2, #0
 80053ee:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80053f0:	697b      	ldr	r3, [r7, #20]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681a      	ldr	r2, [r3, #0]
 80053f6:	697b      	ldr	r3, [r7, #20]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f022 0201 	bic.w	r2, r2, #1
 80053fe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005406:	b2db      	uxtb	r3, r3
 8005408:	2b60      	cmp	r3, #96	@ 0x60
 800540a:	d10e      	bne.n	800542a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	2200      	movs	r2, #0
 8005418:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800541c:	697b      	ldr	r3, [r7, #20]
 800541e:	2200      	movs	r2, #0
 8005420:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8005422:	6978      	ldr	r0, [r7, #20]
 8005424:	f7fe fdfe 	bl	8004024 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005428:	e027      	b.n	800547a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800542a:	7cfb      	ldrb	r3, [r7, #19]
 800542c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005430:	2b28      	cmp	r3, #40	@ 0x28
 8005432:	d117      	bne.n	8005464 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f042 0201 	orr.w	r2, r2, #1
 8005442:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	681a      	ldr	r2, [r3, #0]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005452:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	2200      	movs	r2, #0
 8005458:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800545a:	697b      	ldr	r3, [r7, #20]
 800545c:	2228      	movs	r2, #40	@ 0x28
 800545e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005462:	e007      	b.n	8005474 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8005464:	697b      	ldr	r3, [r7, #20]
 8005466:	2220      	movs	r2, #32
 8005468:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800546c:	697b      	ldr	r3, [r7, #20]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8005474:	6978      	ldr	r0, [r7, #20]
 8005476:	f7fb fbe5 	bl	8000c44 <HAL_I2C_ErrorCallback>
}
 800547a:	bf00      	nop
 800547c:	3718      	adds	r7, #24
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20000014 	.word	0x20000014
 8005488:	14f8b589 	.word	0x14f8b589

0800548c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800548c:	b480      	push	{r7}
 800548e:	b085      	sub	sp, #20
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005494:	2300      	movs	r3, #0
 8005496:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8005498:	4b13      	ldr	r3, [pc, #76]	@ (80054e8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	08db      	lsrs	r3, r3, #3
 800549e:	4a13      	ldr	r2, [pc, #76]	@ (80054ec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80054a0:	fba2 2303 	umull	r2, r3, r2, r3
 80054a4:	0a1a      	lsrs	r2, r3, #8
 80054a6:	4613      	mov	r3, r2
 80054a8:	009b      	lsls	r3, r3, #2
 80054aa:	4413      	add	r3, r2
 80054ac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	3b01      	subs	r3, #1
 80054b2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d107      	bne.n	80054ca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054be:	f043 0220 	orr.w	r2, r3, #32
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	e008      	b.n	80054dc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80054d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054d8:	d0e9      	beq.n	80054ae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80054da:	2300      	movs	r3, #0
}
 80054dc:	4618      	mov	r0, r3
 80054de:	3714      	adds	r7, #20
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr
 80054e8:	20000014 	.word	0x20000014
 80054ec:	14f8b589 	.word	0x14f8b589

080054f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b083      	sub	sp, #12
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8005500:	d103      	bne.n	800550a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2201      	movs	r2, #1
 8005506:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8005508:	e007      	b.n	800551a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800550e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005512:	d102      	bne.n	800551a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2208      	movs	r2, #8
 8005518:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800551a:	bf00      	nop
 800551c:	370c      	adds	r7, #12
 800551e:	46bd      	mov	sp, r7
 8005520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005524:	4770      	bx	lr
	...

08005528 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	b082      	sub	sp, #8
 800552c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800552e:	2300      	movs	r3, #0
 8005530:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005532:	2300      	movs	r3, #0
 8005534:	603b      	str	r3, [r7, #0]
 8005536:	4b20      	ldr	r3, [pc, #128]	@ (80055b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800553a:	4a1f      	ldr	r2, [pc, #124]	@ (80055b8 <HAL_PWREx_EnableOverDrive+0x90>)
 800553c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005540:	6413      	str	r3, [r2, #64]	@ 0x40
 8005542:	4b1d      	ldr	r3, [pc, #116]	@ (80055b8 <HAL_PWREx_EnableOverDrive+0x90>)
 8005544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005546:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800554a:	603b      	str	r3, [r7, #0]
 800554c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800554e:	4b1b      	ldr	r3, [pc, #108]	@ (80055bc <HAL_PWREx_EnableOverDrive+0x94>)
 8005550:	2201      	movs	r2, #1
 8005552:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005554:	f7fd fb9e 	bl	8002c94 <HAL_GetTick>
 8005558:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800555a:	e009      	b.n	8005570 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800555c:	f7fd fb9a 	bl	8002c94 <HAL_GetTick>
 8005560:	4602      	mov	r2, r0
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	1ad3      	subs	r3, r2, r3
 8005566:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800556a:	d901      	bls.n	8005570 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e01f      	b.n	80055b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005570:	4b13      	ldr	r3, [pc, #76]	@ (80055c0 <HAL_PWREx_EnableOverDrive+0x98>)
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005578:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800557c:	d1ee      	bne.n	800555c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800557e:	4b11      	ldr	r3, [pc, #68]	@ (80055c4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005580:	2201      	movs	r2, #1
 8005582:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005584:	f7fd fb86 	bl	8002c94 <HAL_GetTick>
 8005588:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800558a:	e009      	b.n	80055a0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800558c:	f7fd fb82 	bl	8002c94 <HAL_GetTick>
 8005590:	4602      	mov	r2, r0
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	1ad3      	subs	r3, r2, r3
 8005596:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800559a:	d901      	bls.n	80055a0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 800559c:	2303      	movs	r3, #3
 800559e:	e007      	b.n	80055b0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80055a0:	4b07      	ldr	r3, [pc, #28]	@ (80055c0 <HAL_PWREx_EnableOverDrive+0x98>)
 80055a2:	685b      	ldr	r3, [r3, #4]
 80055a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80055ac:	d1ee      	bne.n	800558c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80055ae:	2300      	movs	r3, #0
}
 80055b0:	4618      	mov	r0, r3
 80055b2:	3708      	adds	r7, #8
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	40023800 	.word	0x40023800
 80055bc:	420e0040 	.word	0x420e0040
 80055c0:	40007000 	.word	0x40007000
 80055c4:	420e0044 	.word	0x420e0044

080055c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d101      	bne.n	80055dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e0cc      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80055dc:	4b68      	ldr	r3, [pc, #416]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f003 030f 	and.w	r3, r3, #15
 80055e4:	683a      	ldr	r2, [r7, #0]
 80055e6:	429a      	cmp	r2, r3
 80055e8:	d90c      	bls.n	8005604 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80055ea:	4b65      	ldr	r3, [pc, #404]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 80055ec:	683a      	ldr	r2, [r7, #0]
 80055ee:	b2d2      	uxtb	r2, r2
 80055f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055f2:	4b63      	ldr	r3, [pc, #396]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f003 030f 	and.w	r3, r3, #15
 80055fa:	683a      	ldr	r2, [r7, #0]
 80055fc:	429a      	cmp	r2, r3
 80055fe:	d001      	beq.n	8005604 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005600:	2301      	movs	r3, #1
 8005602:	e0b8      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d020      	beq.n	8005652 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	f003 0304 	and.w	r3, r3, #4
 8005618:	2b00      	cmp	r3, #0
 800561a:	d005      	beq.n	8005628 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800561c:	4b59      	ldr	r3, [pc, #356]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800561e:	689b      	ldr	r3, [r3, #8]
 8005620:	4a58      	ldr	r2, [pc, #352]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005622:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005626:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 0308 	and.w	r3, r3, #8
 8005630:	2b00      	cmp	r3, #0
 8005632:	d005      	beq.n	8005640 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005634:	4b53      	ldr	r3, [pc, #332]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005636:	689b      	ldr	r3, [r3, #8]
 8005638:	4a52      	ldr	r2, [pc, #328]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800563a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800563e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005640:	4b50      	ldr	r3, [pc, #320]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005642:	689b      	ldr	r3, [r3, #8]
 8005644:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	689b      	ldr	r3, [r3, #8]
 800564c:	494d      	ldr	r1, [pc, #308]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800564e:	4313      	orrs	r3, r2
 8005650:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f003 0301 	and.w	r3, r3, #1
 800565a:	2b00      	cmp	r3, #0
 800565c:	d044      	beq.n	80056e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d107      	bne.n	8005676 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005666:	4b47      	ldr	r3, [pc, #284]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800566e:	2b00      	cmp	r3, #0
 8005670:	d119      	bne.n	80056a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e07f      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	685b      	ldr	r3, [r3, #4]
 800567a:	2b02      	cmp	r3, #2
 800567c:	d003      	beq.n	8005686 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005682:	2b03      	cmp	r3, #3
 8005684:	d107      	bne.n	8005696 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005686:	4b3f      	ldr	r3, [pc, #252]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800568e:	2b00      	cmp	r3, #0
 8005690:	d109      	bne.n	80056a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e06f      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005696:	4b3b      	ldr	r3, [pc, #236]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f003 0302 	and.w	r3, r3, #2
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d101      	bne.n	80056a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056a2:	2301      	movs	r3, #1
 80056a4:	e067      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056a6:	4b37      	ldr	r3, [pc, #220]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 80056a8:	689b      	ldr	r3, [r3, #8]
 80056aa:	f023 0203 	bic.w	r2, r3, #3
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	685b      	ldr	r3, [r3, #4]
 80056b2:	4934      	ldr	r1, [pc, #208]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 80056b4:	4313      	orrs	r3, r2
 80056b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80056b8:	f7fd faec 	bl	8002c94 <HAL_GetTick>
 80056bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056be:	e00a      	b.n	80056d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80056c0:	f7fd fae8 	bl	8002c94 <HAL_GetTick>
 80056c4:	4602      	mov	r2, r0
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	1ad3      	subs	r3, r2, r3
 80056ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056ce:	4293      	cmp	r3, r2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e04f      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80056d6:	4b2b      	ldr	r3, [pc, #172]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 80056d8:	689b      	ldr	r3, [r3, #8]
 80056da:	f003 020c 	and.w	r2, r3, #12
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	685b      	ldr	r3, [r3, #4]
 80056e2:	009b      	lsls	r3, r3, #2
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d1eb      	bne.n	80056c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80056e8:	4b25      	ldr	r3, [pc, #148]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 030f 	and.w	r3, r3, #15
 80056f0:	683a      	ldr	r2, [r7, #0]
 80056f2:	429a      	cmp	r2, r3
 80056f4:	d20c      	bcs.n	8005710 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056f6:	4b22      	ldr	r3, [pc, #136]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 80056f8:	683a      	ldr	r2, [r7, #0]
 80056fa:	b2d2      	uxtb	r2, r2
 80056fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056fe:	4b20      	ldr	r3, [pc, #128]	@ (8005780 <HAL_RCC_ClockConfig+0x1b8>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 030f 	and.w	r3, r3, #15
 8005706:	683a      	ldr	r2, [r7, #0]
 8005708:	429a      	cmp	r2, r3
 800570a:	d001      	beq.n	8005710 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e032      	b.n	8005776 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 0304 	and.w	r3, r3, #4
 8005718:	2b00      	cmp	r3, #0
 800571a:	d008      	beq.n	800572e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800571c:	4b19      	ldr	r3, [pc, #100]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800571e:	689b      	ldr	r3, [r3, #8]
 8005720:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	4916      	ldr	r1, [pc, #88]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800572a:	4313      	orrs	r3, r2
 800572c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	f003 0308 	and.w	r3, r3, #8
 8005736:	2b00      	cmp	r3, #0
 8005738:	d009      	beq.n	800574e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800573a:	4b12      	ldr	r3, [pc, #72]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	691b      	ldr	r3, [r3, #16]
 8005746:	00db      	lsls	r3, r3, #3
 8005748:	490e      	ldr	r1, [pc, #56]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 800574a:	4313      	orrs	r3, r2
 800574c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800574e:	f000 f855 	bl	80057fc <HAL_RCC_GetSysClockFreq>
 8005752:	4602      	mov	r2, r0
 8005754:	4b0b      	ldr	r3, [pc, #44]	@ (8005784 <HAL_RCC_ClockConfig+0x1bc>)
 8005756:	689b      	ldr	r3, [r3, #8]
 8005758:	091b      	lsrs	r3, r3, #4
 800575a:	f003 030f 	and.w	r3, r3, #15
 800575e:	490a      	ldr	r1, [pc, #40]	@ (8005788 <HAL_RCC_ClockConfig+0x1c0>)
 8005760:	5ccb      	ldrb	r3, [r1, r3]
 8005762:	fa22 f303 	lsr.w	r3, r2, r3
 8005766:	4a09      	ldr	r2, [pc, #36]	@ (800578c <HAL_RCC_ClockConfig+0x1c4>)
 8005768:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800576a:	4b09      	ldr	r3, [pc, #36]	@ (8005790 <HAL_RCC_ClockConfig+0x1c8>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4618      	mov	r0, r3
 8005770:	f7fd fa4c 	bl	8002c0c <HAL_InitTick>

  return HAL_OK;
 8005774:	2300      	movs	r3, #0
}
 8005776:	4618      	mov	r0, r3
 8005778:	3710      	adds	r7, #16
 800577a:	46bd      	mov	sp, r7
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	40023c00 	.word	0x40023c00
 8005784:	40023800 	.word	0x40023800
 8005788:	08007c78 	.word	0x08007c78
 800578c:	20000014 	.word	0x20000014
 8005790:	20000018 	.word	0x20000018

08005794 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005794:	b480      	push	{r7}
 8005796:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005798:	4b03      	ldr	r3, [pc, #12]	@ (80057a8 <HAL_RCC_GetHCLKFreq+0x14>)
 800579a:	681b      	ldr	r3, [r3, #0]
}
 800579c:	4618      	mov	r0, r3
 800579e:	46bd      	mov	sp, r7
 80057a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a4:	4770      	bx	lr
 80057a6:	bf00      	nop
 80057a8:	20000014 	.word	0x20000014

080057ac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80057b0:	f7ff fff0 	bl	8005794 <HAL_RCC_GetHCLKFreq>
 80057b4:	4602      	mov	r2, r0
 80057b6:	4b05      	ldr	r3, [pc, #20]	@ (80057cc <HAL_RCC_GetPCLK1Freq+0x20>)
 80057b8:	689b      	ldr	r3, [r3, #8]
 80057ba:	0a9b      	lsrs	r3, r3, #10
 80057bc:	f003 0307 	and.w	r3, r3, #7
 80057c0:	4903      	ldr	r1, [pc, #12]	@ (80057d0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80057c2:	5ccb      	ldrb	r3, [r1, r3]
 80057c4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057c8:	4618      	mov	r0, r3
 80057ca:	bd80      	pop	{r7, pc}
 80057cc:	40023800 	.word	0x40023800
 80057d0:	08007c88 	.word	0x08007c88

080057d4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80057d8:	f7ff ffdc 	bl	8005794 <HAL_RCC_GetHCLKFreq>
 80057dc:	4602      	mov	r2, r0
 80057de:	4b05      	ldr	r3, [pc, #20]	@ (80057f4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80057e0:	689b      	ldr	r3, [r3, #8]
 80057e2:	0b5b      	lsrs	r3, r3, #13
 80057e4:	f003 0307 	and.w	r3, r3, #7
 80057e8:	4903      	ldr	r1, [pc, #12]	@ (80057f8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80057ea:	5ccb      	ldrb	r3, [r1, r3]
 80057ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	bd80      	pop	{r7, pc}
 80057f4:	40023800 	.word	0x40023800
 80057f8:	08007c88 	.word	0x08007c88

080057fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005800:	b0ae      	sub	sp, #184	@ 0xb8
 8005802:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005804:	2300      	movs	r3, #0
 8005806:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800580a:	2300      	movs	r3, #0
 800580c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8005810:	2300      	movs	r3, #0
 8005812:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8005816:	2300      	movs	r3, #0
 8005818:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800581c:	2300      	movs	r3, #0
 800581e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005822:	4bcb      	ldr	r3, [pc, #812]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005824:	689b      	ldr	r3, [r3, #8]
 8005826:	f003 030c 	and.w	r3, r3, #12
 800582a:	2b0c      	cmp	r3, #12
 800582c:	f200 8206 	bhi.w	8005c3c <HAL_RCC_GetSysClockFreq+0x440>
 8005830:	a201      	add	r2, pc, #4	@ (adr r2, 8005838 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005832:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005836:	bf00      	nop
 8005838:	0800586d 	.word	0x0800586d
 800583c:	08005c3d 	.word	0x08005c3d
 8005840:	08005c3d 	.word	0x08005c3d
 8005844:	08005c3d 	.word	0x08005c3d
 8005848:	08005875 	.word	0x08005875
 800584c:	08005c3d 	.word	0x08005c3d
 8005850:	08005c3d 	.word	0x08005c3d
 8005854:	08005c3d 	.word	0x08005c3d
 8005858:	0800587d 	.word	0x0800587d
 800585c:	08005c3d 	.word	0x08005c3d
 8005860:	08005c3d 	.word	0x08005c3d
 8005864:	08005c3d 	.word	0x08005c3d
 8005868:	08005a6d 	.word	0x08005a6d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800586c:	4bb9      	ldr	r3, [pc, #740]	@ (8005b54 <HAL_RCC_GetSysClockFreq+0x358>)
 800586e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005872:	e1e7      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005874:	4bb8      	ldr	r3, [pc, #736]	@ (8005b58 <HAL_RCC_GetSysClockFreq+0x35c>)
 8005876:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800587a:	e1e3      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800587c:	4bb4      	ldr	r3, [pc, #720]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005884:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005888:	4bb1      	ldr	r3, [pc, #708]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 800588a:	685b      	ldr	r3, [r3, #4]
 800588c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005890:	2b00      	cmp	r3, #0
 8005892:	d071      	beq.n	8005978 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005894:	4bae      	ldr	r3, [pc, #696]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005896:	685b      	ldr	r3, [r3, #4]
 8005898:	099b      	lsrs	r3, r3, #6
 800589a:	2200      	movs	r2, #0
 800589c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80058a0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80058a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80058a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058ac:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80058b0:	2300      	movs	r3, #0
 80058b2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058b6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80058ba:	4622      	mov	r2, r4
 80058bc:	462b      	mov	r3, r5
 80058be:	f04f 0000 	mov.w	r0, #0
 80058c2:	f04f 0100 	mov.w	r1, #0
 80058c6:	0159      	lsls	r1, r3, #5
 80058c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058cc:	0150      	lsls	r0, r2, #5
 80058ce:	4602      	mov	r2, r0
 80058d0:	460b      	mov	r3, r1
 80058d2:	4621      	mov	r1, r4
 80058d4:	1a51      	subs	r1, r2, r1
 80058d6:	6439      	str	r1, [r7, #64]	@ 0x40
 80058d8:	4629      	mov	r1, r5
 80058da:	eb63 0301 	sbc.w	r3, r3, r1
 80058de:	647b      	str	r3, [r7, #68]	@ 0x44
 80058e0:	f04f 0200 	mov.w	r2, #0
 80058e4:	f04f 0300 	mov.w	r3, #0
 80058e8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80058ec:	4649      	mov	r1, r9
 80058ee:	018b      	lsls	r3, r1, #6
 80058f0:	4641      	mov	r1, r8
 80058f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80058f6:	4641      	mov	r1, r8
 80058f8:	018a      	lsls	r2, r1, #6
 80058fa:	4641      	mov	r1, r8
 80058fc:	1a51      	subs	r1, r2, r1
 80058fe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005900:	4649      	mov	r1, r9
 8005902:	eb63 0301 	sbc.w	r3, r3, r1
 8005906:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005908:	f04f 0200 	mov.w	r2, #0
 800590c:	f04f 0300 	mov.w	r3, #0
 8005910:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8005914:	4649      	mov	r1, r9
 8005916:	00cb      	lsls	r3, r1, #3
 8005918:	4641      	mov	r1, r8
 800591a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800591e:	4641      	mov	r1, r8
 8005920:	00ca      	lsls	r2, r1, #3
 8005922:	4610      	mov	r0, r2
 8005924:	4619      	mov	r1, r3
 8005926:	4603      	mov	r3, r0
 8005928:	4622      	mov	r2, r4
 800592a:	189b      	adds	r3, r3, r2
 800592c:	633b      	str	r3, [r7, #48]	@ 0x30
 800592e:	462b      	mov	r3, r5
 8005930:	460a      	mov	r2, r1
 8005932:	eb42 0303 	adc.w	r3, r2, r3
 8005936:	637b      	str	r3, [r7, #52]	@ 0x34
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005944:	4629      	mov	r1, r5
 8005946:	024b      	lsls	r3, r1, #9
 8005948:	4621      	mov	r1, r4
 800594a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800594e:	4621      	mov	r1, r4
 8005950:	024a      	lsls	r2, r1, #9
 8005952:	4610      	mov	r0, r2
 8005954:	4619      	mov	r1, r3
 8005956:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800595a:	2200      	movs	r2, #0
 800595c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8005960:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005964:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8005968:	f7fa fcba 	bl	80002e0 <__aeabi_uldivmod>
 800596c:	4602      	mov	r2, r0
 800596e:	460b      	mov	r3, r1
 8005970:	4613      	mov	r3, r2
 8005972:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005976:	e067      	b.n	8005a48 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005978:	4b75      	ldr	r3, [pc, #468]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	099b      	lsrs	r3, r3, #6
 800597e:	2200      	movs	r2, #0
 8005980:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005984:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8005988:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800598c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005990:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005992:	2300      	movs	r3, #0
 8005994:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005996:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 800599a:	4622      	mov	r2, r4
 800599c:	462b      	mov	r3, r5
 800599e:	f04f 0000 	mov.w	r0, #0
 80059a2:	f04f 0100 	mov.w	r1, #0
 80059a6:	0159      	lsls	r1, r3, #5
 80059a8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059ac:	0150      	lsls	r0, r2, #5
 80059ae:	4602      	mov	r2, r0
 80059b0:	460b      	mov	r3, r1
 80059b2:	4621      	mov	r1, r4
 80059b4:	1a51      	subs	r1, r2, r1
 80059b6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80059b8:	4629      	mov	r1, r5
 80059ba:	eb63 0301 	sbc.w	r3, r3, r1
 80059be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80059c0:	f04f 0200 	mov.w	r2, #0
 80059c4:	f04f 0300 	mov.w	r3, #0
 80059c8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80059cc:	4649      	mov	r1, r9
 80059ce:	018b      	lsls	r3, r1, #6
 80059d0:	4641      	mov	r1, r8
 80059d2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80059d6:	4641      	mov	r1, r8
 80059d8:	018a      	lsls	r2, r1, #6
 80059da:	4641      	mov	r1, r8
 80059dc:	ebb2 0a01 	subs.w	sl, r2, r1
 80059e0:	4649      	mov	r1, r9
 80059e2:	eb63 0b01 	sbc.w	fp, r3, r1
 80059e6:	f04f 0200 	mov.w	r2, #0
 80059ea:	f04f 0300 	mov.w	r3, #0
 80059ee:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80059f2:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80059f6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80059fa:	4692      	mov	sl, r2
 80059fc:	469b      	mov	fp, r3
 80059fe:	4623      	mov	r3, r4
 8005a00:	eb1a 0303 	adds.w	r3, sl, r3
 8005a04:	623b      	str	r3, [r7, #32]
 8005a06:	462b      	mov	r3, r5
 8005a08:	eb4b 0303 	adc.w	r3, fp, r3
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8005a0e:	f04f 0200 	mov.w	r2, #0
 8005a12:	f04f 0300 	mov.w	r3, #0
 8005a16:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8005a1a:	4629      	mov	r1, r5
 8005a1c:	028b      	lsls	r3, r1, #10
 8005a1e:	4621      	mov	r1, r4
 8005a20:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005a24:	4621      	mov	r1, r4
 8005a26:	028a      	lsls	r2, r1, #10
 8005a28:	4610      	mov	r0, r2
 8005a2a:	4619      	mov	r1, r3
 8005a2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005a30:	2200      	movs	r2, #0
 8005a32:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a34:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a36:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8005a3a:	f7fa fc51 	bl	80002e0 <__aeabi_uldivmod>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4613      	mov	r3, r2
 8005a44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8005a48:	4b41      	ldr	r3, [pc, #260]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a4a:	685b      	ldr	r3, [r3, #4]
 8005a4c:	0c1b      	lsrs	r3, r3, #16
 8005a4e:	f003 0303 	and.w	r3, r3, #3
 8005a52:	3301      	adds	r3, #1
 8005a54:	005b      	lsls	r3, r3, #1
 8005a56:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 8005a5a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005a5e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005a62:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a66:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005a6a:	e0eb      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005a6c:	4b38      	ldr	r3, [pc, #224]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a6e:	685b      	ldr	r3, [r3, #4]
 8005a70:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005a74:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005a78:	4b35      	ldr	r3, [pc, #212]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d06b      	beq.n	8005b5c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a84:	4b32      	ldr	r3, [pc, #200]	@ (8005b50 <HAL_RCC_GetSysClockFreq+0x354>)
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	099b      	lsrs	r3, r3, #6
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a8e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005a90:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005a92:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a96:	663b      	str	r3, [r7, #96]	@ 0x60
 8005a98:	2300      	movs	r3, #0
 8005a9a:	667b      	str	r3, [r7, #100]	@ 0x64
 8005a9c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8005aa0:	4622      	mov	r2, r4
 8005aa2:	462b      	mov	r3, r5
 8005aa4:	f04f 0000 	mov.w	r0, #0
 8005aa8:	f04f 0100 	mov.w	r1, #0
 8005aac:	0159      	lsls	r1, r3, #5
 8005aae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ab2:	0150      	lsls	r0, r2, #5
 8005ab4:	4602      	mov	r2, r0
 8005ab6:	460b      	mov	r3, r1
 8005ab8:	4621      	mov	r1, r4
 8005aba:	1a51      	subs	r1, r2, r1
 8005abc:	61b9      	str	r1, [r7, #24]
 8005abe:	4629      	mov	r1, r5
 8005ac0:	eb63 0301 	sbc.w	r3, r3, r1
 8005ac4:	61fb      	str	r3, [r7, #28]
 8005ac6:	f04f 0200 	mov.w	r2, #0
 8005aca:	f04f 0300 	mov.w	r3, #0
 8005ace:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005ad2:	4659      	mov	r1, fp
 8005ad4:	018b      	lsls	r3, r1, #6
 8005ad6:	4651      	mov	r1, sl
 8005ad8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005adc:	4651      	mov	r1, sl
 8005ade:	018a      	lsls	r2, r1, #6
 8005ae0:	4651      	mov	r1, sl
 8005ae2:	ebb2 0801 	subs.w	r8, r2, r1
 8005ae6:	4659      	mov	r1, fp
 8005ae8:	eb63 0901 	sbc.w	r9, r3, r1
 8005aec:	f04f 0200 	mov.w	r2, #0
 8005af0:	f04f 0300 	mov.w	r3, #0
 8005af4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005af8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005afc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005b00:	4690      	mov	r8, r2
 8005b02:	4699      	mov	r9, r3
 8005b04:	4623      	mov	r3, r4
 8005b06:	eb18 0303 	adds.w	r3, r8, r3
 8005b0a:	613b      	str	r3, [r7, #16]
 8005b0c:	462b      	mov	r3, r5
 8005b0e:	eb49 0303 	adc.w	r3, r9, r3
 8005b12:	617b      	str	r3, [r7, #20]
 8005b14:	f04f 0200 	mov.w	r2, #0
 8005b18:	f04f 0300 	mov.w	r3, #0
 8005b1c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005b20:	4629      	mov	r1, r5
 8005b22:	024b      	lsls	r3, r1, #9
 8005b24:	4621      	mov	r1, r4
 8005b26:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005b2a:	4621      	mov	r1, r4
 8005b2c:	024a      	lsls	r2, r1, #9
 8005b2e:	4610      	mov	r0, r2
 8005b30:	4619      	mov	r1, r3
 8005b32:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005b36:	2200      	movs	r2, #0
 8005b38:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005b3a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8005b3c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005b40:	f7fa fbce 	bl	80002e0 <__aeabi_uldivmod>
 8005b44:	4602      	mov	r2, r0
 8005b46:	460b      	mov	r3, r1
 8005b48:	4613      	mov	r3, r2
 8005b4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005b4e:	e065      	b.n	8005c1c <HAL_RCC_GetSysClockFreq+0x420>
 8005b50:	40023800 	.word	0x40023800
 8005b54:	00f42400 	.word	0x00f42400
 8005b58:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b5c:	4b3d      	ldr	r3, [pc, #244]	@ (8005c54 <HAL_RCC_GetSysClockFreq+0x458>)
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	099b      	lsrs	r3, r3, #6
 8005b62:	2200      	movs	r2, #0
 8005b64:	4618      	mov	r0, r3
 8005b66:	4611      	mov	r1, r2
 8005b68:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005b6c:	653b      	str	r3, [r7, #80]	@ 0x50
 8005b6e:	2300      	movs	r3, #0
 8005b70:	657b      	str	r3, [r7, #84]	@ 0x54
 8005b72:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8005b76:	4642      	mov	r2, r8
 8005b78:	464b      	mov	r3, r9
 8005b7a:	f04f 0000 	mov.w	r0, #0
 8005b7e:	f04f 0100 	mov.w	r1, #0
 8005b82:	0159      	lsls	r1, r3, #5
 8005b84:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b88:	0150      	lsls	r0, r2, #5
 8005b8a:	4602      	mov	r2, r0
 8005b8c:	460b      	mov	r3, r1
 8005b8e:	4641      	mov	r1, r8
 8005b90:	1a51      	subs	r1, r2, r1
 8005b92:	60b9      	str	r1, [r7, #8]
 8005b94:	4649      	mov	r1, r9
 8005b96:	eb63 0301 	sbc.w	r3, r3, r1
 8005b9a:	60fb      	str	r3, [r7, #12]
 8005b9c:	f04f 0200 	mov.w	r2, #0
 8005ba0:	f04f 0300 	mov.w	r3, #0
 8005ba4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005ba8:	4659      	mov	r1, fp
 8005baa:	018b      	lsls	r3, r1, #6
 8005bac:	4651      	mov	r1, sl
 8005bae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005bb2:	4651      	mov	r1, sl
 8005bb4:	018a      	lsls	r2, r1, #6
 8005bb6:	4651      	mov	r1, sl
 8005bb8:	1a54      	subs	r4, r2, r1
 8005bba:	4659      	mov	r1, fp
 8005bbc:	eb63 0501 	sbc.w	r5, r3, r1
 8005bc0:	f04f 0200 	mov.w	r2, #0
 8005bc4:	f04f 0300 	mov.w	r3, #0
 8005bc8:	00eb      	lsls	r3, r5, #3
 8005bca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005bce:	00e2      	lsls	r2, r4, #3
 8005bd0:	4614      	mov	r4, r2
 8005bd2:	461d      	mov	r5, r3
 8005bd4:	4643      	mov	r3, r8
 8005bd6:	18e3      	adds	r3, r4, r3
 8005bd8:	603b      	str	r3, [r7, #0]
 8005bda:	464b      	mov	r3, r9
 8005bdc:	eb45 0303 	adc.w	r3, r5, r3
 8005be0:	607b      	str	r3, [r7, #4]
 8005be2:	f04f 0200 	mov.w	r2, #0
 8005be6:	f04f 0300 	mov.w	r3, #0
 8005bea:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005bee:	4629      	mov	r1, r5
 8005bf0:	028b      	lsls	r3, r1, #10
 8005bf2:	4621      	mov	r1, r4
 8005bf4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005bf8:	4621      	mov	r1, r4
 8005bfa:	028a      	lsls	r2, r1, #10
 8005bfc:	4610      	mov	r0, r2
 8005bfe:	4619      	mov	r1, r3
 8005c00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005c04:	2200      	movs	r2, #0
 8005c06:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005c08:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8005c0a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005c0e:	f7fa fb67 	bl	80002e0 <__aeabi_uldivmod>
 8005c12:	4602      	mov	r2, r0
 8005c14:	460b      	mov	r3, r1
 8005c16:	4613      	mov	r3, r2
 8005c18:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005c1c:	4b0d      	ldr	r3, [pc, #52]	@ (8005c54 <HAL_RCC_GetSysClockFreq+0x458>)
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	0f1b      	lsrs	r3, r3, #28
 8005c22:	f003 0307 	and.w	r3, r3, #7
 8005c26:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8005c2a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005c2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005c3a:	e003      	b.n	8005c44 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005c3c:	4b06      	ldr	r3, [pc, #24]	@ (8005c58 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005c3e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8005c42:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005c44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8005c48:	4618      	mov	r0, r3
 8005c4a:	37b8      	adds	r7, #184	@ 0xb8
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005c52:	bf00      	nop
 8005c54:	40023800 	.word	0x40023800
 8005c58:	00f42400 	.word	0x00f42400

08005c5c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e28d      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 8083 	beq.w	8005d82 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005c7c:	4b94      	ldr	r3, [pc, #592]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005c7e:	689b      	ldr	r3, [r3, #8]
 8005c80:	f003 030c 	and.w	r3, r3, #12
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d019      	beq.n	8005cbc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c88:	4b91      	ldr	r3, [pc, #580]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005c8a:	689b      	ldr	r3, [r3, #8]
 8005c8c:	f003 030c 	and.w	r3, r3, #12
        || \
 8005c90:	2b08      	cmp	r3, #8
 8005c92:	d106      	bne.n	8005ca2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005c94:	4b8e      	ldr	r3, [pc, #568]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005c96:	685b      	ldr	r3, [r3, #4]
 8005c98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ca0:	d00c      	beq.n	8005cbc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ca2:	4b8b      	ldr	r3, [pc, #556]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005ca4:	689b      	ldr	r3, [r3, #8]
 8005ca6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8005caa:	2b0c      	cmp	r3, #12
 8005cac:	d112      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005cae:	4b88      	ldr	r3, [pc, #544]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005cb6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005cba:	d10b      	bne.n	8005cd4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cbc:	4b84      	ldr	r3, [pc, #528]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d05b      	beq.n	8005d80 <HAL_RCC_OscConfig+0x124>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d157      	bne.n	8005d80 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005cd0:	2301      	movs	r3, #1
 8005cd2:	e25a      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005cdc:	d106      	bne.n	8005cec <HAL_RCC_OscConfig+0x90>
 8005cde:	4b7c      	ldr	r3, [pc, #496]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a7b      	ldr	r2, [pc, #492]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005ce4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005ce8:	6013      	str	r3, [r2, #0]
 8005cea:	e01d      	b.n	8005d28 <HAL_RCC_OscConfig+0xcc>
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	685b      	ldr	r3, [r3, #4]
 8005cf0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005cf4:	d10c      	bne.n	8005d10 <HAL_RCC_OscConfig+0xb4>
 8005cf6:	4b76      	ldr	r3, [pc, #472]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	4a75      	ldr	r2, [pc, #468]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005cfc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005d00:	6013      	str	r3, [r2, #0]
 8005d02:	4b73      	ldr	r3, [pc, #460]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	4a72      	ldr	r2, [pc, #456]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d08:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d0c:	6013      	str	r3, [r2, #0]
 8005d0e:	e00b      	b.n	8005d28 <HAL_RCC_OscConfig+0xcc>
 8005d10:	4b6f      	ldr	r3, [pc, #444]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	4a6e      	ldr	r2, [pc, #440]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d16:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d1a:	6013      	str	r3, [r2, #0]
 8005d1c:	4b6c      	ldr	r3, [pc, #432]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a6b      	ldr	r2, [pc, #428]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d22:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005d26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d013      	beq.n	8005d58 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d30:	f7fc ffb0 	bl	8002c94 <HAL_GetTick>
 8005d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d36:	e008      	b.n	8005d4a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d38:	f7fc ffac 	bl	8002c94 <HAL_GetTick>
 8005d3c:	4602      	mov	r2, r0
 8005d3e:	693b      	ldr	r3, [r7, #16]
 8005d40:	1ad3      	subs	r3, r2, r3
 8005d42:	2b64      	cmp	r3, #100	@ 0x64
 8005d44:	d901      	bls.n	8005d4a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e21f      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d4a:	4b61      	ldr	r3, [pc, #388]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d0f0      	beq.n	8005d38 <HAL_RCC_OscConfig+0xdc>
 8005d56:	e014      	b.n	8005d82 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d58:	f7fc ff9c 	bl	8002c94 <HAL_GetTick>
 8005d5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d5e:	e008      	b.n	8005d72 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d60:	f7fc ff98 	bl	8002c94 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	2b64      	cmp	r3, #100	@ 0x64
 8005d6c:	d901      	bls.n	8005d72 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005d6e:	2303      	movs	r3, #3
 8005d70:	e20b      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d72:	4b57      	ldr	r3, [pc, #348]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d1f0      	bne.n	8005d60 <HAL_RCC_OscConfig+0x104>
 8005d7e:	e000      	b.n	8005d82 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f003 0302 	and.w	r3, r3, #2
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	d06f      	beq.n	8005e6e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005d8e:	4b50      	ldr	r3, [pc, #320]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f003 030c 	and.w	r3, r3, #12
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d017      	beq.n	8005dca <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005d9a:	4b4d      	ldr	r3, [pc, #308]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	f003 030c 	and.w	r3, r3, #12
        || \
 8005da2:	2b08      	cmp	r3, #8
 8005da4:	d105      	bne.n	8005db2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005da6:	4b4a      	ldr	r3, [pc, #296]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005da8:	685b      	ldr	r3, [r3, #4]
 8005daa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005db2:	4b47      	ldr	r3, [pc, #284]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8005dba:	2b0c      	cmp	r3, #12
 8005dbc:	d11c      	bne.n	8005df8 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005dbe:	4b44      	ldr	r3, [pc, #272]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005dc0:	685b      	ldr	r3, [r3, #4]
 8005dc2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d116      	bne.n	8005df8 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005dca:	4b41      	ldr	r3, [pc, #260]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0302 	and.w	r3, r3, #2
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d005      	beq.n	8005de2 <HAL_RCC_OscConfig+0x186>
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	68db      	ldr	r3, [r3, #12]
 8005dda:	2b01      	cmp	r3, #1
 8005ddc:	d001      	beq.n	8005de2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005dde:	2301      	movs	r3, #1
 8005de0:	e1d3      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005de2:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	4937      	ldr	r1, [pc, #220]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005df6:	e03a      	b.n	8005e6e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	68db      	ldr	r3, [r3, #12]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d020      	beq.n	8005e42 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005e00:	4b34      	ldr	r3, [pc, #208]	@ (8005ed4 <HAL_RCC_OscConfig+0x278>)
 8005e02:	2201      	movs	r2, #1
 8005e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e06:	f7fc ff45 	bl	8002c94 <HAL_GetTick>
 8005e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e0c:	e008      	b.n	8005e20 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e0e:	f7fc ff41 	bl	8002c94 <HAL_GetTick>
 8005e12:	4602      	mov	r2, r0
 8005e14:	693b      	ldr	r3, [r7, #16]
 8005e16:	1ad3      	subs	r3, r2, r3
 8005e18:	2b02      	cmp	r3, #2
 8005e1a:	d901      	bls.n	8005e20 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005e1c:	2303      	movs	r3, #3
 8005e1e:	e1b4      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005e20:	4b2b      	ldr	r3, [pc, #172]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f003 0302 	and.w	r3, r3, #2
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d0f0      	beq.n	8005e0e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005e2c:	4b28      	ldr	r3, [pc, #160]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	691b      	ldr	r3, [r3, #16]
 8005e38:	00db      	lsls	r3, r3, #3
 8005e3a:	4925      	ldr	r1, [pc, #148]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005e3c:	4313      	orrs	r3, r2
 8005e3e:	600b      	str	r3, [r1, #0]
 8005e40:	e015      	b.n	8005e6e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005e42:	4b24      	ldr	r3, [pc, #144]	@ (8005ed4 <HAL_RCC_OscConfig+0x278>)
 8005e44:	2200      	movs	r2, #0
 8005e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e48:	f7fc ff24 	bl	8002c94 <HAL_GetTick>
 8005e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e4e:	e008      	b.n	8005e62 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005e50:	f7fc ff20 	bl	8002c94 <HAL_GetTick>
 8005e54:	4602      	mov	r2, r0
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	1ad3      	subs	r3, r2, r3
 8005e5a:	2b02      	cmp	r3, #2
 8005e5c:	d901      	bls.n	8005e62 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005e5e:	2303      	movs	r3, #3
 8005e60:	e193      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e62:	4b1b      	ldr	r3, [pc, #108]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	d1f0      	bne.n	8005e50 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f003 0308 	and.w	r3, r3, #8
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d036      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	695b      	ldr	r3, [r3, #20]
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d016      	beq.n	8005eb0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e82:	4b15      	ldr	r3, [pc, #84]	@ (8005ed8 <HAL_RCC_OscConfig+0x27c>)
 8005e84:	2201      	movs	r2, #1
 8005e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e88:	f7fc ff04 	bl	8002c94 <HAL_GetTick>
 8005e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e8e:	e008      	b.n	8005ea2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e90:	f7fc ff00 	bl	8002c94 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	2b02      	cmp	r3, #2
 8005e9c:	d901      	bls.n	8005ea2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005e9e:	2303      	movs	r3, #3
 8005ea0:	e173      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005ea2:	4b0b      	ldr	r3, [pc, #44]	@ (8005ed0 <HAL_RCC_OscConfig+0x274>)
 8005ea4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0f0      	beq.n	8005e90 <HAL_RCC_OscConfig+0x234>
 8005eae:	e01b      	b.n	8005ee8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005eb0:	4b09      	ldr	r3, [pc, #36]	@ (8005ed8 <HAL_RCC_OscConfig+0x27c>)
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb6:	f7fc feed 	bl	8002c94 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ebc:	e00e      	b.n	8005edc <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ebe:	f7fc fee9 	bl	8002c94 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d907      	bls.n	8005edc <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e15c      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
 8005ed0:	40023800 	.word	0x40023800
 8005ed4:	42470000 	.word	0x42470000
 8005ed8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005edc:	4b8a      	ldr	r3, [pc, #552]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005ede:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005ee0:	f003 0302 	and.w	r3, r3, #2
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d1ea      	bne.n	8005ebe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f003 0304 	and.w	r3, r3, #4
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	f000 8097 	beq.w	8006024 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ef6:	2300      	movs	r3, #0
 8005ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005efa:	4b83      	ldr	r3, [pc, #524]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10f      	bne.n	8005f26 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005f06:	2300      	movs	r3, #0
 8005f08:	60bb      	str	r3, [r7, #8]
 8005f0a:	4b7f      	ldr	r3, [pc, #508]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f0e:	4a7e      	ldr	r2, [pc, #504]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f14:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f16:	4b7c      	ldr	r3, [pc, #496]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f1e:	60bb      	str	r3, [r7, #8]
 8005f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005f22:	2301      	movs	r3, #1
 8005f24:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f26:	4b79      	ldr	r3, [pc, #484]	@ (800610c <HAL_RCC_OscConfig+0x4b0>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d118      	bne.n	8005f64 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005f32:	4b76      	ldr	r3, [pc, #472]	@ (800610c <HAL_RCC_OscConfig+0x4b0>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a75      	ldr	r2, [pc, #468]	@ (800610c <HAL_RCC_OscConfig+0x4b0>)
 8005f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005f3e:	f7fc fea9 	bl	8002c94 <HAL_GetTick>
 8005f42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f44:	e008      	b.n	8005f58 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f46:	f7fc fea5 	bl	8002c94 <HAL_GetTick>
 8005f4a:	4602      	mov	r2, r0
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	1ad3      	subs	r3, r2, r3
 8005f50:	2b02      	cmp	r3, #2
 8005f52:	d901      	bls.n	8005f58 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e118      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005f58:	4b6c      	ldr	r3, [pc, #432]	@ (800610c <HAL_RCC_OscConfig+0x4b0>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0f0      	beq.n	8005f46 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	2b01      	cmp	r3, #1
 8005f6a:	d106      	bne.n	8005f7a <HAL_RCC_OscConfig+0x31e>
 8005f6c:	4b66      	ldr	r3, [pc, #408]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f70:	4a65      	ldr	r2, [pc, #404]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f72:	f043 0301 	orr.w	r3, r3, #1
 8005f76:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f78:	e01c      	b.n	8005fb4 <HAL_RCC_OscConfig+0x358>
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	2b05      	cmp	r3, #5
 8005f80:	d10c      	bne.n	8005f9c <HAL_RCC_OscConfig+0x340>
 8005f82:	4b61      	ldr	r3, [pc, #388]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f86:	4a60      	ldr	r2, [pc, #384]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f88:	f043 0304 	orr.w	r3, r3, #4
 8005f8c:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f8e:	4b5e      	ldr	r3, [pc, #376]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f90:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f92:	4a5d      	ldr	r2, [pc, #372]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f94:	f043 0301 	orr.w	r3, r3, #1
 8005f98:	6713      	str	r3, [r2, #112]	@ 0x70
 8005f9a:	e00b      	b.n	8005fb4 <HAL_RCC_OscConfig+0x358>
 8005f9c:	4b5a      	ldr	r3, [pc, #360]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fa0:	4a59      	ldr	r2, [pc, #356]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005fa2:	f023 0301 	bic.w	r3, r3, #1
 8005fa6:	6713      	str	r3, [r2, #112]	@ 0x70
 8005fa8:	4b57      	ldr	r3, [pc, #348]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fac:	4a56      	ldr	r2, [pc, #344]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005fae:	f023 0304 	bic.w	r3, r3, #4
 8005fb2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d015      	beq.n	8005fe8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fbc:	f7fc fe6a 	bl	8002c94 <HAL_GetTick>
 8005fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fc2:	e00a      	b.n	8005fda <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fc4:	f7fc fe66 	bl	8002c94 <HAL_GetTick>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	693b      	ldr	r3, [r7, #16]
 8005fcc:	1ad3      	subs	r3, r2, r3
 8005fce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d901      	bls.n	8005fda <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005fd6:	2303      	movs	r3, #3
 8005fd8:	e0d7      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fda:	4b4b      	ldr	r3, [pc, #300]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8005fdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fde:	f003 0302 	and.w	r3, r3, #2
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d0ee      	beq.n	8005fc4 <HAL_RCC_OscConfig+0x368>
 8005fe6:	e014      	b.n	8006012 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fe8:	f7fc fe54 	bl	8002c94 <HAL_GetTick>
 8005fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fee:	e00a      	b.n	8006006 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ff0:	f7fc fe50 	bl	8002c94 <HAL_GetTick>
 8005ff4:	4602      	mov	r2, r0
 8005ff6:	693b      	ldr	r3, [r7, #16]
 8005ff8:	1ad3      	subs	r3, r2, r3
 8005ffa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ffe:	4293      	cmp	r3, r2
 8006000:	d901      	bls.n	8006006 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8006002:	2303      	movs	r3, #3
 8006004:	e0c1      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006006:	4b40      	ldr	r3, [pc, #256]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8006008:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800600a:	f003 0302 	and.w	r3, r3, #2
 800600e:	2b00      	cmp	r3, #0
 8006010:	d1ee      	bne.n	8005ff0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006012:	7dfb      	ldrb	r3, [r7, #23]
 8006014:	2b01      	cmp	r3, #1
 8006016:	d105      	bne.n	8006024 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006018:	4b3b      	ldr	r3, [pc, #236]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 800601a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800601c:	4a3a      	ldr	r2, [pc, #232]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 800601e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006022:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	699b      	ldr	r3, [r3, #24]
 8006028:	2b00      	cmp	r3, #0
 800602a:	f000 80ad 	beq.w	8006188 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800602e:	4b36      	ldr	r3, [pc, #216]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f003 030c 	and.w	r3, r3, #12
 8006036:	2b08      	cmp	r3, #8
 8006038:	d060      	beq.n	80060fc <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	2b02      	cmp	r3, #2
 8006040:	d145      	bne.n	80060ce <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006042:	4b33      	ldr	r3, [pc, #204]	@ (8006110 <HAL_RCC_OscConfig+0x4b4>)
 8006044:	2200      	movs	r2, #0
 8006046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006048:	f7fc fe24 	bl	8002c94 <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800604e:	e008      	b.n	8006062 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006050:	f7fc fe20 	bl	8002c94 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e093      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006062:	4b29      	ldr	r3, [pc, #164]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1f0      	bne.n	8006050 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	69da      	ldr	r2, [r3, #28]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	431a      	orrs	r2, r3
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800607c:	019b      	lsls	r3, r3, #6
 800607e:	431a      	orrs	r2, r3
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006084:	085b      	lsrs	r3, r3, #1
 8006086:	3b01      	subs	r3, #1
 8006088:	041b      	lsls	r3, r3, #16
 800608a:	431a      	orrs	r2, r3
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006090:	061b      	lsls	r3, r3, #24
 8006092:	431a      	orrs	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006098:	071b      	lsls	r3, r3, #28
 800609a:	491b      	ldr	r1, [pc, #108]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 800609c:	4313      	orrs	r3, r2
 800609e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80060a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006110 <HAL_RCC_OscConfig+0x4b4>)
 80060a2:	2201      	movs	r2, #1
 80060a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a6:	f7fc fdf5 	bl	8002c94 <HAL_GetTick>
 80060aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060ac:	e008      	b.n	80060c0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ae:	f7fc fdf1 	bl	8002c94 <HAL_GetTick>
 80060b2:	4602      	mov	r2, r0
 80060b4:	693b      	ldr	r3, [r7, #16]
 80060b6:	1ad3      	subs	r3, r2, r3
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d901      	bls.n	80060c0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80060bc:	2303      	movs	r3, #3
 80060be:	e064      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80060c0:	4b11      	ldr	r3, [pc, #68]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d0f0      	beq.n	80060ae <HAL_RCC_OscConfig+0x452>
 80060cc:	e05c      	b.n	8006188 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80060ce:	4b10      	ldr	r3, [pc, #64]	@ (8006110 <HAL_RCC_OscConfig+0x4b4>)
 80060d0:	2200      	movs	r2, #0
 80060d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060d4:	f7fc fdde 	bl	8002c94 <HAL_GetTick>
 80060d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060da:	e008      	b.n	80060ee <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060dc:	f7fc fdda 	bl	8002c94 <HAL_GetTick>
 80060e0:	4602      	mov	r2, r0
 80060e2:	693b      	ldr	r3, [r7, #16]
 80060e4:	1ad3      	subs	r3, r2, r3
 80060e6:	2b02      	cmp	r3, #2
 80060e8:	d901      	bls.n	80060ee <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80060ea:	2303      	movs	r3, #3
 80060ec:	e04d      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ee:	4b06      	ldr	r3, [pc, #24]	@ (8006108 <HAL_RCC_OscConfig+0x4ac>)
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d1f0      	bne.n	80060dc <HAL_RCC_OscConfig+0x480>
 80060fa:	e045      	b.n	8006188 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	699b      	ldr	r3, [r3, #24]
 8006100:	2b01      	cmp	r3, #1
 8006102:	d107      	bne.n	8006114 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006104:	2301      	movs	r3, #1
 8006106:	e040      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
 8006108:	40023800 	.word	0x40023800
 800610c:	40007000 	.word	0x40007000
 8006110:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006114:	4b1f      	ldr	r3, [pc, #124]	@ (8006194 <HAL_RCC_OscConfig+0x538>)
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	2b01      	cmp	r3, #1
 8006120:	d030      	beq.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800612c:	429a      	cmp	r2, r3
 800612e:	d129      	bne.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800613a:	429a      	cmp	r2, r3
 800613c:	d122      	bne.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800613e:	68fa      	ldr	r2, [r7, #12]
 8006140:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8006144:	4013      	ands	r3, r2
 8006146:	687a      	ldr	r2, [r7, #4]
 8006148:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800614a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800614c:	4293      	cmp	r3, r2
 800614e:	d119      	bne.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800615a:	085b      	lsrs	r3, r3, #1
 800615c:	3b01      	subs	r3, #1
 800615e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006160:	429a      	cmp	r2, r3
 8006162:	d10f      	bne.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800616e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006170:	429a      	cmp	r2, r3
 8006172:	d107      	bne.n	8006184 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800617e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006180:	429a      	cmp	r2, r3
 8006182:	d001      	beq.n	8006188 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e000      	b.n	800618a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8006188:	2300      	movs	r3, #0
}
 800618a:	4618      	mov	r0, r3
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	40023800 	.word	0x40023800

08006198 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b082      	sub	sp, #8
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2b00      	cmp	r3, #0
 80061a4:	d101      	bne.n	80061aa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80061a6:	2301      	movs	r3, #1
 80061a8:	e042      	b.n	8006230 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d106      	bne.n	80061c4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	2200      	movs	r2, #0
 80061ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f7fc fbf2 	bl	80029a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2224      	movs	r2, #36	@ 0x24
 80061c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	68da      	ldr	r2, [r3, #12]
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80061da:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80061dc:	6878      	ldr	r0, [r7, #4]
 80061de:	f000 fd1b 	bl	8006c18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	691a      	ldr	r2, [r3, #16]
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80061f0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	695a      	ldr	r2, [r3, #20]
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006200:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	68da      	ldr	r2, [r3, #12]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006210:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2220      	movs	r2, #32
 800621c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2220      	movs	r2, #32
 8006224:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	2200      	movs	r2, #0
 800622c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800622e:	2300      	movs	r3, #0
}
 8006230:	4618      	mov	r0, r3
 8006232:	3708      	adds	r7, #8
 8006234:	46bd      	mov	sp, r7
 8006236:	bd80      	pop	{r7, pc}

08006238 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006238:	b480      	push	{r7}
 800623a:	b085      	sub	sp, #20
 800623c:	af00      	add	r7, sp, #0
 800623e:	60f8      	str	r0, [r7, #12]
 8006240:	60b9      	str	r1, [r7, #8]
 8006242:	4613      	mov	r3, r2
 8006244:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800624c:	b2db      	uxtb	r3, r3
 800624e:	2b20      	cmp	r3, #32
 8006250:	d121      	bne.n	8006296 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006252:	68bb      	ldr	r3, [r7, #8]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d002      	beq.n	800625e <HAL_UART_Transmit_IT+0x26>
 8006258:	88fb      	ldrh	r3, [r7, #6]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d101      	bne.n	8006262 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800625e:	2301      	movs	r3, #1
 8006260:	e01a      	b.n	8006298 <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	68ba      	ldr	r2, [r7, #8]
 8006266:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	88fa      	ldrh	r2, [r7, #6]
 800626c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	88fa      	ldrh	r2, [r7, #6]
 8006272:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	2200      	movs	r2, #0
 8006278:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2221      	movs	r2, #33	@ 0x21
 800627e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68da      	ldr	r2, [r3, #12]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8006290:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006292:	2300      	movs	r3, #0
 8006294:	e000      	b.n	8006298 <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8006296:	2302      	movs	r3, #2
  }
}
 8006298:	4618      	mov	r0, r3
 800629a:	3714      	adds	r7, #20
 800629c:	46bd      	mov	sp, r7
 800629e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062a2:	4770      	bx	lr

080062a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	60f8      	str	r0, [r7, #12]
 80062ac:	60b9      	str	r1, [r7, #8]
 80062ae:	4613      	mov	r3, r2
 80062b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80062b8:	b2db      	uxtb	r3, r3
 80062ba:	2b20      	cmp	r3, #32
 80062bc:	d112      	bne.n	80062e4 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d002      	beq.n	80062ca <HAL_UART_Receive_IT+0x26>
 80062c4:	88fb      	ldrh	r3, [r7, #6]
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d101      	bne.n	80062ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e00b      	b.n	80062e6 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2200      	movs	r2, #0
 80062d2:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80062d4:	88fb      	ldrh	r3, [r7, #6]
 80062d6:	461a      	mov	r2, r3
 80062d8:	68b9      	ldr	r1, [r7, #8]
 80062da:	68f8      	ldr	r0, [r7, #12]
 80062dc:	f000 fac8 	bl	8006870 <UART_Start_Receive_IT>
 80062e0:	4603      	mov	r3, r0
 80062e2:	e000      	b.n	80062e6 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80062e4:	2302      	movs	r3, #2
  }
}
 80062e6:	4618      	mov	r0, r3
 80062e8:	3710      	adds	r7, #16
 80062ea:	46bd      	mov	sp, r7
 80062ec:	bd80      	pop	{r7, pc}
	...

080062f0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b0ba      	sub	sp, #232	@ 0xe8
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	68db      	ldr	r3, [r3, #12]
 8006308:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006316:	2300      	movs	r3, #0
 8006318:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800631c:	2300      	movs	r3, #0
 800631e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006322:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006326:	f003 030f 	and.w	r3, r3, #15
 800632a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800632e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10f      	bne.n	8006356 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006336:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800633a:	f003 0320 	and.w	r3, r3, #32
 800633e:	2b00      	cmp	r3, #0
 8006340:	d009      	beq.n	8006356 <HAL_UART_IRQHandler+0x66>
 8006342:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006346:	f003 0320 	and.w	r3, r3, #32
 800634a:	2b00      	cmp	r3, #0
 800634c:	d003      	beq.n	8006356 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 fba4 	bl	8006a9c <UART_Receive_IT>
      return;
 8006354:	e273      	b.n	800683e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006356:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800635a:	2b00      	cmp	r3, #0
 800635c:	f000 80de 	beq.w	800651c <HAL_UART_IRQHandler+0x22c>
 8006360:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006364:	f003 0301 	and.w	r3, r3, #1
 8006368:	2b00      	cmp	r3, #0
 800636a:	d106      	bne.n	800637a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800636c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006370:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006374:	2b00      	cmp	r3, #0
 8006376:	f000 80d1 	beq.w	800651c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800637a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800637e:	f003 0301 	and.w	r3, r3, #1
 8006382:	2b00      	cmp	r3, #0
 8006384:	d00b      	beq.n	800639e <HAL_UART_IRQHandler+0xae>
 8006386:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800638a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800638e:	2b00      	cmp	r3, #0
 8006390:	d005      	beq.n	800639e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006396:	f043 0201 	orr.w	r2, r3, #1
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800639e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063a2:	f003 0304 	and.w	r3, r3, #4
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d00b      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
 80063aa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063ae:	f003 0301 	and.w	r3, r3, #1
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063ba:	f043 0202 	orr.w	r2, r3, #2
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80063c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063c6:	f003 0302 	and.w	r3, r3, #2
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d00b      	beq.n	80063e6 <HAL_UART_IRQHandler+0xf6>
 80063ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80063d2:	f003 0301 	and.w	r3, r3, #1
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80063de:	f043 0204 	orr.w	r2, r3, #4
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80063e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80063ea:	f003 0308 	and.w	r3, r3, #8
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d011      	beq.n	8006416 <HAL_UART_IRQHandler+0x126>
 80063f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80063f6:	f003 0320 	and.w	r3, r3, #32
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d105      	bne.n	800640a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80063fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006402:	f003 0301 	and.w	r3, r3, #1
 8006406:	2b00      	cmp	r3, #0
 8006408:	d005      	beq.n	8006416 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800640e:	f043 0208 	orr.w	r2, r3, #8
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800641a:	2b00      	cmp	r3, #0
 800641c:	f000 820a 	beq.w	8006834 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006424:	f003 0320 	and.w	r3, r3, #32
 8006428:	2b00      	cmp	r3, #0
 800642a:	d008      	beq.n	800643e <HAL_UART_IRQHandler+0x14e>
 800642c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006430:	f003 0320 	and.w	r3, r3, #32
 8006434:	2b00      	cmp	r3, #0
 8006436:	d002      	beq.n	800643e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 fb2f 	bl	8006a9c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	695b      	ldr	r3, [r3, #20]
 8006444:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006448:	2b40      	cmp	r3, #64	@ 0x40
 800644a:	bf0c      	ite	eq
 800644c:	2301      	moveq	r3, #1
 800644e:	2300      	movne	r3, #0
 8006450:	b2db      	uxtb	r3, r3
 8006452:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800645a:	f003 0308 	and.w	r3, r3, #8
 800645e:	2b00      	cmp	r3, #0
 8006460:	d103      	bne.n	800646a <HAL_UART_IRQHandler+0x17a>
 8006462:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006466:	2b00      	cmp	r3, #0
 8006468:	d04f      	beq.n	800650a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800646a:	6878      	ldr	r0, [r7, #4]
 800646c:	f000 fa3a 	bl	80068e4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800647a:	2b40      	cmp	r3, #64	@ 0x40
 800647c:	d141      	bne.n	8006502 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	3314      	adds	r3, #20
 8006484:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006488:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800648c:	e853 3f00 	ldrex	r3, [r3]
 8006490:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006494:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006498:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800649c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	3314      	adds	r3, #20
 80064a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80064aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80064ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80064b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80064ba:	e841 2300 	strex	r3, r2, [r1]
 80064be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80064c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d1d9      	bne.n	800647e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d013      	beq.n	80064fa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064d6:	4a8a      	ldr	r2, [pc, #552]	@ (8006700 <HAL_UART_IRQHandler+0x410>)
 80064d8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064de:	4618      	mov	r0, r3
 80064e0:	f7fc fd97 	bl	8003012 <HAL_DMA_Abort_IT>
 80064e4:	4603      	mov	r3, r0
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d016      	beq.n	8006518 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80064f4:	4610      	mov	r0, r2
 80064f6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80064f8:	e00e      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f9a2 	bl	8006844 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006500:	e00a      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006502:	6878      	ldr	r0, [r7, #4]
 8006504:	f000 f99e 	bl	8006844 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006508:	e006      	b.n	8006518 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800650a:	6878      	ldr	r0, [r7, #4]
 800650c:	f000 f99a 	bl	8006844 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006516:	e18d      	b.n	8006834 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006518:	bf00      	nop
    return;
 800651a:	e18b      	b.n	8006834 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006520:	2b01      	cmp	r3, #1
 8006522:	f040 8167 	bne.w	80067f4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006526:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800652a:	f003 0310 	and.w	r3, r3, #16
 800652e:	2b00      	cmp	r3, #0
 8006530:	f000 8160 	beq.w	80067f4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8006534:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006538:	f003 0310 	and.w	r3, r3, #16
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 8159 	beq.w	80067f4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006542:	2300      	movs	r3, #0
 8006544:	60bb      	str	r3, [r7, #8]
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	60bb      	str	r3, [r7, #8]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	685b      	ldr	r3, [r3, #4]
 8006554:	60bb      	str	r3, [r7, #8]
 8006556:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	695b      	ldr	r3, [r3, #20]
 800655e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006562:	2b40      	cmp	r3, #64	@ 0x40
 8006564:	f040 80ce 	bne.w	8006704 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	685b      	ldr	r3, [r3, #4]
 8006570:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006574:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006578:	2b00      	cmp	r3, #0
 800657a:	f000 80a9 	beq.w	80066d0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006582:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006586:	429a      	cmp	r2, r3
 8006588:	f080 80a2 	bcs.w	80066d0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006592:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800659e:	f000 8088 	beq.w	80066b2 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	330c      	adds	r3, #12
 80065a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ac:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80065b0:	e853 3f00 	ldrex	r3, [r3]
 80065b4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80065b8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80065bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80065c0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	330c      	adds	r3, #12
 80065ca:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80065ce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80065d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065d6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80065da:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80065de:	e841 2300 	strex	r3, r2, [r1]
 80065e2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80065e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d1d9      	bne.n	80065a2 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	3314      	adds	r3, #20
 80065f4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065f6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80065f8:	e853 3f00 	ldrex	r3, [r3]
 80065fc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80065fe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006600:	f023 0301 	bic.w	r3, r3, #1
 8006604:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3314      	adds	r3, #20
 800660e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006612:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006616:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006618:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800661a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006624:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e1      	bne.n	80065ee <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	3314      	adds	r3, #20
 8006630:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006632:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006634:	e853 3f00 	ldrex	r3, [r3]
 8006638:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800663a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800663c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006640:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800664e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006650:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006652:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006654:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006656:	e841 2300 	strex	r3, r2, [r1]
 800665a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800665c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800665e:	2b00      	cmp	r3, #0
 8006660:	d1e3      	bne.n	800662a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	2220      	movs	r2, #32
 8006666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	2200      	movs	r2, #0
 800666e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	330c      	adds	r3, #12
 8006676:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006678:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800667a:	e853 3f00 	ldrex	r3, [r3]
 800667e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006680:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006682:	f023 0310 	bic.w	r3, r3, #16
 8006686:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	330c      	adds	r3, #12
 8006690:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8006694:	65ba      	str	r2, [r7, #88]	@ 0x58
 8006696:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006698:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800669a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800669c:	e841 2300 	strex	r3, r2, [r1]
 80066a0:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80066a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d1e3      	bne.n	8006670 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066ac:	4618      	mov	r0, r3
 80066ae:	f7fc fc40 	bl	8002f32 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2202      	movs	r2, #2
 80066b6:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80066c0:	b29b      	uxth	r3, r3
 80066c2:	1ad3      	subs	r3, r2, r3
 80066c4:	b29b      	uxth	r3, r3
 80066c6:	4619      	mov	r1, r3
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	f000 f8c5 	bl	8006858 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80066ce:	e0b3      	b.n	8006838 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066d4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80066d8:	429a      	cmp	r2, r3
 80066da:	f040 80ad 	bne.w	8006838 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e2:	69db      	ldr	r3, [r3, #28]
 80066e4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80066e8:	f040 80a6 	bne.w	8006838 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2202      	movs	r2, #2
 80066f0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80066f6:	4619      	mov	r1, r3
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 f8ad 	bl	8006858 <HAL_UARTEx_RxEventCallback>
      return;
 80066fe:	e09b      	b.n	8006838 <HAL_UART_IRQHandler+0x548>
 8006700:	080069ab 	.word	0x080069ab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800670c:	b29b      	uxth	r3, r3
 800670e:	1ad3      	subs	r3, r2, r3
 8006710:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006718:	b29b      	uxth	r3, r3
 800671a:	2b00      	cmp	r3, #0
 800671c:	f000 808e 	beq.w	800683c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8006720:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 8089 	beq.w	800683c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	330c      	adds	r3, #12
 8006730:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006734:	e853 3f00 	ldrex	r3, [r3]
 8006738:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800673a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800673c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006740:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	330c      	adds	r3, #12
 800674a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800674e:	647a      	str	r2, [r7, #68]	@ 0x44
 8006750:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006752:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006754:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006756:	e841 2300 	strex	r3, r2, [r1]
 800675a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800675c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800675e:	2b00      	cmp	r3, #0
 8006760:	d1e3      	bne.n	800672a <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3314      	adds	r3, #20
 8006768:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800676a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800676c:	e853 3f00 	ldrex	r3, [r3]
 8006770:	623b      	str	r3, [r7, #32]
   return(result);
 8006772:	6a3b      	ldr	r3, [r7, #32]
 8006774:	f023 0301 	bic.w	r3, r3, #1
 8006778:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	681b      	ldr	r3, [r3, #0]
 8006780:	3314      	adds	r3, #20
 8006782:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006786:	633a      	str	r2, [r7, #48]	@ 0x30
 8006788:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800678a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800678c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800678e:	e841 2300 	strex	r3, r2, [r1]
 8006792:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006796:	2b00      	cmp	r3, #0
 8006798:	d1e3      	bne.n	8006762 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2220      	movs	r2, #32
 800679e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2200      	movs	r2, #0
 80067a6:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	330c      	adds	r3, #12
 80067ae:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b0:	693b      	ldr	r3, [r7, #16]
 80067b2:	e853 3f00 	ldrex	r3, [r3]
 80067b6:	60fb      	str	r3, [r7, #12]
   return(result);
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f023 0310 	bic.w	r3, r3, #16
 80067be:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	330c      	adds	r3, #12
 80067c8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80067cc:	61fa      	str	r2, [r7, #28]
 80067ce:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067d0:	69b9      	ldr	r1, [r7, #24]
 80067d2:	69fa      	ldr	r2, [r7, #28]
 80067d4:	e841 2300 	strex	r3, r2, [r1]
 80067d8:	617b      	str	r3, [r7, #20]
   return(result);
 80067da:	697b      	ldr	r3, [r7, #20]
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1e3      	bne.n	80067a8 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2202      	movs	r2, #2
 80067e4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80067e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80067ea:	4619      	mov	r1, r3
 80067ec:	6878      	ldr	r0, [r7, #4]
 80067ee:	f000 f833 	bl	8006858 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80067f2:	e023      	b.n	800683c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80067f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80067f8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d009      	beq.n	8006814 <HAL_UART_IRQHandler+0x524>
 8006800:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006804:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006808:	2b00      	cmp	r3, #0
 800680a:	d003      	beq.n	8006814 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800680c:	6878      	ldr	r0, [r7, #4]
 800680e:	f000 f8dd 	bl	80069cc <UART_Transmit_IT>
    return;
 8006812:	e014      	b.n	800683e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006814:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006818:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800681c:	2b00      	cmp	r3, #0
 800681e:	d00e      	beq.n	800683e <HAL_UART_IRQHandler+0x54e>
 8006820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006824:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006828:	2b00      	cmp	r3, #0
 800682a:	d008      	beq.n	800683e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800682c:	6878      	ldr	r0, [r7, #4]
 800682e:	f000 f91d 	bl	8006a6c <UART_EndTransmit_IT>
    return;
 8006832:	e004      	b.n	800683e <HAL_UART_IRQHandler+0x54e>
    return;
 8006834:	bf00      	nop
 8006836:	e002      	b.n	800683e <HAL_UART_IRQHandler+0x54e>
      return;
 8006838:	bf00      	nop
 800683a:	e000      	b.n	800683e <HAL_UART_IRQHandler+0x54e>
      return;
 800683c:	bf00      	nop
  }
}
 800683e:	37e8      	adds	r7, #232	@ 0xe8
 8006840:	46bd      	mov	sp, r7
 8006842:	bd80      	pop	{r7, pc}

08006844 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006844:	b480      	push	{r7}
 8006846:	b083      	sub	sp, #12
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800684c:	bf00      	nop
 800684e:	370c      	adds	r7, #12
 8006850:	46bd      	mov	sp, r7
 8006852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006856:	4770      	bx	lr

08006858 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006858:	b480      	push	{r7}
 800685a:	b083      	sub	sp, #12
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
 8006860:	460b      	mov	r3, r1
 8006862:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006864:	bf00      	nop
 8006866:	370c      	adds	r7, #12
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006870:	b480      	push	{r7}
 8006872:	b085      	sub	sp, #20
 8006874:	af00      	add	r7, sp, #0
 8006876:	60f8      	str	r0, [r7, #12]
 8006878:	60b9      	str	r1, [r7, #8]
 800687a:	4613      	mov	r3, r2
 800687c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	68ba      	ldr	r2, [r7, #8]
 8006882:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	88fa      	ldrh	r2, [r7, #6]
 8006888:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	88fa      	ldrh	r2, [r7, #6]
 800688e:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	2200      	movs	r2, #0
 8006894:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2222      	movs	r2, #34	@ 0x22
 800689a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800689e:	68fb      	ldr	r3, [r7, #12]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d007      	beq.n	80068b6 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80068a6:	68fb      	ldr	r3, [r7, #12]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	68da      	ldr	r2, [r3, #12]
 80068ac:	68fb      	ldr	r3, [r7, #12]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80068b4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	695a      	ldr	r2, [r3, #20]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f042 0201 	orr.w	r2, r2, #1
 80068c4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68da      	ldr	r2, [r3, #12]
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	f042 0220 	orr.w	r2, r2, #32
 80068d4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80068d6:	2300      	movs	r3, #0
}
 80068d8:	4618      	mov	r0, r3
 80068da:	3714      	adds	r7, #20
 80068dc:	46bd      	mov	sp, r7
 80068de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068e2:	4770      	bx	lr

080068e4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b095      	sub	sp, #84	@ 0x54
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	330c      	adds	r3, #12
 80068f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068f6:	e853 3f00 	ldrex	r3, [r3]
 80068fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006902:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	330c      	adds	r3, #12
 800690a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800690c:	643a      	str	r2, [r7, #64]	@ 0x40
 800690e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006910:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006912:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006914:	e841 2300 	strex	r3, r2, [r1]
 8006918:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800691a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800691c:	2b00      	cmp	r3, #0
 800691e:	d1e5      	bne.n	80068ec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	3314      	adds	r3, #20
 8006926:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006928:	6a3b      	ldr	r3, [r7, #32]
 800692a:	e853 3f00 	ldrex	r3, [r3]
 800692e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006930:	69fb      	ldr	r3, [r7, #28]
 8006932:	f023 0301 	bic.w	r3, r3, #1
 8006936:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	3314      	adds	r3, #20
 800693e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006940:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006942:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006944:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006946:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006948:	e841 2300 	strex	r3, r2, [r1]
 800694c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	2b00      	cmp	r3, #0
 8006952:	d1e5      	bne.n	8006920 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006958:	2b01      	cmp	r3, #1
 800695a:	d119      	bne.n	8006990 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	330c      	adds	r3, #12
 8006962:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	e853 3f00 	ldrex	r3, [r3]
 800696a:	60bb      	str	r3, [r7, #8]
   return(result);
 800696c:	68bb      	ldr	r3, [r7, #8]
 800696e:	f023 0310 	bic.w	r3, r3, #16
 8006972:	647b      	str	r3, [r7, #68]	@ 0x44
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	330c      	adds	r3, #12
 800697a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800697c:	61ba      	str	r2, [r7, #24]
 800697e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006980:	6979      	ldr	r1, [r7, #20]
 8006982:	69ba      	ldr	r2, [r7, #24]
 8006984:	e841 2300 	strex	r3, r2, [r1]
 8006988:	613b      	str	r3, [r7, #16]
   return(result);
 800698a:	693b      	ldr	r3, [r7, #16]
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1e5      	bne.n	800695c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	2220      	movs	r2, #32
 8006994:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800699e:	bf00      	nop
 80069a0:	3754      	adds	r7, #84	@ 0x54
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80069aa:	b580      	push	{r7, lr}
 80069ac:	b084      	sub	sp, #16
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	2200      	movs	r2, #0
 80069bc:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80069be:	68f8      	ldr	r0, [r7, #12]
 80069c0:	f7ff ff40 	bl	8006844 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80069c4:	bf00      	nop
 80069c6:	3710      	adds	r7, #16
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd80      	pop	{r7, pc}

080069cc <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80069cc:	b480      	push	{r7}
 80069ce:	b085      	sub	sp, #20
 80069d0:	af00      	add	r7, sp, #0
 80069d2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80069da:	b2db      	uxtb	r3, r3
 80069dc:	2b21      	cmp	r3, #33	@ 0x21
 80069de:	d13e      	bne.n	8006a5e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80069e8:	d114      	bne.n	8006a14 <UART_Transmit_IT+0x48>
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d110      	bne.n	8006a14 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	881b      	ldrh	r3, [r3, #0]
 80069fc:	461a      	mov	r2, r3
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006a06:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	1c9a      	adds	r2, r3, #2
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	621a      	str	r2, [r3, #32]
 8006a12:	e008      	b.n	8006a26 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a1b      	ldr	r3, [r3, #32]
 8006a18:	1c59      	adds	r1, r3, #1
 8006a1a:	687a      	ldr	r2, [r7, #4]
 8006a1c:	6211      	str	r1, [r2, #32]
 8006a1e:	781a      	ldrb	r2, [r3, #0]
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006a2a:	b29b      	uxth	r3, r3
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	b29b      	uxth	r3, r3
 8006a30:	687a      	ldr	r2, [r7, #4]
 8006a32:	4619      	mov	r1, r3
 8006a34:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10f      	bne.n	8006a5a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	68da      	ldr	r2, [r3, #12]
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a48:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	68da      	ldr	r2, [r3, #12]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006a58:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	e000      	b.n	8006a60 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006a5e:	2302      	movs	r3, #2
  }
}
 8006a60:	4618      	mov	r0, r3
 8006a62:	3714      	adds	r7, #20
 8006a64:	46bd      	mov	sp, r7
 8006a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6a:	4770      	bx	lr

08006a6c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a6c:	b580      	push	{r7, lr}
 8006a6e:	b082      	sub	sp, #8
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	68da      	ldr	r2, [r3, #12]
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006a82:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2220      	movs	r2, #32
 8006a88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006a8c:	6878      	ldr	r0, [r7, #4]
 8006a8e:	f7fa fb97 	bl	80011c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006a92:	2300      	movs	r3, #0
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3708      	adds	r7, #8
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b08c      	sub	sp, #48	@ 0x30
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8006aa4:	2300      	movs	r3, #0
 8006aa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8006aa8:	2300      	movs	r3, #0
 8006aaa:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	2b22      	cmp	r3, #34	@ 0x22
 8006ab6:	f040 80aa 	bne.w	8006c0e <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	689b      	ldr	r3, [r3, #8]
 8006abe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006ac2:	d115      	bne.n	8006af0 <UART_Receive_IT+0x54>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d111      	bne.n	8006af0 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	b29b      	uxth	r3, r3
 8006ada:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ae2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae8:	1c9a      	adds	r2, r3, #2
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	629a      	str	r2, [r3, #40]	@ 0x28
 8006aee:	e024      	b.n	8006b3a <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006afe:	d007      	beq.n	8006b10 <UART_Receive_IT+0x74>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	689b      	ldr	r3, [r3, #8]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d10a      	bne.n	8006b1e <UART_Receive_IT+0x82>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	691b      	ldr	r3, [r3, #16]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d106      	bne.n	8006b1e <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	b2da      	uxtb	r2, r3
 8006b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b1a:	701a      	strb	r2, [r3, #0]
 8006b1c:	e008      	b.n	8006b30 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	685b      	ldr	r3, [r3, #4]
 8006b24:	b2db      	uxtb	r3, r3
 8006b26:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006b2a:	b2da      	uxtb	r2, r3
 8006b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b2e:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b34:	1c5a      	adds	r2, r3, #1
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006b3e:	b29b      	uxth	r3, r3
 8006b40:	3b01      	subs	r3, #1
 8006b42:	b29b      	uxth	r3, r3
 8006b44:	687a      	ldr	r2, [r7, #4]
 8006b46:	4619      	mov	r1, r3
 8006b48:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d15d      	bne.n	8006c0a <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	68da      	ldr	r2, [r3, #12]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f022 0220 	bic.w	r2, r2, #32
 8006b5c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68da      	ldr	r2, [r3, #12]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b6c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	695a      	ldr	r2, [r3, #20]
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	f022 0201 	bic.w	r2, r2, #1
 8006b7c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2220      	movs	r2, #32
 8006b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b90:	2b01      	cmp	r3, #1
 8006b92:	d135      	bne.n	8006c00 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2200      	movs	r2, #0
 8006b98:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ba2:	697b      	ldr	r3, [r7, #20]
 8006ba4:	e853 3f00 	ldrex	r3, [r3]
 8006ba8:	613b      	str	r3, [r7, #16]
   return(result);
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	f023 0310 	bic.w	r3, r3, #16
 8006bb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	330c      	adds	r3, #12
 8006bb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006bba:	623a      	str	r2, [r7, #32]
 8006bbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bbe:	69f9      	ldr	r1, [r7, #28]
 8006bc0:	6a3a      	ldr	r2, [r7, #32]
 8006bc2:	e841 2300 	strex	r3, r2, [r1]
 8006bc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006bc8:	69bb      	ldr	r3, [r7, #24]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d1e5      	bne.n	8006b9a <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f003 0310 	and.w	r3, r3, #16
 8006bd8:	2b10      	cmp	r3, #16
 8006bda:	d10a      	bne.n	8006bf2 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006bdc:	2300      	movs	r3, #0
 8006bde:	60fb      	str	r3, [r7, #12]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	60fb      	str	r3, [r7, #12]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	60fb      	str	r3, [r7, #12]
 8006bf0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006bf6:	4619      	mov	r1, r3
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f7ff fe2d 	bl	8006858 <HAL_UARTEx_RxEventCallback>
 8006bfe:	e002      	b.n	8006c06 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006c00:	6878      	ldr	r0, [r7, #4]
 8006c02:	f7fa fb11 	bl	8001228 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006c06:	2300      	movs	r3, #0
 8006c08:	e002      	b.n	8006c10 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	e000      	b.n	8006c10 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006c0e:	2302      	movs	r3, #2
  }
}
 8006c10:	4618      	mov	r0, r3
 8006c12:	3730      	adds	r7, #48	@ 0x30
 8006c14:	46bd      	mov	sp, r7
 8006c16:	bd80      	pop	{r7, pc}

08006c18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006c18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006c1c:	b0c0      	sub	sp, #256	@ 0x100
 8006c1e:	af00      	add	r7, sp, #0
 8006c20:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006c24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	691b      	ldr	r3, [r3, #16]
 8006c2c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006c30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c34:	68d9      	ldr	r1, [r3, #12]
 8006c36:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c3a:	681a      	ldr	r2, [r3, #0]
 8006c3c:	ea40 0301 	orr.w	r3, r0, r1
 8006c40:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c46:	689a      	ldr	r2, [r3, #8]
 8006c48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c4c:	691b      	ldr	r3, [r3, #16]
 8006c4e:	431a      	orrs	r2, r3
 8006c50:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c54:	695b      	ldr	r3, [r3, #20]
 8006c56:	431a      	orrs	r2, r3
 8006c58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c5c:	69db      	ldr	r3, [r3, #28]
 8006c5e:	4313      	orrs	r3, r2
 8006c60:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68db      	ldr	r3, [r3, #12]
 8006c6c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8006c70:	f021 010c 	bic.w	r1, r1, #12
 8006c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c78:	681a      	ldr	r2, [r3, #0]
 8006c7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8006c7e:	430b      	orrs	r3, r1
 8006c80:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006c82:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	695b      	ldr	r3, [r3, #20]
 8006c8a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8006c8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c92:	6999      	ldr	r1, [r3, #24]
 8006c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c98:	681a      	ldr	r2, [r3, #0]
 8006c9a:	ea40 0301 	orr.w	r3, r0, r1
 8006c9e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ca0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006ca4:	681a      	ldr	r2, [r3, #0]
 8006ca6:	4b8f      	ldr	r3, [pc, #572]	@ (8006ee4 <UART_SetConfig+0x2cc>)
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d005      	beq.n	8006cb8 <UART_SetConfig+0xa0>
 8006cac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cb0:	681a      	ldr	r2, [r3, #0]
 8006cb2:	4b8d      	ldr	r3, [pc, #564]	@ (8006ee8 <UART_SetConfig+0x2d0>)
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d104      	bne.n	8006cc2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006cb8:	f7fe fd8c 	bl	80057d4 <HAL_RCC_GetPCLK2Freq>
 8006cbc:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006cc0:	e003      	b.n	8006cca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006cc2:	f7fe fd73 	bl	80057ac <HAL_RCC_GetPCLK1Freq>
 8006cc6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006cca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006cce:	69db      	ldr	r3, [r3, #28]
 8006cd0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006cd4:	f040 810c 	bne.w	8006ef0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006cd8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cdc:	2200      	movs	r2, #0
 8006cde:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006ce2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006ce6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006cea:	4622      	mov	r2, r4
 8006cec:	462b      	mov	r3, r5
 8006cee:	1891      	adds	r1, r2, r2
 8006cf0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8006cf2:	415b      	adcs	r3, r3
 8006cf4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006cf6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006cfa:	4621      	mov	r1, r4
 8006cfc:	eb12 0801 	adds.w	r8, r2, r1
 8006d00:	4629      	mov	r1, r5
 8006d02:	eb43 0901 	adc.w	r9, r3, r1
 8006d06:	f04f 0200 	mov.w	r2, #0
 8006d0a:	f04f 0300 	mov.w	r3, #0
 8006d0e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006d12:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006d16:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006d1a:	4690      	mov	r8, r2
 8006d1c:	4699      	mov	r9, r3
 8006d1e:	4623      	mov	r3, r4
 8006d20:	eb18 0303 	adds.w	r3, r8, r3
 8006d24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006d28:	462b      	mov	r3, r5
 8006d2a:	eb49 0303 	adc.w	r3, r9, r3
 8006d2e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8006d32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006d36:	685b      	ldr	r3, [r3, #4]
 8006d38:	2200      	movs	r2, #0
 8006d3a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006d3e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8006d42:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006d46:	460b      	mov	r3, r1
 8006d48:	18db      	adds	r3, r3, r3
 8006d4a:	653b      	str	r3, [r7, #80]	@ 0x50
 8006d4c:	4613      	mov	r3, r2
 8006d4e:	eb42 0303 	adc.w	r3, r2, r3
 8006d52:	657b      	str	r3, [r7, #84]	@ 0x54
 8006d54:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006d58:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006d5c:	f7f9 fac0 	bl	80002e0 <__aeabi_uldivmod>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4b61      	ldr	r3, [pc, #388]	@ (8006eec <UART_SetConfig+0x2d4>)
 8006d66:	fba3 2302 	umull	r2, r3, r3, r2
 8006d6a:	095b      	lsrs	r3, r3, #5
 8006d6c:	011c      	lsls	r4, r3, #4
 8006d6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d72:	2200      	movs	r2, #0
 8006d74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006d78:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8006d7c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8006d80:	4642      	mov	r2, r8
 8006d82:	464b      	mov	r3, r9
 8006d84:	1891      	adds	r1, r2, r2
 8006d86:	64b9      	str	r1, [r7, #72]	@ 0x48
 8006d88:	415b      	adcs	r3, r3
 8006d8a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d8c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8006d90:	4641      	mov	r1, r8
 8006d92:	eb12 0a01 	adds.w	sl, r2, r1
 8006d96:	4649      	mov	r1, r9
 8006d98:	eb43 0b01 	adc.w	fp, r3, r1
 8006d9c:	f04f 0200 	mov.w	r2, #0
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006da8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006dac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006db0:	4692      	mov	sl, r2
 8006db2:	469b      	mov	fp, r3
 8006db4:	4643      	mov	r3, r8
 8006db6:	eb1a 0303 	adds.w	r3, sl, r3
 8006dba:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006dbe:	464b      	mov	r3, r9
 8006dc0:	eb4b 0303 	adc.w	r3, fp, r3
 8006dc4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006dc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006dcc:	685b      	ldr	r3, [r3, #4]
 8006dce:	2200      	movs	r2, #0
 8006dd0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dd4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006dd8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	18db      	adds	r3, r3, r3
 8006de0:	643b      	str	r3, [r7, #64]	@ 0x40
 8006de2:	4613      	mov	r3, r2
 8006de4:	eb42 0303 	adc.w	r3, r2, r3
 8006de8:	647b      	str	r3, [r7, #68]	@ 0x44
 8006dea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006dee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8006df2:	f7f9 fa75 	bl	80002e0 <__aeabi_uldivmod>
 8006df6:	4602      	mov	r2, r0
 8006df8:	460b      	mov	r3, r1
 8006dfa:	4611      	mov	r1, r2
 8006dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8006eec <UART_SetConfig+0x2d4>)
 8006dfe:	fba3 2301 	umull	r2, r3, r3, r1
 8006e02:	095b      	lsrs	r3, r3, #5
 8006e04:	2264      	movs	r2, #100	@ 0x64
 8006e06:	fb02 f303 	mul.w	r3, r2, r3
 8006e0a:	1acb      	subs	r3, r1, r3
 8006e0c:	00db      	lsls	r3, r3, #3
 8006e0e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8006e12:	4b36      	ldr	r3, [pc, #216]	@ (8006eec <UART_SetConfig+0x2d4>)
 8006e14:	fba3 2302 	umull	r2, r3, r3, r2
 8006e18:	095b      	lsrs	r3, r3, #5
 8006e1a:	005b      	lsls	r3, r3, #1
 8006e1c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006e20:	441c      	add	r4, r3
 8006e22:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e26:	2200      	movs	r2, #0
 8006e28:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006e2c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006e30:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006e34:	4642      	mov	r2, r8
 8006e36:	464b      	mov	r3, r9
 8006e38:	1891      	adds	r1, r2, r2
 8006e3a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006e3c:	415b      	adcs	r3, r3
 8006e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006e40:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006e44:	4641      	mov	r1, r8
 8006e46:	1851      	adds	r1, r2, r1
 8006e48:	6339      	str	r1, [r7, #48]	@ 0x30
 8006e4a:	4649      	mov	r1, r9
 8006e4c:	414b      	adcs	r3, r1
 8006e4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e50:	f04f 0200 	mov.w	r2, #0
 8006e54:	f04f 0300 	mov.w	r3, #0
 8006e58:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006e5c:	4659      	mov	r1, fp
 8006e5e:	00cb      	lsls	r3, r1, #3
 8006e60:	4651      	mov	r1, sl
 8006e62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e66:	4651      	mov	r1, sl
 8006e68:	00ca      	lsls	r2, r1, #3
 8006e6a:	4610      	mov	r0, r2
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	4603      	mov	r3, r0
 8006e70:	4642      	mov	r2, r8
 8006e72:	189b      	adds	r3, r3, r2
 8006e74:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006e78:	464b      	mov	r3, r9
 8006e7a:	460a      	mov	r2, r1
 8006e7c:	eb42 0303 	adc.w	r3, r2, r3
 8006e80:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006e84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006e88:	685b      	ldr	r3, [r3, #4]
 8006e8a:	2200      	movs	r2, #0
 8006e8c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006e90:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8006e94:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006e98:	460b      	mov	r3, r1
 8006e9a:	18db      	adds	r3, r3, r3
 8006e9c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e9e:	4613      	mov	r3, r2
 8006ea0:	eb42 0303 	adc.w	r3, r2, r3
 8006ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006ea6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006eaa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006eae:	f7f9 fa17 	bl	80002e0 <__aeabi_uldivmod>
 8006eb2:	4602      	mov	r2, r0
 8006eb4:	460b      	mov	r3, r1
 8006eb6:	4b0d      	ldr	r3, [pc, #52]	@ (8006eec <UART_SetConfig+0x2d4>)
 8006eb8:	fba3 1302 	umull	r1, r3, r3, r2
 8006ebc:	095b      	lsrs	r3, r3, #5
 8006ebe:	2164      	movs	r1, #100	@ 0x64
 8006ec0:	fb01 f303 	mul.w	r3, r1, r3
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	00db      	lsls	r3, r3, #3
 8006ec8:	3332      	adds	r3, #50	@ 0x32
 8006eca:	4a08      	ldr	r2, [pc, #32]	@ (8006eec <UART_SetConfig+0x2d4>)
 8006ecc:	fba2 2303 	umull	r2, r3, r2, r3
 8006ed0:	095b      	lsrs	r3, r3, #5
 8006ed2:	f003 0207 	and.w	r2, r3, #7
 8006ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	4422      	add	r2, r4
 8006ede:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006ee0:	e106      	b.n	80070f0 <UART_SetConfig+0x4d8>
 8006ee2:	bf00      	nop
 8006ee4:	40011000 	.word	0x40011000
 8006ee8:	40011400 	.word	0x40011400
 8006eec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006ef0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006efa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006efe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006f02:	4642      	mov	r2, r8
 8006f04:	464b      	mov	r3, r9
 8006f06:	1891      	adds	r1, r2, r2
 8006f08:	6239      	str	r1, [r7, #32]
 8006f0a:	415b      	adcs	r3, r3
 8006f0c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f0e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006f12:	4641      	mov	r1, r8
 8006f14:	1854      	adds	r4, r2, r1
 8006f16:	4649      	mov	r1, r9
 8006f18:	eb43 0501 	adc.w	r5, r3, r1
 8006f1c:	f04f 0200 	mov.w	r2, #0
 8006f20:	f04f 0300 	mov.w	r3, #0
 8006f24:	00eb      	lsls	r3, r5, #3
 8006f26:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006f2a:	00e2      	lsls	r2, r4, #3
 8006f2c:	4614      	mov	r4, r2
 8006f2e:	461d      	mov	r5, r3
 8006f30:	4643      	mov	r3, r8
 8006f32:	18e3      	adds	r3, r4, r3
 8006f34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006f38:	464b      	mov	r3, r9
 8006f3a:	eb45 0303 	adc.w	r3, r5, r3
 8006f3e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006f42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	2200      	movs	r2, #0
 8006f4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006f4e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006f52:	f04f 0200 	mov.w	r2, #0
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006f5e:	4629      	mov	r1, r5
 8006f60:	008b      	lsls	r3, r1, #2
 8006f62:	4621      	mov	r1, r4
 8006f64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f68:	4621      	mov	r1, r4
 8006f6a:	008a      	lsls	r2, r1, #2
 8006f6c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006f70:	f7f9 f9b6 	bl	80002e0 <__aeabi_uldivmod>
 8006f74:	4602      	mov	r2, r0
 8006f76:	460b      	mov	r3, r1
 8006f78:	4b60      	ldr	r3, [pc, #384]	@ (80070fc <UART_SetConfig+0x4e4>)
 8006f7a:	fba3 2302 	umull	r2, r3, r3, r2
 8006f7e:	095b      	lsrs	r3, r3, #5
 8006f80:	011c      	lsls	r4, r3, #4
 8006f82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f86:	2200      	movs	r2, #0
 8006f88:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006f8c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006f90:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006f94:	4642      	mov	r2, r8
 8006f96:	464b      	mov	r3, r9
 8006f98:	1891      	adds	r1, r2, r2
 8006f9a:	61b9      	str	r1, [r7, #24]
 8006f9c:	415b      	adcs	r3, r3
 8006f9e:	61fb      	str	r3, [r7, #28]
 8006fa0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fa4:	4641      	mov	r1, r8
 8006fa6:	1851      	adds	r1, r2, r1
 8006fa8:	6139      	str	r1, [r7, #16]
 8006faa:	4649      	mov	r1, r9
 8006fac:	414b      	adcs	r3, r1
 8006fae:	617b      	str	r3, [r7, #20]
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	f04f 0300 	mov.w	r3, #0
 8006fb8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006fbc:	4659      	mov	r1, fp
 8006fbe:	00cb      	lsls	r3, r1, #3
 8006fc0:	4651      	mov	r1, sl
 8006fc2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fc6:	4651      	mov	r1, sl
 8006fc8:	00ca      	lsls	r2, r1, #3
 8006fca:	4610      	mov	r0, r2
 8006fcc:	4619      	mov	r1, r3
 8006fce:	4603      	mov	r3, r0
 8006fd0:	4642      	mov	r2, r8
 8006fd2:	189b      	adds	r3, r3, r2
 8006fd4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006fd8:	464b      	mov	r3, r9
 8006fda:	460a      	mov	r2, r1
 8006fdc:	eb42 0303 	adc.w	r3, r2, r3
 8006fe0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006fe4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	2200      	movs	r2, #0
 8006fec:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fee:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006ff0:	f04f 0200 	mov.w	r2, #0
 8006ff4:	f04f 0300 	mov.w	r3, #0
 8006ff8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006ffc:	4649      	mov	r1, r9
 8006ffe:	008b      	lsls	r3, r1, #2
 8007000:	4641      	mov	r1, r8
 8007002:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007006:	4641      	mov	r1, r8
 8007008:	008a      	lsls	r2, r1, #2
 800700a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800700e:	f7f9 f967 	bl	80002e0 <__aeabi_uldivmod>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	4611      	mov	r1, r2
 8007018:	4b38      	ldr	r3, [pc, #224]	@ (80070fc <UART_SetConfig+0x4e4>)
 800701a:	fba3 2301 	umull	r2, r3, r3, r1
 800701e:	095b      	lsrs	r3, r3, #5
 8007020:	2264      	movs	r2, #100	@ 0x64
 8007022:	fb02 f303 	mul.w	r3, r2, r3
 8007026:	1acb      	subs	r3, r1, r3
 8007028:	011b      	lsls	r3, r3, #4
 800702a:	3332      	adds	r3, #50	@ 0x32
 800702c:	4a33      	ldr	r2, [pc, #204]	@ (80070fc <UART_SetConfig+0x4e4>)
 800702e:	fba2 2303 	umull	r2, r3, r2, r3
 8007032:	095b      	lsrs	r3, r3, #5
 8007034:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007038:	441c      	add	r4, r3
 800703a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800703e:	2200      	movs	r2, #0
 8007040:	673b      	str	r3, [r7, #112]	@ 0x70
 8007042:	677a      	str	r2, [r7, #116]	@ 0x74
 8007044:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007048:	4642      	mov	r2, r8
 800704a:	464b      	mov	r3, r9
 800704c:	1891      	adds	r1, r2, r2
 800704e:	60b9      	str	r1, [r7, #8]
 8007050:	415b      	adcs	r3, r3
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007058:	4641      	mov	r1, r8
 800705a:	1851      	adds	r1, r2, r1
 800705c:	6039      	str	r1, [r7, #0]
 800705e:	4649      	mov	r1, r9
 8007060:	414b      	adcs	r3, r1
 8007062:	607b      	str	r3, [r7, #4]
 8007064:	f04f 0200 	mov.w	r2, #0
 8007068:	f04f 0300 	mov.w	r3, #0
 800706c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007070:	4659      	mov	r1, fp
 8007072:	00cb      	lsls	r3, r1, #3
 8007074:	4651      	mov	r1, sl
 8007076:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800707a:	4651      	mov	r1, sl
 800707c:	00ca      	lsls	r2, r1, #3
 800707e:	4610      	mov	r0, r2
 8007080:	4619      	mov	r1, r3
 8007082:	4603      	mov	r3, r0
 8007084:	4642      	mov	r2, r8
 8007086:	189b      	adds	r3, r3, r2
 8007088:	66bb      	str	r3, [r7, #104]	@ 0x68
 800708a:	464b      	mov	r3, r9
 800708c:	460a      	mov	r2, r1
 800708e:	eb42 0303 	adc.w	r3, r2, r3
 8007092:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007098:	685b      	ldr	r3, [r3, #4]
 800709a:	2200      	movs	r2, #0
 800709c:	663b      	str	r3, [r7, #96]	@ 0x60
 800709e:	667a      	str	r2, [r7, #100]	@ 0x64
 80070a0:	f04f 0200 	mov.w	r2, #0
 80070a4:	f04f 0300 	mov.w	r3, #0
 80070a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80070ac:	4649      	mov	r1, r9
 80070ae:	008b      	lsls	r3, r1, #2
 80070b0:	4641      	mov	r1, r8
 80070b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80070b6:	4641      	mov	r1, r8
 80070b8:	008a      	lsls	r2, r1, #2
 80070ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80070be:	f7f9 f90f 	bl	80002e0 <__aeabi_uldivmod>
 80070c2:	4602      	mov	r2, r0
 80070c4:	460b      	mov	r3, r1
 80070c6:	4b0d      	ldr	r3, [pc, #52]	@ (80070fc <UART_SetConfig+0x4e4>)
 80070c8:	fba3 1302 	umull	r1, r3, r3, r2
 80070cc:	095b      	lsrs	r3, r3, #5
 80070ce:	2164      	movs	r1, #100	@ 0x64
 80070d0:	fb01 f303 	mul.w	r3, r1, r3
 80070d4:	1ad3      	subs	r3, r2, r3
 80070d6:	011b      	lsls	r3, r3, #4
 80070d8:	3332      	adds	r3, #50	@ 0x32
 80070da:	4a08      	ldr	r2, [pc, #32]	@ (80070fc <UART_SetConfig+0x4e4>)
 80070dc:	fba2 2303 	umull	r2, r3, r2, r3
 80070e0:	095b      	lsrs	r3, r3, #5
 80070e2:	f003 020f 	and.w	r2, r3, #15
 80070e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4422      	add	r2, r4
 80070ee:	609a      	str	r2, [r3, #8]
}
 80070f0:	bf00      	nop
 80070f2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80070f6:	46bd      	mov	sp, r7
 80070f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070fc:	51eb851f 	.word	0x51eb851f

08007100 <atoi>:
 8007100:	220a      	movs	r2, #10
 8007102:	2100      	movs	r1, #0
 8007104:	f000 b87a 	b.w	80071fc <strtol>

08007108 <_strtol_l.isra.0>:
 8007108:	2b24      	cmp	r3, #36	@ 0x24
 800710a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800710e:	4686      	mov	lr, r0
 8007110:	4690      	mov	r8, r2
 8007112:	d801      	bhi.n	8007118 <_strtol_l.isra.0+0x10>
 8007114:	2b01      	cmp	r3, #1
 8007116:	d106      	bne.n	8007126 <_strtol_l.isra.0+0x1e>
 8007118:	f000 f8a2 	bl	8007260 <__errno>
 800711c:	2316      	movs	r3, #22
 800711e:	6003      	str	r3, [r0, #0]
 8007120:	2000      	movs	r0, #0
 8007122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007126:	4834      	ldr	r0, [pc, #208]	@ (80071f8 <_strtol_l.isra.0+0xf0>)
 8007128:	460d      	mov	r5, r1
 800712a:	462a      	mov	r2, r5
 800712c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007130:	5d06      	ldrb	r6, [r0, r4]
 8007132:	f016 0608 	ands.w	r6, r6, #8
 8007136:	d1f8      	bne.n	800712a <_strtol_l.isra.0+0x22>
 8007138:	2c2d      	cmp	r4, #45	@ 0x2d
 800713a:	d110      	bne.n	800715e <_strtol_l.isra.0+0x56>
 800713c:	782c      	ldrb	r4, [r5, #0]
 800713e:	2601      	movs	r6, #1
 8007140:	1c95      	adds	r5, r2, #2
 8007142:	f033 0210 	bics.w	r2, r3, #16
 8007146:	d115      	bne.n	8007174 <_strtol_l.isra.0+0x6c>
 8007148:	2c30      	cmp	r4, #48	@ 0x30
 800714a:	d10d      	bne.n	8007168 <_strtol_l.isra.0+0x60>
 800714c:	782a      	ldrb	r2, [r5, #0]
 800714e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007152:	2a58      	cmp	r2, #88	@ 0x58
 8007154:	d108      	bne.n	8007168 <_strtol_l.isra.0+0x60>
 8007156:	786c      	ldrb	r4, [r5, #1]
 8007158:	3502      	adds	r5, #2
 800715a:	2310      	movs	r3, #16
 800715c:	e00a      	b.n	8007174 <_strtol_l.isra.0+0x6c>
 800715e:	2c2b      	cmp	r4, #43	@ 0x2b
 8007160:	bf04      	itt	eq
 8007162:	782c      	ldrbeq	r4, [r5, #0]
 8007164:	1c95      	addeq	r5, r2, #2
 8007166:	e7ec      	b.n	8007142 <_strtol_l.isra.0+0x3a>
 8007168:	2b00      	cmp	r3, #0
 800716a:	d1f6      	bne.n	800715a <_strtol_l.isra.0+0x52>
 800716c:	2c30      	cmp	r4, #48	@ 0x30
 800716e:	bf14      	ite	ne
 8007170:	230a      	movne	r3, #10
 8007172:	2308      	moveq	r3, #8
 8007174:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007178:	f10c 3cff 	add.w	ip, ip, #4294967295
 800717c:	2200      	movs	r2, #0
 800717e:	fbbc f9f3 	udiv	r9, ip, r3
 8007182:	4610      	mov	r0, r2
 8007184:	fb03 ca19 	mls	sl, r3, r9, ip
 8007188:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800718c:	2f09      	cmp	r7, #9
 800718e:	d80f      	bhi.n	80071b0 <_strtol_l.isra.0+0xa8>
 8007190:	463c      	mov	r4, r7
 8007192:	42a3      	cmp	r3, r4
 8007194:	dd1b      	ble.n	80071ce <_strtol_l.isra.0+0xc6>
 8007196:	1c57      	adds	r7, r2, #1
 8007198:	d007      	beq.n	80071aa <_strtol_l.isra.0+0xa2>
 800719a:	4581      	cmp	r9, r0
 800719c:	d314      	bcc.n	80071c8 <_strtol_l.isra.0+0xc0>
 800719e:	d101      	bne.n	80071a4 <_strtol_l.isra.0+0x9c>
 80071a0:	45a2      	cmp	sl, r4
 80071a2:	db11      	blt.n	80071c8 <_strtol_l.isra.0+0xc0>
 80071a4:	fb00 4003 	mla	r0, r0, r3, r4
 80071a8:	2201      	movs	r2, #1
 80071aa:	f815 4b01 	ldrb.w	r4, [r5], #1
 80071ae:	e7eb      	b.n	8007188 <_strtol_l.isra.0+0x80>
 80071b0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80071b4:	2f19      	cmp	r7, #25
 80071b6:	d801      	bhi.n	80071bc <_strtol_l.isra.0+0xb4>
 80071b8:	3c37      	subs	r4, #55	@ 0x37
 80071ba:	e7ea      	b.n	8007192 <_strtol_l.isra.0+0x8a>
 80071bc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80071c0:	2f19      	cmp	r7, #25
 80071c2:	d804      	bhi.n	80071ce <_strtol_l.isra.0+0xc6>
 80071c4:	3c57      	subs	r4, #87	@ 0x57
 80071c6:	e7e4      	b.n	8007192 <_strtol_l.isra.0+0x8a>
 80071c8:	f04f 32ff 	mov.w	r2, #4294967295
 80071cc:	e7ed      	b.n	80071aa <_strtol_l.isra.0+0xa2>
 80071ce:	1c53      	adds	r3, r2, #1
 80071d0:	d108      	bne.n	80071e4 <_strtol_l.isra.0+0xdc>
 80071d2:	2322      	movs	r3, #34	@ 0x22
 80071d4:	f8ce 3000 	str.w	r3, [lr]
 80071d8:	4660      	mov	r0, ip
 80071da:	f1b8 0f00 	cmp.w	r8, #0
 80071de:	d0a0      	beq.n	8007122 <_strtol_l.isra.0+0x1a>
 80071e0:	1e69      	subs	r1, r5, #1
 80071e2:	e006      	b.n	80071f2 <_strtol_l.isra.0+0xea>
 80071e4:	b106      	cbz	r6, 80071e8 <_strtol_l.isra.0+0xe0>
 80071e6:	4240      	negs	r0, r0
 80071e8:	f1b8 0f00 	cmp.w	r8, #0
 80071ec:	d099      	beq.n	8007122 <_strtol_l.isra.0+0x1a>
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	d1f6      	bne.n	80071e0 <_strtol_l.isra.0+0xd8>
 80071f2:	f8c8 1000 	str.w	r1, [r8]
 80071f6:	e794      	b.n	8007122 <_strtol_l.isra.0+0x1a>
 80071f8:	08007c91 	.word	0x08007c91

080071fc <strtol>:
 80071fc:	4613      	mov	r3, r2
 80071fe:	460a      	mov	r2, r1
 8007200:	4601      	mov	r1, r0
 8007202:	4802      	ldr	r0, [pc, #8]	@ (800720c <strtol+0x10>)
 8007204:	6800      	ldr	r0, [r0, #0]
 8007206:	f7ff bf7f 	b.w	8007108 <_strtol_l.isra.0>
 800720a:	bf00      	nop
 800720c:	20000020 	.word	0x20000020

08007210 <_vsiprintf_r>:
 8007210:	b510      	push	{r4, lr}
 8007212:	b09a      	sub	sp, #104	@ 0x68
 8007214:	2400      	movs	r4, #0
 8007216:	9100      	str	r1, [sp, #0]
 8007218:	9104      	str	r1, [sp, #16]
 800721a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800721e:	9105      	str	r1, [sp, #20]
 8007220:	9102      	str	r1, [sp, #8]
 8007222:	4905      	ldr	r1, [pc, #20]	@ (8007238 <_vsiprintf_r+0x28>)
 8007224:	9103      	str	r1, [sp, #12]
 8007226:	4669      	mov	r1, sp
 8007228:	9419      	str	r4, [sp, #100]	@ 0x64
 800722a:	f000 f9a7 	bl	800757c <_svfiprintf_r>
 800722e:	9b00      	ldr	r3, [sp, #0]
 8007230:	701c      	strb	r4, [r3, #0]
 8007232:	b01a      	add	sp, #104	@ 0x68
 8007234:	bd10      	pop	{r4, pc}
 8007236:	bf00      	nop
 8007238:	ffff0208 	.word	0xffff0208

0800723c <vsiprintf>:
 800723c:	4613      	mov	r3, r2
 800723e:	460a      	mov	r2, r1
 8007240:	4601      	mov	r1, r0
 8007242:	4802      	ldr	r0, [pc, #8]	@ (800724c <vsiprintf+0x10>)
 8007244:	6800      	ldr	r0, [r0, #0]
 8007246:	f7ff bfe3 	b.w	8007210 <_vsiprintf_r>
 800724a:	bf00      	nop
 800724c:	20000020 	.word	0x20000020

08007250 <memset>:
 8007250:	4402      	add	r2, r0
 8007252:	4603      	mov	r3, r0
 8007254:	4293      	cmp	r3, r2
 8007256:	d100      	bne.n	800725a <memset+0xa>
 8007258:	4770      	bx	lr
 800725a:	f803 1b01 	strb.w	r1, [r3], #1
 800725e:	e7f9      	b.n	8007254 <memset+0x4>

08007260 <__errno>:
 8007260:	4b01      	ldr	r3, [pc, #4]	@ (8007268 <__errno+0x8>)
 8007262:	6818      	ldr	r0, [r3, #0]
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	20000020 	.word	0x20000020

0800726c <__libc_init_array>:
 800726c:	b570      	push	{r4, r5, r6, lr}
 800726e:	4d0d      	ldr	r5, [pc, #52]	@ (80072a4 <__libc_init_array+0x38>)
 8007270:	4c0d      	ldr	r4, [pc, #52]	@ (80072a8 <__libc_init_array+0x3c>)
 8007272:	1b64      	subs	r4, r4, r5
 8007274:	10a4      	asrs	r4, r4, #2
 8007276:	2600      	movs	r6, #0
 8007278:	42a6      	cmp	r6, r4
 800727a:	d109      	bne.n	8007290 <__libc_init_array+0x24>
 800727c:	4d0b      	ldr	r5, [pc, #44]	@ (80072ac <__libc_init_array+0x40>)
 800727e:	4c0c      	ldr	r4, [pc, #48]	@ (80072b0 <__libc_init_array+0x44>)
 8007280:	f000 fc64 	bl	8007b4c <_init>
 8007284:	1b64      	subs	r4, r4, r5
 8007286:	10a4      	asrs	r4, r4, #2
 8007288:	2600      	movs	r6, #0
 800728a:	42a6      	cmp	r6, r4
 800728c:	d105      	bne.n	800729a <__libc_init_array+0x2e>
 800728e:	bd70      	pop	{r4, r5, r6, pc}
 8007290:	f855 3b04 	ldr.w	r3, [r5], #4
 8007294:	4798      	blx	r3
 8007296:	3601      	adds	r6, #1
 8007298:	e7ee      	b.n	8007278 <__libc_init_array+0xc>
 800729a:	f855 3b04 	ldr.w	r3, [r5], #4
 800729e:	4798      	blx	r3
 80072a0:	3601      	adds	r6, #1
 80072a2:	e7f2      	b.n	800728a <__libc_init_array+0x1e>
 80072a4:	08007dcc 	.word	0x08007dcc
 80072a8:	08007dcc 	.word	0x08007dcc
 80072ac:	08007dcc 	.word	0x08007dcc
 80072b0:	08007dd0 	.word	0x08007dd0

080072b4 <__retarget_lock_acquire_recursive>:
 80072b4:	4770      	bx	lr

080072b6 <__retarget_lock_release_recursive>:
 80072b6:	4770      	bx	lr

080072b8 <memcpy>:
 80072b8:	440a      	add	r2, r1
 80072ba:	4291      	cmp	r1, r2
 80072bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80072c0:	d100      	bne.n	80072c4 <memcpy+0xc>
 80072c2:	4770      	bx	lr
 80072c4:	b510      	push	{r4, lr}
 80072c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80072ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80072ce:	4291      	cmp	r1, r2
 80072d0:	d1f9      	bne.n	80072c6 <memcpy+0xe>
 80072d2:	bd10      	pop	{r4, pc}

080072d4 <_free_r>:
 80072d4:	b538      	push	{r3, r4, r5, lr}
 80072d6:	4605      	mov	r5, r0
 80072d8:	2900      	cmp	r1, #0
 80072da:	d041      	beq.n	8007360 <_free_r+0x8c>
 80072dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072e0:	1f0c      	subs	r4, r1, #4
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	bfb8      	it	lt
 80072e6:	18e4      	addlt	r4, r4, r3
 80072e8:	f000 f8e0 	bl	80074ac <__malloc_lock>
 80072ec:	4a1d      	ldr	r2, [pc, #116]	@ (8007364 <_free_r+0x90>)
 80072ee:	6813      	ldr	r3, [r2, #0]
 80072f0:	b933      	cbnz	r3, 8007300 <_free_r+0x2c>
 80072f2:	6063      	str	r3, [r4, #4]
 80072f4:	6014      	str	r4, [r2, #0]
 80072f6:	4628      	mov	r0, r5
 80072f8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072fc:	f000 b8dc 	b.w	80074b8 <__malloc_unlock>
 8007300:	42a3      	cmp	r3, r4
 8007302:	d908      	bls.n	8007316 <_free_r+0x42>
 8007304:	6820      	ldr	r0, [r4, #0]
 8007306:	1821      	adds	r1, r4, r0
 8007308:	428b      	cmp	r3, r1
 800730a:	bf01      	itttt	eq
 800730c:	6819      	ldreq	r1, [r3, #0]
 800730e:	685b      	ldreq	r3, [r3, #4]
 8007310:	1809      	addeq	r1, r1, r0
 8007312:	6021      	streq	r1, [r4, #0]
 8007314:	e7ed      	b.n	80072f2 <_free_r+0x1e>
 8007316:	461a      	mov	r2, r3
 8007318:	685b      	ldr	r3, [r3, #4]
 800731a:	b10b      	cbz	r3, 8007320 <_free_r+0x4c>
 800731c:	42a3      	cmp	r3, r4
 800731e:	d9fa      	bls.n	8007316 <_free_r+0x42>
 8007320:	6811      	ldr	r1, [r2, #0]
 8007322:	1850      	adds	r0, r2, r1
 8007324:	42a0      	cmp	r0, r4
 8007326:	d10b      	bne.n	8007340 <_free_r+0x6c>
 8007328:	6820      	ldr	r0, [r4, #0]
 800732a:	4401      	add	r1, r0
 800732c:	1850      	adds	r0, r2, r1
 800732e:	4283      	cmp	r3, r0
 8007330:	6011      	str	r1, [r2, #0]
 8007332:	d1e0      	bne.n	80072f6 <_free_r+0x22>
 8007334:	6818      	ldr	r0, [r3, #0]
 8007336:	685b      	ldr	r3, [r3, #4]
 8007338:	6053      	str	r3, [r2, #4]
 800733a:	4408      	add	r0, r1
 800733c:	6010      	str	r0, [r2, #0]
 800733e:	e7da      	b.n	80072f6 <_free_r+0x22>
 8007340:	d902      	bls.n	8007348 <_free_r+0x74>
 8007342:	230c      	movs	r3, #12
 8007344:	602b      	str	r3, [r5, #0]
 8007346:	e7d6      	b.n	80072f6 <_free_r+0x22>
 8007348:	6820      	ldr	r0, [r4, #0]
 800734a:	1821      	adds	r1, r4, r0
 800734c:	428b      	cmp	r3, r1
 800734e:	bf04      	itt	eq
 8007350:	6819      	ldreq	r1, [r3, #0]
 8007352:	685b      	ldreq	r3, [r3, #4]
 8007354:	6063      	str	r3, [r4, #4]
 8007356:	bf04      	itt	eq
 8007358:	1809      	addeq	r1, r1, r0
 800735a:	6021      	streq	r1, [r4, #0]
 800735c:	6054      	str	r4, [r2, #4]
 800735e:	e7ca      	b.n	80072f6 <_free_r+0x22>
 8007360:	bd38      	pop	{r3, r4, r5, pc}
 8007362:	bf00      	nop
 8007364:	20001b64 	.word	0x20001b64

08007368 <sbrk_aligned>:
 8007368:	b570      	push	{r4, r5, r6, lr}
 800736a:	4e0f      	ldr	r6, [pc, #60]	@ (80073a8 <sbrk_aligned+0x40>)
 800736c:	460c      	mov	r4, r1
 800736e:	6831      	ldr	r1, [r6, #0]
 8007370:	4605      	mov	r5, r0
 8007372:	b911      	cbnz	r1, 800737a <sbrk_aligned+0x12>
 8007374:	f000 fba4 	bl	8007ac0 <_sbrk_r>
 8007378:	6030      	str	r0, [r6, #0]
 800737a:	4621      	mov	r1, r4
 800737c:	4628      	mov	r0, r5
 800737e:	f000 fb9f 	bl	8007ac0 <_sbrk_r>
 8007382:	1c43      	adds	r3, r0, #1
 8007384:	d103      	bne.n	800738e <sbrk_aligned+0x26>
 8007386:	f04f 34ff 	mov.w	r4, #4294967295
 800738a:	4620      	mov	r0, r4
 800738c:	bd70      	pop	{r4, r5, r6, pc}
 800738e:	1cc4      	adds	r4, r0, #3
 8007390:	f024 0403 	bic.w	r4, r4, #3
 8007394:	42a0      	cmp	r0, r4
 8007396:	d0f8      	beq.n	800738a <sbrk_aligned+0x22>
 8007398:	1a21      	subs	r1, r4, r0
 800739a:	4628      	mov	r0, r5
 800739c:	f000 fb90 	bl	8007ac0 <_sbrk_r>
 80073a0:	3001      	adds	r0, #1
 80073a2:	d1f2      	bne.n	800738a <sbrk_aligned+0x22>
 80073a4:	e7ef      	b.n	8007386 <sbrk_aligned+0x1e>
 80073a6:	bf00      	nop
 80073a8:	20001b60 	.word	0x20001b60

080073ac <_malloc_r>:
 80073ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b0:	1ccd      	adds	r5, r1, #3
 80073b2:	f025 0503 	bic.w	r5, r5, #3
 80073b6:	3508      	adds	r5, #8
 80073b8:	2d0c      	cmp	r5, #12
 80073ba:	bf38      	it	cc
 80073bc:	250c      	movcc	r5, #12
 80073be:	2d00      	cmp	r5, #0
 80073c0:	4606      	mov	r6, r0
 80073c2:	db01      	blt.n	80073c8 <_malloc_r+0x1c>
 80073c4:	42a9      	cmp	r1, r5
 80073c6:	d904      	bls.n	80073d2 <_malloc_r+0x26>
 80073c8:	230c      	movs	r3, #12
 80073ca:	6033      	str	r3, [r6, #0]
 80073cc:	2000      	movs	r0, #0
 80073ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80074a8 <_malloc_r+0xfc>
 80073d6:	f000 f869 	bl	80074ac <__malloc_lock>
 80073da:	f8d8 3000 	ldr.w	r3, [r8]
 80073de:	461c      	mov	r4, r3
 80073e0:	bb44      	cbnz	r4, 8007434 <_malloc_r+0x88>
 80073e2:	4629      	mov	r1, r5
 80073e4:	4630      	mov	r0, r6
 80073e6:	f7ff ffbf 	bl	8007368 <sbrk_aligned>
 80073ea:	1c43      	adds	r3, r0, #1
 80073ec:	4604      	mov	r4, r0
 80073ee:	d158      	bne.n	80074a2 <_malloc_r+0xf6>
 80073f0:	f8d8 4000 	ldr.w	r4, [r8]
 80073f4:	4627      	mov	r7, r4
 80073f6:	2f00      	cmp	r7, #0
 80073f8:	d143      	bne.n	8007482 <_malloc_r+0xd6>
 80073fa:	2c00      	cmp	r4, #0
 80073fc:	d04b      	beq.n	8007496 <_malloc_r+0xea>
 80073fe:	6823      	ldr	r3, [r4, #0]
 8007400:	4639      	mov	r1, r7
 8007402:	4630      	mov	r0, r6
 8007404:	eb04 0903 	add.w	r9, r4, r3
 8007408:	f000 fb5a 	bl	8007ac0 <_sbrk_r>
 800740c:	4581      	cmp	r9, r0
 800740e:	d142      	bne.n	8007496 <_malloc_r+0xea>
 8007410:	6821      	ldr	r1, [r4, #0]
 8007412:	1a6d      	subs	r5, r5, r1
 8007414:	4629      	mov	r1, r5
 8007416:	4630      	mov	r0, r6
 8007418:	f7ff ffa6 	bl	8007368 <sbrk_aligned>
 800741c:	3001      	adds	r0, #1
 800741e:	d03a      	beq.n	8007496 <_malloc_r+0xea>
 8007420:	6823      	ldr	r3, [r4, #0]
 8007422:	442b      	add	r3, r5
 8007424:	6023      	str	r3, [r4, #0]
 8007426:	f8d8 3000 	ldr.w	r3, [r8]
 800742a:	685a      	ldr	r2, [r3, #4]
 800742c:	bb62      	cbnz	r2, 8007488 <_malloc_r+0xdc>
 800742e:	f8c8 7000 	str.w	r7, [r8]
 8007432:	e00f      	b.n	8007454 <_malloc_r+0xa8>
 8007434:	6822      	ldr	r2, [r4, #0]
 8007436:	1b52      	subs	r2, r2, r5
 8007438:	d420      	bmi.n	800747c <_malloc_r+0xd0>
 800743a:	2a0b      	cmp	r2, #11
 800743c:	d917      	bls.n	800746e <_malloc_r+0xc2>
 800743e:	1961      	adds	r1, r4, r5
 8007440:	42a3      	cmp	r3, r4
 8007442:	6025      	str	r5, [r4, #0]
 8007444:	bf18      	it	ne
 8007446:	6059      	strne	r1, [r3, #4]
 8007448:	6863      	ldr	r3, [r4, #4]
 800744a:	bf08      	it	eq
 800744c:	f8c8 1000 	streq.w	r1, [r8]
 8007450:	5162      	str	r2, [r4, r5]
 8007452:	604b      	str	r3, [r1, #4]
 8007454:	4630      	mov	r0, r6
 8007456:	f000 f82f 	bl	80074b8 <__malloc_unlock>
 800745a:	f104 000b 	add.w	r0, r4, #11
 800745e:	1d23      	adds	r3, r4, #4
 8007460:	f020 0007 	bic.w	r0, r0, #7
 8007464:	1ac2      	subs	r2, r0, r3
 8007466:	bf1c      	itt	ne
 8007468:	1a1b      	subne	r3, r3, r0
 800746a:	50a3      	strne	r3, [r4, r2]
 800746c:	e7af      	b.n	80073ce <_malloc_r+0x22>
 800746e:	6862      	ldr	r2, [r4, #4]
 8007470:	42a3      	cmp	r3, r4
 8007472:	bf0c      	ite	eq
 8007474:	f8c8 2000 	streq.w	r2, [r8]
 8007478:	605a      	strne	r2, [r3, #4]
 800747a:	e7eb      	b.n	8007454 <_malloc_r+0xa8>
 800747c:	4623      	mov	r3, r4
 800747e:	6864      	ldr	r4, [r4, #4]
 8007480:	e7ae      	b.n	80073e0 <_malloc_r+0x34>
 8007482:	463c      	mov	r4, r7
 8007484:	687f      	ldr	r7, [r7, #4]
 8007486:	e7b6      	b.n	80073f6 <_malloc_r+0x4a>
 8007488:	461a      	mov	r2, r3
 800748a:	685b      	ldr	r3, [r3, #4]
 800748c:	42a3      	cmp	r3, r4
 800748e:	d1fb      	bne.n	8007488 <_malloc_r+0xdc>
 8007490:	2300      	movs	r3, #0
 8007492:	6053      	str	r3, [r2, #4]
 8007494:	e7de      	b.n	8007454 <_malloc_r+0xa8>
 8007496:	230c      	movs	r3, #12
 8007498:	6033      	str	r3, [r6, #0]
 800749a:	4630      	mov	r0, r6
 800749c:	f000 f80c 	bl	80074b8 <__malloc_unlock>
 80074a0:	e794      	b.n	80073cc <_malloc_r+0x20>
 80074a2:	6005      	str	r5, [r0, #0]
 80074a4:	e7d6      	b.n	8007454 <_malloc_r+0xa8>
 80074a6:	bf00      	nop
 80074a8:	20001b64 	.word	0x20001b64

080074ac <__malloc_lock>:
 80074ac:	4801      	ldr	r0, [pc, #4]	@ (80074b4 <__malloc_lock+0x8>)
 80074ae:	f7ff bf01 	b.w	80072b4 <__retarget_lock_acquire_recursive>
 80074b2:	bf00      	nop
 80074b4:	20001b5c 	.word	0x20001b5c

080074b8 <__malloc_unlock>:
 80074b8:	4801      	ldr	r0, [pc, #4]	@ (80074c0 <__malloc_unlock+0x8>)
 80074ba:	f7ff befc 	b.w	80072b6 <__retarget_lock_release_recursive>
 80074be:	bf00      	nop
 80074c0:	20001b5c 	.word	0x20001b5c

080074c4 <__ssputs_r>:
 80074c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074c8:	688e      	ldr	r6, [r1, #8]
 80074ca:	461f      	mov	r7, r3
 80074cc:	42be      	cmp	r6, r7
 80074ce:	680b      	ldr	r3, [r1, #0]
 80074d0:	4682      	mov	sl, r0
 80074d2:	460c      	mov	r4, r1
 80074d4:	4690      	mov	r8, r2
 80074d6:	d82d      	bhi.n	8007534 <__ssputs_r+0x70>
 80074d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074dc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80074e0:	d026      	beq.n	8007530 <__ssputs_r+0x6c>
 80074e2:	6965      	ldr	r5, [r4, #20]
 80074e4:	6909      	ldr	r1, [r1, #16]
 80074e6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80074ea:	eba3 0901 	sub.w	r9, r3, r1
 80074ee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80074f2:	1c7b      	adds	r3, r7, #1
 80074f4:	444b      	add	r3, r9
 80074f6:	106d      	asrs	r5, r5, #1
 80074f8:	429d      	cmp	r5, r3
 80074fa:	bf38      	it	cc
 80074fc:	461d      	movcc	r5, r3
 80074fe:	0553      	lsls	r3, r2, #21
 8007500:	d527      	bpl.n	8007552 <__ssputs_r+0x8e>
 8007502:	4629      	mov	r1, r5
 8007504:	f7ff ff52 	bl	80073ac <_malloc_r>
 8007508:	4606      	mov	r6, r0
 800750a:	b360      	cbz	r0, 8007566 <__ssputs_r+0xa2>
 800750c:	6921      	ldr	r1, [r4, #16]
 800750e:	464a      	mov	r2, r9
 8007510:	f7ff fed2 	bl	80072b8 <memcpy>
 8007514:	89a3      	ldrh	r3, [r4, #12]
 8007516:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800751a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800751e:	81a3      	strh	r3, [r4, #12]
 8007520:	6126      	str	r6, [r4, #16]
 8007522:	6165      	str	r5, [r4, #20]
 8007524:	444e      	add	r6, r9
 8007526:	eba5 0509 	sub.w	r5, r5, r9
 800752a:	6026      	str	r6, [r4, #0]
 800752c:	60a5      	str	r5, [r4, #8]
 800752e:	463e      	mov	r6, r7
 8007530:	42be      	cmp	r6, r7
 8007532:	d900      	bls.n	8007536 <__ssputs_r+0x72>
 8007534:	463e      	mov	r6, r7
 8007536:	6820      	ldr	r0, [r4, #0]
 8007538:	4632      	mov	r2, r6
 800753a:	4641      	mov	r1, r8
 800753c:	f000 faa6 	bl	8007a8c <memmove>
 8007540:	68a3      	ldr	r3, [r4, #8]
 8007542:	1b9b      	subs	r3, r3, r6
 8007544:	60a3      	str	r3, [r4, #8]
 8007546:	6823      	ldr	r3, [r4, #0]
 8007548:	4433      	add	r3, r6
 800754a:	6023      	str	r3, [r4, #0]
 800754c:	2000      	movs	r0, #0
 800754e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007552:	462a      	mov	r2, r5
 8007554:	f000 fac4 	bl	8007ae0 <_realloc_r>
 8007558:	4606      	mov	r6, r0
 800755a:	2800      	cmp	r0, #0
 800755c:	d1e0      	bne.n	8007520 <__ssputs_r+0x5c>
 800755e:	6921      	ldr	r1, [r4, #16]
 8007560:	4650      	mov	r0, sl
 8007562:	f7ff feb7 	bl	80072d4 <_free_r>
 8007566:	230c      	movs	r3, #12
 8007568:	f8ca 3000 	str.w	r3, [sl]
 800756c:	89a3      	ldrh	r3, [r4, #12]
 800756e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007572:	81a3      	strh	r3, [r4, #12]
 8007574:	f04f 30ff 	mov.w	r0, #4294967295
 8007578:	e7e9      	b.n	800754e <__ssputs_r+0x8a>
	...

0800757c <_svfiprintf_r>:
 800757c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007580:	4698      	mov	r8, r3
 8007582:	898b      	ldrh	r3, [r1, #12]
 8007584:	061b      	lsls	r3, r3, #24
 8007586:	b09d      	sub	sp, #116	@ 0x74
 8007588:	4607      	mov	r7, r0
 800758a:	460d      	mov	r5, r1
 800758c:	4614      	mov	r4, r2
 800758e:	d510      	bpl.n	80075b2 <_svfiprintf_r+0x36>
 8007590:	690b      	ldr	r3, [r1, #16]
 8007592:	b973      	cbnz	r3, 80075b2 <_svfiprintf_r+0x36>
 8007594:	2140      	movs	r1, #64	@ 0x40
 8007596:	f7ff ff09 	bl	80073ac <_malloc_r>
 800759a:	6028      	str	r0, [r5, #0]
 800759c:	6128      	str	r0, [r5, #16]
 800759e:	b930      	cbnz	r0, 80075ae <_svfiprintf_r+0x32>
 80075a0:	230c      	movs	r3, #12
 80075a2:	603b      	str	r3, [r7, #0]
 80075a4:	f04f 30ff 	mov.w	r0, #4294967295
 80075a8:	b01d      	add	sp, #116	@ 0x74
 80075aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075ae:	2340      	movs	r3, #64	@ 0x40
 80075b0:	616b      	str	r3, [r5, #20]
 80075b2:	2300      	movs	r3, #0
 80075b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80075b6:	2320      	movs	r3, #32
 80075b8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80075bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80075c0:	2330      	movs	r3, #48	@ 0x30
 80075c2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007760 <_svfiprintf_r+0x1e4>
 80075c6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80075ca:	f04f 0901 	mov.w	r9, #1
 80075ce:	4623      	mov	r3, r4
 80075d0:	469a      	mov	sl, r3
 80075d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80075d6:	b10a      	cbz	r2, 80075dc <_svfiprintf_r+0x60>
 80075d8:	2a25      	cmp	r2, #37	@ 0x25
 80075da:	d1f9      	bne.n	80075d0 <_svfiprintf_r+0x54>
 80075dc:	ebba 0b04 	subs.w	fp, sl, r4
 80075e0:	d00b      	beq.n	80075fa <_svfiprintf_r+0x7e>
 80075e2:	465b      	mov	r3, fp
 80075e4:	4622      	mov	r2, r4
 80075e6:	4629      	mov	r1, r5
 80075e8:	4638      	mov	r0, r7
 80075ea:	f7ff ff6b 	bl	80074c4 <__ssputs_r>
 80075ee:	3001      	adds	r0, #1
 80075f0:	f000 80a7 	beq.w	8007742 <_svfiprintf_r+0x1c6>
 80075f4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075f6:	445a      	add	r2, fp
 80075f8:	9209      	str	r2, [sp, #36]	@ 0x24
 80075fa:	f89a 3000 	ldrb.w	r3, [sl]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	f000 809f 	beq.w	8007742 <_svfiprintf_r+0x1c6>
 8007604:	2300      	movs	r3, #0
 8007606:	f04f 32ff 	mov.w	r2, #4294967295
 800760a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800760e:	f10a 0a01 	add.w	sl, sl, #1
 8007612:	9304      	str	r3, [sp, #16]
 8007614:	9307      	str	r3, [sp, #28]
 8007616:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800761a:	931a      	str	r3, [sp, #104]	@ 0x68
 800761c:	4654      	mov	r4, sl
 800761e:	2205      	movs	r2, #5
 8007620:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007624:	484e      	ldr	r0, [pc, #312]	@ (8007760 <_svfiprintf_r+0x1e4>)
 8007626:	f7f8 fe0b 	bl	8000240 <memchr>
 800762a:	9a04      	ldr	r2, [sp, #16]
 800762c:	b9d8      	cbnz	r0, 8007666 <_svfiprintf_r+0xea>
 800762e:	06d0      	lsls	r0, r2, #27
 8007630:	bf44      	itt	mi
 8007632:	2320      	movmi	r3, #32
 8007634:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007638:	0711      	lsls	r1, r2, #28
 800763a:	bf44      	itt	mi
 800763c:	232b      	movmi	r3, #43	@ 0x2b
 800763e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007642:	f89a 3000 	ldrb.w	r3, [sl]
 8007646:	2b2a      	cmp	r3, #42	@ 0x2a
 8007648:	d015      	beq.n	8007676 <_svfiprintf_r+0xfa>
 800764a:	9a07      	ldr	r2, [sp, #28]
 800764c:	4654      	mov	r4, sl
 800764e:	2000      	movs	r0, #0
 8007650:	f04f 0c0a 	mov.w	ip, #10
 8007654:	4621      	mov	r1, r4
 8007656:	f811 3b01 	ldrb.w	r3, [r1], #1
 800765a:	3b30      	subs	r3, #48	@ 0x30
 800765c:	2b09      	cmp	r3, #9
 800765e:	d94b      	bls.n	80076f8 <_svfiprintf_r+0x17c>
 8007660:	b1b0      	cbz	r0, 8007690 <_svfiprintf_r+0x114>
 8007662:	9207      	str	r2, [sp, #28]
 8007664:	e014      	b.n	8007690 <_svfiprintf_r+0x114>
 8007666:	eba0 0308 	sub.w	r3, r0, r8
 800766a:	fa09 f303 	lsl.w	r3, r9, r3
 800766e:	4313      	orrs	r3, r2
 8007670:	9304      	str	r3, [sp, #16]
 8007672:	46a2      	mov	sl, r4
 8007674:	e7d2      	b.n	800761c <_svfiprintf_r+0xa0>
 8007676:	9b03      	ldr	r3, [sp, #12]
 8007678:	1d19      	adds	r1, r3, #4
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	9103      	str	r1, [sp, #12]
 800767e:	2b00      	cmp	r3, #0
 8007680:	bfbb      	ittet	lt
 8007682:	425b      	neglt	r3, r3
 8007684:	f042 0202 	orrlt.w	r2, r2, #2
 8007688:	9307      	strge	r3, [sp, #28]
 800768a:	9307      	strlt	r3, [sp, #28]
 800768c:	bfb8      	it	lt
 800768e:	9204      	strlt	r2, [sp, #16]
 8007690:	7823      	ldrb	r3, [r4, #0]
 8007692:	2b2e      	cmp	r3, #46	@ 0x2e
 8007694:	d10a      	bne.n	80076ac <_svfiprintf_r+0x130>
 8007696:	7863      	ldrb	r3, [r4, #1]
 8007698:	2b2a      	cmp	r3, #42	@ 0x2a
 800769a:	d132      	bne.n	8007702 <_svfiprintf_r+0x186>
 800769c:	9b03      	ldr	r3, [sp, #12]
 800769e:	1d1a      	adds	r2, r3, #4
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	9203      	str	r2, [sp, #12]
 80076a4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80076a8:	3402      	adds	r4, #2
 80076aa:	9305      	str	r3, [sp, #20]
 80076ac:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007770 <_svfiprintf_r+0x1f4>
 80076b0:	7821      	ldrb	r1, [r4, #0]
 80076b2:	2203      	movs	r2, #3
 80076b4:	4650      	mov	r0, sl
 80076b6:	f7f8 fdc3 	bl	8000240 <memchr>
 80076ba:	b138      	cbz	r0, 80076cc <_svfiprintf_r+0x150>
 80076bc:	9b04      	ldr	r3, [sp, #16]
 80076be:	eba0 000a 	sub.w	r0, r0, sl
 80076c2:	2240      	movs	r2, #64	@ 0x40
 80076c4:	4082      	lsls	r2, r0
 80076c6:	4313      	orrs	r3, r2
 80076c8:	3401      	adds	r4, #1
 80076ca:	9304      	str	r3, [sp, #16]
 80076cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076d0:	4824      	ldr	r0, [pc, #144]	@ (8007764 <_svfiprintf_r+0x1e8>)
 80076d2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80076d6:	2206      	movs	r2, #6
 80076d8:	f7f8 fdb2 	bl	8000240 <memchr>
 80076dc:	2800      	cmp	r0, #0
 80076de:	d036      	beq.n	800774e <_svfiprintf_r+0x1d2>
 80076e0:	4b21      	ldr	r3, [pc, #132]	@ (8007768 <_svfiprintf_r+0x1ec>)
 80076e2:	bb1b      	cbnz	r3, 800772c <_svfiprintf_r+0x1b0>
 80076e4:	9b03      	ldr	r3, [sp, #12]
 80076e6:	3307      	adds	r3, #7
 80076e8:	f023 0307 	bic.w	r3, r3, #7
 80076ec:	3308      	adds	r3, #8
 80076ee:	9303      	str	r3, [sp, #12]
 80076f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076f2:	4433      	add	r3, r6
 80076f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076f6:	e76a      	b.n	80075ce <_svfiprintf_r+0x52>
 80076f8:	fb0c 3202 	mla	r2, ip, r2, r3
 80076fc:	460c      	mov	r4, r1
 80076fe:	2001      	movs	r0, #1
 8007700:	e7a8      	b.n	8007654 <_svfiprintf_r+0xd8>
 8007702:	2300      	movs	r3, #0
 8007704:	3401      	adds	r4, #1
 8007706:	9305      	str	r3, [sp, #20]
 8007708:	4619      	mov	r1, r3
 800770a:	f04f 0c0a 	mov.w	ip, #10
 800770e:	4620      	mov	r0, r4
 8007710:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007714:	3a30      	subs	r2, #48	@ 0x30
 8007716:	2a09      	cmp	r2, #9
 8007718:	d903      	bls.n	8007722 <_svfiprintf_r+0x1a6>
 800771a:	2b00      	cmp	r3, #0
 800771c:	d0c6      	beq.n	80076ac <_svfiprintf_r+0x130>
 800771e:	9105      	str	r1, [sp, #20]
 8007720:	e7c4      	b.n	80076ac <_svfiprintf_r+0x130>
 8007722:	fb0c 2101 	mla	r1, ip, r1, r2
 8007726:	4604      	mov	r4, r0
 8007728:	2301      	movs	r3, #1
 800772a:	e7f0      	b.n	800770e <_svfiprintf_r+0x192>
 800772c:	ab03      	add	r3, sp, #12
 800772e:	9300      	str	r3, [sp, #0]
 8007730:	462a      	mov	r2, r5
 8007732:	4b0e      	ldr	r3, [pc, #56]	@ (800776c <_svfiprintf_r+0x1f0>)
 8007734:	a904      	add	r1, sp, #16
 8007736:	4638      	mov	r0, r7
 8007738:	f3af 8000 	nop.w
 800773c:	1c42      	adds	r2, r0, #1
 800773e:	4606      	mov	r6, r0
 8007740:	d1d6      	bne.n	80076f0 <_svfiprintf_r+0x174>
 8007742:	89ab      	ldrh	r3, [r5, #12]
 8007744:	065b      	lsls	r3, r3, #25
 8007746:	f53f af2d 	bmi.w	80075a4 <_svfiprintf_r+0x28>
 800774a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800774c:	e72c      	b.n	80075a8 <_svfiprintf_r+0x2c>
 800774e:	ab03      	add	r3, sp, #12
 8007750:	9300      	str	r3, [sp, #0]
 8007752:	462a      	mov	r2, r5
 8007754:	4b05      	ldr	r3, [pc, #20]	@ (800776c <_svfiprintf_r+0x1f0>)
 8007756:	a904      	add	r1, sp, #16
 8007758:	4638      	mov	r0, r7
 800775a:	f000 f879 	bl	8007850 <_printf_i>
 800775e:	e7ed      	b.n	800773c <_svfiprintf_r+0x1c0>
 8007760:	08007d91 	.word	0x08007d91
 8007764:	08007d9b 	.word	0x08007d9b
 8007768:	00000000 	.word	0x00000000
 800776c:	080074c5 	.word	0x080074c5
 8007770:	08007d97 	.word	0x08007d97

08007774 <_printf_common>:
 8007774:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007778:	4616      	mov	r6, r2
 800777a:	4698      	mov	r8, r3
 800777c:	688a      	ldr	r2, [r1, #8]
 800777e:	690b      	ldr	r3, [r1, #16]
 8007780:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007784:	4293      	cmp	r3, r2
 8007786:	bfb8      	it	lt
 8007788:	4613      	movlt	r3, r2
 800778a:	6033      	str	r3, [r6, #0]
 800778c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007790:	4607      	mov	r7, r0
 8007792:	460c      	mov	r4, r1
 8007794:	b10a      	cbz	r2, 800779a <_printf_common+0x26>
 8007796:	3301      	adds	r3, #1
 8007798:	6033      	str	r3, [r6, #0]
 800779a:	6823      	ldr	r3, [r4, #0]
 800779c:	0699      	lsls	r1, r3, #26
 800779e:	bf42      	ittt	mi
 80077a0:	6833      	ldrmi	r3, [r6, #0]
 80077a2:	3302      	addmi	r3, #2
 80077a4:	6033      	strmi	r3, [r6, #0]
 80077a6:	6825      	ldr	r5, [r4, #0]
 80077a8:	f015 0506 	ands.w	r5, r5, #6
 80077ac:	d106      	bne.n	80077bc <_printf_common+0x48>
 80077ae:	f104 0a19 	add.w	sl, r4, #25
 80077b2:	68e3      	ldr	r3, [r4, #12]
 80077b4:	6832      	ldr	r2, [r6, #0]
 80077b6:	1a9b      	subs	r3, r3, r2
 80077b8:	42ab      	cmp	r3, r5
 80077ba:	dc26      	bgt.n	800780a <_printf_common+0x96>
 80077bc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80077c0:	6822      	ldr	r2, [r4, #0]
 80077c2:	3b00      	subs	r3, #0
 80077c4:	bf18      	it	ne
 80077c6:	2301      	movne	r3, #1
 80077c8:	0692      	lsls	r2, r2, #26
 80077ca:	d42b      	bmi.n	8007824 <_printf_common+0xb0>
 80077cc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80077d0:	4641      	mov	r1, r8
 80077d2:	4638      	mov	r0, r7
 80077d4:	47c8      	blx	r9
 80077d6:	3001      	adds	r0, #1
 80077d8:	d01e      	beq.n	8007818 <_printf_common+0xa4>
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	6922      	ldr	r2, [r4, #16]
 80077de:	f003 0306 	and.w	r3, r3, #6
 80077e2:	2b04      	cmp	r3, #4
 80077e4:	bf02      	ittt	eq
 80077e6:	68e5      	ldreq	r5, [r4, #12]
 80077e8:	6833      	ldreq	r3, [r6, #0]
 80077ea:	1aed      	subeq	r5, r5, r3
 80077ec:	68a3      	ldr	r3, [r4, #8]
 80077ee:	bf0c      	ite	eq
 80077f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80077f4:	2500      	movne	r5, #0
 80077f6:	4293      	cmp	r3, r2
 80077f8:	bfc4      	itt	gt
 80077fa:	1a9b      	subgt	r3, r3, r2
 80077fc:	18ed      	addgt	r5, r5, r3
 80077fe:	2600      	movs	r6, #0
 8007800:	341a      	adds	r4, #26
 8007802:	42b5      	cmp	r5, r6
 8007804:	d11a      	bne.n	800783c <_printf_common+0xc8>
 8007806:	2000      	movs	r0, #0
 8007808:	e008      	b.n	800781c <_printf_common+0xa8>
 800780a:	2301      	movs	r3, #1
 800780c:	4652      	mov	r2, sl
 800780e:	4641      	mov	r1, r8
 8007810:	4638      	mov	r0, r7
 8007812:	47c8      	blx	r9
 8007814:	3001      	adds	r0, #1
 8007816:	d103      	bne.n	8007820 <_printf_common+0xac>
 8007818:	f04f 30ff 	mov.w	r0, #4294967295
 800781c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007820:	3501      	adds	r5, #1
 8007822:	e7c6      	b.n	80077b2 <_printf_common+0x3e>
 8007824:	18e1      	adds	r1, r4, r3
 8007826:	1c5a      	adds	r2, r3, #1
 8007828:	2030      	movs	r0, #48	@ 0x30
 800782a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800782e:	4422      	add	r2, r4
 8007830:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007834:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007838:	3302      	adds	r3, #2
 800783a:	e7c7      	b.n	80077cc <_printf_common+0x58>
 800783c:	2301      	movs	r3, #1
 800783e:	4622      	mov	r2, r4
 8007840:	4641      	mov	r1, r8
 8007842:	4638      	mov	r0, r7
 8007844:	47c8      	blx	r9
 8007846:	3001      	adds	r0, #1
 8007848:	d0e6      	beq.n	8007818 <_printf_common+0xa4>
 800784a:	3601      	adds	r6, #1
 800784c:	e7d9      	b.n	8007802 <_printf_common+0x8e>
	...

08007850 <_printf_i>:
 8007850:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007854:	7e0f      	ldrb	r7, [r1, #24]
 8007856:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007858:	2f78      	cmp	r7, #120	@ 0x78
 800785a:	4691      	mov	r9, r2
 800785c:	4680      	mov	r8, r0
 800785e:	460c      	mov	r4, r1
 8007860:	469a      	mov	sl, r3
 8007862:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007866:	d807      	bhi.n	8007878 <_printf_i+0x28>
 8007868:	2f62      	cmp	r7, #98	@ 0x62
 800786a:	d80a      	bhi.n	8007882 <_printf_i+0x32>
 800786c:	2f00      	cmp	r7, #0
 800786e:	f000 80d1 	beq.w	8007a14 <_printf_i+0x1c4>
 8007872:	2f58      	cmp	r7, #88	@ 0x58
 8007874:	f000 80b8 	beq.w	80079e8 <_printf_i+0x198>
 8007878:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800787c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007880:	e03a      	b.n	80078f8 <_printf_i+0xa8>
 8007882:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007886:	2b15      	cmp	r3, #21
 8007888:	d8f6      	bhi.n	8007878 <_printf_i+0x28>
 800788a:	a101      	add	r1, pc, #4	@ (adr r1, 8007890 <_printf_i+0x40>)
 800788c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007890:	080078e9 	.word	0x080078e9
 8007894:	080078fd 	.word	0x080078fd
 8007898:	08007879 	.word	0x08007879
 800789c:	08007879 	.word	0x08007879
 80078a0:	08007879 	.word	0x08007879
 80078a4:	08007879 	.word	0x08007879
 80078a8:	080078fd 	.word	0x080078fd
 80078ac:	08007879 	.word	0x08007879
 80078b0:	08007879 	.word	0x08007879
 80078b4:	08007879 	.word	0x08007879
 80078b8:	08007879 	.word	0x08007879
 80078bc:	080079fb 	.word	0x080079fb
 80078c0:	08007927 	.word	0x08007927
 80078c4:	080079b5 	.word	0x080079b5
 80078c8:	08007879 	.word	0x08007879
 80078cc:	08007879 	.word	0x08007879
 80078d0:	08007a1d 	.word	0x08007a1d
 80078d4:	08007879 	.word	0x08007879
 80078d8:	08007927 	.word	0x08007927
 80078dc:	08007879 	.word	0x08007879
 80078e0:	08007879 	.word	0x08007879
 80078e4:	080079bd 	.word	0x080079bd
 80078e8:	6833      	ldr	r3, [r6, #0]
 80078ea:	1d1a      	adds	r2, r3, #4
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	6032      	str	r2, [r6, #0]
 80078f0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80078f4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80078f8:	2301      	movs	r3, #1
 80078fa:	e09c      	b.n	8007a36 <_printf_i+0x1e6>
 80078fc:	6833      	ldr	r3, [r6, #0]
 80078fe:	6820      	ldr	r0, [r4, #0]
 8007900:	1d19      	adds	r1, r3, #4
 8007902:	6031      	str	r1, [r6, #0]
 8007904:	0606      	lsls	r6, r0, #24
 8007906:	d501      	bpl.n	800790c <_printf_i+0xbc>
 8007908:	681d      	ldr	r5, [r3, #0]
 800790a:	e003      	b.n	8007914 <_printf_i+0xc4>
 800790c:	0645      	lsls	r5, r0, #25
 800790e:	d5fb      	bpl.n	8007908 <_printf_i+0xb8>
 8007910:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007914:	2d00      	cmp	r5, #0
 8007916:	da03      	bge.n	8007920 <_printf_i+0xd0>
 8007918:	232d      	movs	r3, #45	@ 0x2d
 800791a:	426d      	negs	r5, r5
 800791c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007920:	4858      	ldr	r0, [pc, #352]	@ (8007a84 <_printf_i+0x234>)
 8007922:	230a      	movs	r3, #10
 8007924:	e011      	b.n	800794a <_printf_i+0xfa>
 8007926:	6821      	ldr	r1, [r4, #0]
 8007928:	6833      	ldr	r3, [r6, #0]
 800792a:	0608      	lsls	r0, r1, #24
 800792c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007930:	d402      	bmi.n	8007938 <_printf_i+0xe8>
 8007932:	0649      	lsls	r1, r1, #25
 8007934:	bf48      	it	mi
 8007936:	b2ad      	uxthmi	r5, r5
 8007938:	2f6f      	cmp	r7, #111	@ 0x6f
 800793a:	4852      	ldr	r0, [pc, #328]	@ (8007a84 <_printf_i+0x234>)
 800793c:	6033      	str	r3, [r6, #0]
 800793e:	bf14      	ite	ne
 8007940:	230a      	movne	r3, #10
 8007942:	2308      	moveq	r3, #8
 8007944:	2100      	movs	r1, #0
 8007946:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800794a:	6866      	ldr	r6, [r4, #4]
 800794c:	60a6      	str	r6, [r4, #8]
 800794e:	2e00      	cmp	r6, #0
 8007950:	db05      	blt.n	800795e <_printf_i+0x10e>
 8007952:	6821      	ldr	r1, [r4, #0]
 8007954:	432e      	orrs	r6, r5
 8007956:	f021 0104 	bic.w	r1, r1, #4
 800795a:	6021      	str	r1, [r4, #0]
 800795c:	d04b      	beq.n	80079f6 <_printf_i+0x1a6>
 800795e:	4616      	mov	r6, r2
 8007960:	fbb5 f1f3 	udiv	r1, r5, r3
 8007964:	fb03 5711 	mls	r7, r3, r1, r5
 8007968:	5dc7      	ldrb	r7, [r0, r7]
 800796a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800796e:	462f      	mov	r7, r5
 8007970:	42bb      	cmp	r3, r7
 8007972:	460d      	mov	r5, r1
 8007974:	d9f4      	bls.n	8007960 <_printf_i+0x110>
 8007976:	2b08      	cmp	r3, #8
 8007978:	d10b      	bne.n	8007992 <_printf_i+0x142>
 800797a:	6823      	ldr	r3, [r4, #0]
 800797c:	07df      	lsls	r7, r3, #31
 800797e:	d508      	bpl.n	8007992 <_printf_i+0x142>
 8007980:	6923      	ldr	r3, [r4, #16]
 8007982:	6861      	ldr	r1, [r4, #4]
 8007984:	4299      	cmp	r1, r3
 8007986:	bfde      	ittt	le
 8007988:	2330      	movle	r3, #48	@ 0x30
 800798a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800798e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007992:	1b92      	subs	r2, r2, r6
 8007994:	6122      	str	r2, [r4, #16]
 8007996:	f8cd a000 	str.w	sl, [sp]
 800799a:	464b      	mov	r3, r9
 800799c:	aa03      	add	r2, sp, #12
 800799e:	4621      	mov	r1, r4
 80079a0:	4640      	mov	r0, r8
 80079a2:	f7ff fee7 	bl	8007774 <_printf_common>
 80079a6:	3001      	adds	r0, #1
 80079a8:	d14a      	bne.n	8007a40 <_printf_i+0x1f0>
 80079aa:	f04f 30ff 	mov.w	r0, #4294967295
 80079ae:	b004      	add	sp, #16
 80079b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079b4:	6823      	ldr	r3, [r4, #0]
 80079b6:	f043 0320 	orr.w	r3, r3, #32
 80079ba:	6023      	str	r3, [r4, #0]
 80079bc:	4832      	ldr	r0, [pc, #200]	@ (8007a88 <_printf_i+0x238>)
 80079be:	2778      	movs	r7, #120	@ 0x78
 80079c0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80079c4:	6823      	ldr	r3, [r4, #0]
 80079c6:	6831      	ldr	r1, [r6, #0]
 80079c8:	061f      	lsls	r7, r3, #24
 80079ca:	f851 5b04 	ldr.w	r5, [r1], #4
 80079ce:	d402      	bmi.n	80079d6 <_printf_i+0x186>
 80079d0:	065f      	lsls	r7, r3, #25
 80079d2:	bf48      	it	mi
 80079d4:	b2ad      	uxthmi	r5, r5
 80079d6:	6031      	str	r1, [r6, #0]
 80079d8:	07d9      	lsls	r1, r3, #31
 80079da:	bf44      	itt	mi
 80079dc:	f043 0320 	orrmi.w	r3, r3, #32
 80079e0:	6023      	strmi	r3, [r4, #0]
 80079e2:	b11d      	cbz	r5, 80079ec <_printf_i+0x19c>
 80079e4:	2310      	movs	r3, #16
 80079e6:	e7ad      	b.n	8007944 <_printf_i+0xf4>
 80079e8:	4826      	ldr	r0, [pc, #152]	@ (8007a84 <_printf_i+0x234>)
 80079ea:	e7e9      	b.n	80079c0 <_printf_i+0x170>
 80079ec:	6823      	ldr	r3, [r4, #0]
 80079ee:	f023 0320 	bic.w	r3, r3, #32
 80079f2:	6023      	str	r3, [r4, #0]
 80079f4:	e7f6      	b.n	80079e4 <_printf_i+0x194>
 80079f6:	4616      	mov	r6, r2
 80079f8:	e7bd      	b.n	8007976 <_printf_i+0x126>
 80079fa:	6833      	ldr	r3, [r6, #0]
 80079fc:	6825      	ldr	r5, [r4, #0]
 80079fe:	6961      	ldr	r1, [r4, #20]
 8007a00:	1d18      	adds	r0, r3, #4
 8007a02:	6030      	str	r0, [r6, #0]
 8007a04:	062e      	lsls	r6, r5, #24
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	d501      	bpl.n	8007a0e <_printf_i+0x1be>
 8007a0a:	6019      	str	r1, [r3, #0]
 8007a0c:	e002      	b.n	8007a14 <_printf_i+0x1c4>
 8007a0e:	0668      	lsls	r0, r5, #25
 8007a10:	d5fb      	bpl.n	8007a0a <_printf_i+0x1ba>
 8007a12:	8019      	strh	r1, [r3, #0]
 8007a14:	2300      	movs	r3, #0
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	4616      	mov	r6, r2
 8007a1a:	e7bc      	b.n	8007996 <_printf_i+0x146>
 8007a1c:	6833      	ldr	r3, [r6, #0]
 8007a1e:	1d1a      	adds	r2, r3, #4
 8007a20:	6032      	str	r2, [r6, #0]
 8007a22:	681e      	ldr	r6, [r3, #0]
 8007a24:	6862      	ldr	r2, [r4, #4]
 8007a26:	2100      	movs	r1, #0
 8007a28:	4630      	mov	r0, r6
 8007a2a:	f7f8 fc09 	bl	8000240 <memchr>
 8007a2e:	b108      	cbz	r0, 8007a34 <_printf_i+0x1e4>
 8007a30:	1b80      	subs	r0, r0, r6
 8007a32:	6060      	str	r0, [r4, #4]
 8007a34:	6863      	ldr	r3, [r4, #4]
 8007a36:	6123      	str	r3, [r4, #16]
 8007a38:	2300      	movs	r3, #0
 8007a3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007a3e:	e7aa      	b.n	8007996 <_printf_i+0x146>
 8007a40:	6923      	ldr	r3, [r4, #16]
 8007a42:	4632      	mov	r2, r6
 8007a44:	4649      	mov	r1, r9
 8007a46:	4640      	mov	r0, r8
 8007a48:	47d0      	blx	sl
 8007a4a:	3001      	adds	r0, #1
 8007a4c:	d0ad      	beq.n	80079aa <_printf_i+0x15a>
 8007a4e:	6823      	ldr	r3, [r4, #0]
 8007a50:	079b      	lsls	r3, r3, #30
 8007a52:	d413      	bmi.n	8007a7c <_printf_i+0x22c>
 8007a54:	68e0      	ldr	r0, [r4, #12]
 8007a56:	9b03      	ldr	r3, [sp, #12]
 8007a58:	4298      	cmp	r0, r3
 8007a5a:	bfb8      	it	lt
 8007a5c:	4618      	movlt	r0, r3
 8007a5e:	e7a6      	b.n	80079ae <_printf_i+0x15e>
 8007a60:	2301      	movs	r3, #1
 8007a62:	4632      	mov	r2, r6
 8007a64:	4649      	mov	r1, r9
 8007a66:	4640      	mov	r0, r8
 8007a68:	47d0      	blx	sl
 8007a6a:	3001      	adds	r0, #1
 8007a6c:	d09d      	beq.n	80079aa <_printf_i+0x15a>
 8007a6e:	3501      	adds	r5, #1
 8007a70:	68e3      	ldr	r3, [r4, #12]
 8007a72:	9903      	ldr	r1, [sp, #12]
 8007a74:	1a5b      	subs	r3, r3, r1
 8007a76:	42ab      	cmp	r3, r5
 8007a78:	dcf2      	bgt.n	8007a60 <_printf_i+0x210>
 8007a7a:	e7eb      	b.n	8007a54 <_printf_i+0x204>
 8007a7c:	2500      	movs	r5, #0
 8007a7e:	f104 0619 	add.w	r6, r4, #25
 8007a82:	e7f5      	b.n	8007a70 <_printf_i+0x220>
 8007a84:	08007da2 	.word	0x08007da2
 8007a88:	08007db3 	.word	0x08007db3

08007a8c <memmove>:
 8007a8c:	4288      	cmp	r0, r1
 8007a8e:	b510      	push	{r4, lr}
 8007a90:	eb01 0402 	add.w	r4, r1, r2
 8007a94:	d902      	bls.n	8007a9c <memmove+0x10>
 8007a96:	4284      	cmp	r4, r0
 8007a98:	4623      	mov	r3, r4
 8007a9a:	d807      	bhi.n	8007aac <memmove+0x20>
 8007a9c:	1e43      	subs	r3, r0, #1
 8007a9e:	42a1      	cmp	r1, r4
 8007aa0:	d008      	beq.n	8007ab4 <memmove+0x28>
 8007aa2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007aa6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007aaa:	e7f8      	b.n	8007a9e <memmove+0x12>
 8007aac:	4402      	add	r2, r0
 8007aae:	4601      	mov	r1, r0
 8007ab0:	428a      	cmp	r2, r1
 8007ab2:	d100      	bne.n	8007ab6 <memmove+0x2a>
 8007ab4:	bd10      	pop	{r4, pc}
 8007ab6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007aba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007abe:	e7f7      	b.n	8007ab0 <memmove+0x24>

08007ac0 <_sbrk_r>:
 8007ac0:	b538      	push	{r3, r4, r5, lr}
 8007ac2:	4d06      	ldr	r5, [pc, #24]	@ (8007adc <_sbrk_r+0x1c>)
 8007ac4:	2300      	movs	r3, #0
 8007ac6:	4604      	mov	r4, r0
 8007ac8:	4608      	mov	r0, r1
 8007aca:	602b      	str	r3, [r5, #0]
 8007acc:	f7fb f80a 	bl	8002ae4 <_sbrk>
 8007ad0:	1c43      	adds	r3, r0, #1
 8007ad2:	d102      	bne.n	8007ada <_sbrk_r+0x1a>
 8007ad4:	682b      	ldr	r3, [r5, #0]
 8007ad6:	b103      	cbz	r3, 8007ada <_sbrk_r+0x1a>
 8007ad8:	6023      	str	r3, [r4, #0]
 8007ada:	bd38      	pop	{r3, r4, r5, pc}
 8007adc:	20001b58 	.word	0x20001b58

08007ae0 <_realloc_r>:
 8007ae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ae4:	4607      	mov	r7, r0
 8007ae6:	4614      	mov	r4, r2
 8007ae8:	460d      	mov	r5, r1
 8007aea:	b921      	cbnz	r1, 8007af6 <_realloc_r+0x16>
 8007aec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007af0:	4611      	mov	r1, r2
 8007af2:	f7ff bc5b 	b.w	80073ac <_malloc_r>
 8007af6:	b92a      	cbnz	r2, 8007b04 <_realloc_r+0x24>
 8007af8:	f7ff fbec 	bl	80072d4 <_free_r>
 8007afc:	4625      	mov	r5, r4
 8007afe:	4628      	mov	r0, r5
 8007b00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b04:	f000 f81a 	bl	8007b3c <_malloc_usable_size_r>
 8007b08:	4284      	cmp	r4, r0
 8007b0a:	4606      	mov	r6, r0
 8007b0c:	d802      	bhi.n	8007b14 <_realloc_r+0x34>
 8007b0e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b12:	d8f4      	bhi.n	8007afe <_realloc_r+0x1e>
 8007b14:	4621      	mov	r1, r4
 8007b16:	4638      	mov	r0, r7
 8007b18:	f7ff fc48 	bl	80073ac <_malloc_r>
 8007b1c:	4680      	mov	r8, r0
 8007b1e:	b908      	cbnz	r0, 8007b24 <_realloc_r+0x44>
 8007b20:	4645      	mov	r5, r8
 8007b22:	e7ec      	b.n	8007afe <_realloc_r+0x1e>
 8007b24:	42b4      	cmp	r4, r6
 8007b26:	4622      	mov	r2, r4
 8007b28:	4629      	mov	r1, r5
 8007b2a:	bf28      	it	cs
 8007b2c:	4632      	movcs	r2, r6
 8007b2e:	f7ff fbc3 	bl	80072b8 <memcpy>
 8007b32:	4629      	mov	r1, r5
 8007b34:	4638      	mov	r0, r7
 8007b36:	f7ff fbcd 	bl	80072d4 <_free_r>
 8007b3a:	e7f1      	b.n	8007b20 <_realloc_r+0x40>

08007b3c <_malloc_usable_size_r>:
 8007b3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007b40:	1f18      	subs	r0, r3, #4
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	bfbc      	itt	lt
 8007b46:	580b      	ldrlt	r3, [r1, r0]
 8007b48:	18c0      	addlt	r0, r0, r3
 8007b4a:	4770      	bx	lr

08007b4c <_init>:
 8007b4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b4e:	bf00      	nop
 8007b50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b52:	bc08      	pop	{r3}
 8007b54:	469e      	mov	lr, r3
 8007b56:	4770      	bx	lr

08007b58 <_fini>:
 8007b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007b5a:	bf00      	nop
 8007b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007b5e:	bc08      	pop	{r3}
 8007b60:	469e      	mov	lr, r3
 8007b62:	4770      	bx	lr
