vendor_name = ModelSim
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/Parte A/combinacional.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/Parte A/Waveform.vwf
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/Parte A/combinacional_tb.vhd
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/Parte A/parte_a.bdf
source_file = 1, C:/Users/Tamara/Desktop/Tami/facultad/TyDD2/FPGA/Parte A/db/parte_a.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = parte_a
instance = comp, \led~output , led~output, parte_a, 1
instance = comp, \sw2~input , sw2~input, parte_a, 1
instance = comp, \sw1~input , sw1~input, parte_a, 1
instance = comp, \inst|led~0 , inst|led~0, parte_a, 1
