#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002746a7f9920 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000002746a83abe0_0 .net "PC", 31 0, v000002746a834230_0;  1 drivers
v000002746a83bc20_0 .var "clk", 0 0;
v000002746a83bf40_0 .net "clkout", 0 0, L_000002746a969da0;  1 drivers
v000002746a83a500_0 .net "cycles_consumed", 31 0, v000002746a83be00_0;  1 drivers
v000002746a83a5a0_0 .var "rst", 0 0;
S_000002746a7f9c40 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000002746a7f9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000002746a812a80 .param/l "RType" 0 4 2, C4<000000>;
P_000002746a812ab8 .param/l "add" 0 4 5, C4<100000>;
P_000002746a812af0 .param/l "addi" 0 4 8, C4<001000>;
P_000002746a812b28 .param/l "addu" 0 4 5, C4<100001>;
P_000002746a812b60 .param/l "and_" 0 4 5, C4<100100>;
P_000002746a812b98 .param/l "andi" 0 4 8, C4<001100>;
P_000002746a812bd0 .param/l "beq" 0 4 10, C4<000100>;
P_000002746a812c08 .param/l "bne" 0 4 10, C4<000101>;
P_000002746a812c40 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002746a812c78 .param/l "j" 0 4 12, C4<000010>;
P_000002746a812cb0 .param/l "jal" 0 4 12, C4<000011>;
P_000002746a812ce8 .param/l "jr" 0 4 6, C4<001000>;
P_000002746a812d20 .param/l "lw" 0 4 8, C4<100011>;
P_000002746a812d58 .param/l "nor_" 0 4 5, C4<100111>;
P_000002746a812d90 .param/l "or_" 0 4 5, C4<100101>;
P_000002746a812dc8 .param/l "ori" 0 4 8, C4<001101>;
P_000002746a812e00 .param/l "sgt" 0 4 6, C4<101011>;
P_000002746a812e38 .param/l "sll" 0 4 6, C4<000000>;
P_000002746a812e70 .param/l "slt" 0 4 5, C4<101010>;
P_000002746a812ea8 .param/l "slti" 0 4 8, C4<101010>;
P_000002746a812ee0 .param/l "srl" 0 4 6, C4<000010>;
P_000002746a812f18 .param/l "sub" 0 4 5, C4<100010>;
P_000002746a812f50 .param/l "subu" 0 4 5, C4<100011>;
P_000002746a812f88 .param/l "sw" 0 4 8, C4<101011>;
P_000002746a812fc0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002746a812ff8 .param/l "xori" 0 4 8, C4<001110>;
L_000002746a969d30 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969080 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969160 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969550 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969b00 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969a90 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a968f30 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969a20 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a969da0 .functor OR 1, v000002746a83bc20_0, v000002746a803190_0, C4<0>, C4<0>;
L_000002746a9695c0 .functor OR 1, L_000002746a83ce70, L_000002746a83dff0, C4<0>, C4<0>;
L_000002746a969630 .functor AND 1, L_000002746a83cf10, L_000002746a83dc30, C4<1>, C4<1>;
L_000002746a969010 .functor NOT 1, v000002746a83a5a0_0, C4<0>, C4<0>, C4<0>;
L_000002746a9697f0 .functor OR 1, L_000002746a83df50, L_000002746a83ca10, C4<0>, C4<0>;
L_000002746a968fa0 .functor OR 1, L_000002746a9697f0, L_000002746a83e130, C4<0>, C4<0>;
L_000002746a969780 .functor OR 1, L_000002746a9c7440, L_000002746a9c7bc0, C4<0>, C4<0>;
L_000002746a969400 .functor AND 1, L_000002746a83db90, L_000002746a969780, C4<1>, C4<1>;
L_000002746a9699b0 .functor OR 1, L_000002746a9c7940, L_000002746a9c7800, C4<0>, C4<0>;
L_000002746a9691d0 .functor AND 1, L_000002746a9c6680, L_000002746a9699b0, C4<1>, C4<1>;
L_000002746a9690f0 .functor NOT 1, L_000002746a969da0, C4<0>, C4<0>, C4<0>;
v000002746a834690_0 .net "ALUOp", 3 0, v000002746a802d30_0;  1 drivers
v000002746a8347d0_0 .net "ALUResult", 31 0, v000002746a834f50_0;  1 drivers
v000002746a837160_0 .net "ALUSrc", 0 0, v000002746a8028d0_0;  1 drivers
v000002746a8370c0_0 .net "ALUin2", 31 0, L_000002746a9c6220;  1 drivers
v000002746a837de0_0 .net "MemReadEn", 0 0, v000002746a802f10_0;  1 drivers
v000002746a836760_0 .net "MemWriteEn", 0 0, v000002746a803d70_0;  1 drivers
v000002746a8377a0_0 .net "MemtoReg", 0 0, v000002746a803370_0;  1 drivers
v000002746a837f20_0 .net "PC", 31 0, v000002746a834230_0;  alias, 1 drivers
v000002746a838060_0 .net "PCPlus1", 31 0, L_000002746a83dcd0;  1 drivers
v000002746a837b60_0 .net "PCsrc", 0 0, v000002746a834ff0_0;  1 drivers
v000002746a837ac0_0 .net "RegDst", 0 0, v000002746a803910_0;  1 drivers
v000002746a837840_0 .net "RegWriteEn", 0 0, v000002746a802fb0_0;  1 drivers
v000002746a837fc0_0 .net "WriteRegister", 4 0, L_000002746a83d870;  1 drivers
v000002746a8375c0_0 .net *"_ivl_0", 0 0, L_000002746a969d30;  1 drivers
L_000002746a969ed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002746a837980_0 .net/2u *"_ivl_10", 4 0, L_000002746a969ed0;  1 drivers
L_000002746a96a2c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a837520_0 .net *"_ivl_101", 15 0, L_000002746a96a2c0;  1 drivers
v000002746a8366c0_0 .net *"_ivl_102", 31 0, L_000002746a83d410;  1 drivers
L_000002746a96a308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a8381a0_0 .net *"_ivl_105", 25 0, L_000002746a96a308;  1 drivers
L_000002746a96a350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a8378e0_0 .net/2u *"_ivl_106", 31 0, L_000002746a96a350;  1 drivers
v000002746a8364e0_0 .net *"_ivl_108", 0 0, L_000002746a83cf10;  1 drivers
L_000002746a96a398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000002746a8373e0_0 .net/2u *"_ivl_110", 5 0, L_000002746a96a398;  1 drivers
v000002746a837c00_0 .net *"_ivl_112", 0 0, L_000002746a83dc30;  1 drivers
v000002746a837e80_0 .net *"_ivl_115", 0 0, L_000002746a969630;  1 drivers
v000002746a837700_0 .net *"_ivl_116", 47 0, L_000002746a83d230;  1 drivers
L_000002746a96a3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a8368a0_0 .net *"_ivl_119", 15 0, L_000002746a96a3e0;  1 drivers
L_000002746a969f18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002746a837ca0_0 .net/2u *"_ivl_12", 5 0, L_000002746a969f18;  1 drivers
v000002746a838100_0 .net *"_ivl_120", 47 0, L_000002746a83cc90;  1 drivers
L_000002746a96a428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a836940_0 .net *"_ivl_123", 15 0, L_000002746a96a428;  1 drivers
v000002746a836580_0 .net *"_ivl_125", 0 0, L_000002746a83cdd0;  1 drivers
v000002746a836300_0 .net *"_ivl_126", 31 0, L_000002746a83d370;  1 drivers
v000002746a837480_0 .net *"_ivl_128", 47 0, L_000002746a83e1d0;  1 drivers
v000002746a836d00_0 .net *"_ivl_130", 47 0, L_000002746a83c470;  1 drivers
v000002746a836620_0 .net *"_ivl_132", 47 0, L_000002746a83c5b0;  1 drivers
v000002746a836800_0 .net *"_ivl_134", 47 0, L_000002746a83e090;  1 drivers
v000002746a836bc0_0 .net *"_ivl_14", 0 0, L_000002746a83a960;  1 drivers
v000002746a837200_0 .net *"_ivl_140", 0 0, L_000002746a969010;  1 drivers
L_000002746a96a4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a837020_0 .net/2u *"_ivl_142", 31 0, L_000002746a96a4b8;  1 drivers
L_000002746a96a590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000002746a837660_0 .net/2u *"_ivl_146", 5 0, L_000002746a96a590;  1 drivers
v000002746a8363a0_0 .net *"_ivl_148", 0 0, L_000002746a83df50;  1 drivers
L_000002746a96a5d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000002746a836440_0 .net/2u *"_ivl_150", 5 0, L_000002746a96a5d8;  1 drivers
v000002746a8372a0_0 .net *"_ivl_152", 0 0, L_000002746a83ca10;  1 drivers
v000002746a836a80_0 .net *"_ivl_155", 0 0, L_000002746a9697f0;  1 drivers
L_000002746a96a620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000002746a837a20_0 .net/2u *"_ivl_156", 5 0, L_000002746a96a620;  1 drivers
v000002746a836da0_0 .net *"_ivl_158", 0 0, L_000002746a83e130;  1 drivers
L_000002746a969f60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000002746a837d40_0 .net/2u *"_ivl_16", 4 0, L_000002746a969f60;  1 drivers
v000002746a8369e0_0 .net *"_ivl_161", 0 0, L_000002746a968fa0;  1 drivers
L_000002746a96a668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a837340_0 .net/2u *"_ivl_162", 15 0, L_000002746a96a668;  1 drivers
v000002746a836f80_0 .net *"_ivl_164", 31 0, L_000002746a83c970;  1 drivers
v000002746a836b20_0 .net *"_ivl_167", 0 0, L_000002746a83cbf0;  1 drivers
v000002746a836c60_0 .net *"_ivl_168", 15 0, L_000002746a83d4b0;  1 drivers
v000002746a836e40_0 .net *"_ivl_170", 31 0, L_000002746a83d910;  1 drivers
v000002746a836ee0_0 .net *"_ivl_174", 31 0, L_000002746a83d190;  1 drivers
L_000002746a96a6b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a839030_0 .net *"_ivl_177", 25 0, L_000002746a96a6b0;  1 drivers
L_000002746a96a6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a839210_0 .net/2u *"_ivl_178", 31 0, L_000002746a96a6f8;  1 drivers
v000002746a83a070_0 .net *"_ivl_180", 0 0, L_000002746a83db90;  1 drivers
L_000002746a96a740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002746a839170_0 .net/2u *"_ivl_182", 5 0, L_000002746a96a740;  1 drivers
v000002746a838f90_0 .net *"_ivl_184", 0 0, L_000002746a9c7440;  1 drivers
L_000002746a96a788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002746a839530_0 .net/2u *"_ivl_186", 5 0, L_000002746a96a788;  1 drivers
v000002746a839d50_0 .net *"_ivl_188", 0 0, L_000002746a9c7bc0;  1 drivers
v000002746a8392b0_0 .net *"_ivl_19", 4 0, L_000002746a83ac80;  1 drivers
v000002746a838c70_0 .net *"_ivl_191", 0 0, L_000002746a969780;  1 drivers
v000002746a838950_0 .net *"_ivl_193", 0 0, L_000002746a969400;  1 drivers
L_000002746a96a7d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002746a8386d0_0 .net/2u *"_ivl_194", 5 0, L_000002746a96a7d0;  1 drivers
v000002746a838b30_0 .net *"_ivl_196", 0 0, L_000002746a9c73a0;  1 drivers
L_000002746a96a818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002746a8393f0_0 .net/2u *"_ivl_198", 31 0, L_000002746a96a818;  1 drivers
L_000002746a969e88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002746a8395d0_0 .net/2u *"_ivl_2", 5 0, L_000002746a969e88;  1 drivers
v000002746a838810_0 .net *"_ivl_20", 4 0, L_000002746a83ad20;  1 drivers
v000002746a8384f0_0 .net *"_ivl_200", 31 0, L_000002746a9c62c0;  1 drivers
v000002746a8390d0_0 .net *"_ivl_204", 31 0, L_000002746a9c78a0;  1 drivers
L_000002746a96a860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a838590_0 .net *"_ivl_207", 25 0, L_000002746a96a860;  1 drivers
L_000002746a96a8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a838db0_0 .net/2u *"_ivl_208", 31 0, L_000002746a96a8a8;  1 drivers
v000002746a8397b0_0 .net *"_ivl_210", 0 0, L_000002746a9c6680;  1 drivers
L_000002746a96a8f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002746a8389f0_0 .net/2u *"_ivl_212", 5 0, L_000002746a96a8f0;  1 drivers
v000002746a839b70_0 .net *"_ivl_214", 0 0, L_000002746a9c7940;  1 drivers
L_000002746a96a938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002746a838770_0 .net/2u *"_ivl_216", 5 0, L_000002746a96a938;  1 drivers
v000002746a838ef0_0 .net *"_ivl_218", 0 0, L_000002746a9c7800;  1 drivers
v000002746a839670_0 .net *"_ivl_221", 0 0, L_000002746a9699b0;  1 drivers
v000002746a839ad0_0 .net *"_ivl_223", 0 0, L_000002746a9691d0;  1 drivers
L_000002746a96a980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002746a838e50_0 .net/2u *"_ivl_224", 5 0, L_000002746a96a980;  1 drivers
v000002746a838a90_0 .net *"_ivl_226", 0 0, L_000002746a9c5f00;  1 drivers
v000002746a839a30_0 .net *"_ivl_228", 31 0, L_000002746a9c5fa0;  1 drivers
v000002746a839850_0 .net *"_ivl_24", 0 0, L_000002746a969160;  1 drivers
L_000002746a969fa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002746a839cb0_0 .net/2u *"_ivl_26", 4 0, L_000002746a969fa8;  1 drivers
v000002746a839350_0 .net *"_ivl_29", 4 0, L_000002746a83af00;  1 drivers
v000002746a8383b0_0 .net *"_ivl_32", 0 0, L_000002746a969550;  1 drivers
L_000002746a969ff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000002746a839df0_0 .net/2u *"_ivl_34", 4 0, L_000002746a969ff0;  1 drivers
v000002746a839490_0 .net *"_ivl_37", 4 0, L_000002746a83c330;  1 drivers
v000002746a839710_0 .net *"_ivl_40", 0 0, L_000002746a969b00;  1 drivers
L_000002746a96a038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a8398f0_0 .net/2u *"_ivl_42", 15 0, L_000002746a96a038;  1 drivers
v000002746a838bd0_0 .net *"_ivl_45", 15 0, L_000002746a83d690;  1 drivers
v000002746a839f30_0 .net *"_ivl_48", 0 0, L_000002746a969a90;  1 drivers
v000002746a83a110_0 .net *"_ivl_5", 5 0, L_000002746a83c080;  1 drivers
L_000002746a96a080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a838d10_0 .net/2u *"_ivl_50", 36 0, L_000002746a96a080;  1 drivers
L_000002746a96a0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a839e90_0 .net/2u *"_ivl_52", 31 0, L_000002746a96a0c8;  1 drivers
v000002746a839990_0 .net *"_ivl_55", 4 0, L_000002746a83d550;  1 drivers
v000002746a8388b0_0 .net *"_ivl_56", 36 0, L_000002746a83cfb0;  1 drivers
v000002746a839c10_0 .net *"_ivl_58", 36 0, L_000002746a83d730;  1 drivers
v000002746a839fd0_0 .net *"_ivl_62", 0 0, L_000002746a968f30;  1 drivers
L_000002746a96a110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000002746a83a1b0_0 .net/2u *"_ivl_64", 5 0, L_000002746a96a110;  1 drivers
v000002746a838310_0 .net *"_ivl_67", 5 0, L_000002746a83c6f0;  1 drivers
v000002746a838450_0 .net *"_ivl_70", 0 0, L_000002746a969a20;  1 drivers
L_000002746a96a158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a838630_0 .net/2u *"_ivl_72", 57 0, L_000002746a96a158;  1 drivers
L_000002746a96a1a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a83c120_0 .net/2u *"_ivl_74", 31 0, L_000002746a96a1a0;  1 drivers
v000002746a83a820_0 .net *"_ivl_77", 25 0, L_000002746a83d5f0;  1 drivers
v000002746a83b2c0_0 .net *"_ivl_78", 57 0, L_000002746a83de10;  1 drivers
v000002746a83b7c0_0 .net *"_ivl_8", 0 0, L_000002746a969080;  1 drivers
v000002746a83b0e0_0 .net *"_ivl_80", 57 0, L_000002746a83c650;  1 drivers
L_000002746a96a1e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002746a83b400_0 .net/2u *"_ivl_84", 31 0, L_000002746a96a1e8;  1 drivers
L_000002746a96a230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000002746a83bb80_0 .net/2u *"_ivl_88", 5 0, L_000002746a96a230;  1 drivers
v000002746a83a320_0 .net *"_ivl_90", 0 0, L_000002746a83ce70;  1 drivers
L_000002746a96a278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000002746a83b360_0 .net/2u *"_ivl_92", 5 0, L_000002746a96a278;  1 drivers
v000002746a83a8c0_0 .net *"_ivl_94", 0 0, L_000002746a83dff0;  1 drivers
v000002746a83b5e0_0 .net *"_ivl_97", 0 0, L_000002746a9695c0;  1 drivers
v000002746a83bae0_0 .net *"_ivl_98", 47 0, L_000002746a83d9b0;  1 drivers
v000002746a83aa00_0 .net "adderResult", 31 0, L_000002746a83c510;  1 drivers
v000002746a83b4a0_0 .net "address", 31 0, L_000002746a83d7d0;  1 drivers
v000002746a83b860_0 .net "clk", 0 0, L_000002746a969da0;  alias, 1 drivers
v000002746a83be00_0 .var "cycles_consumed", 31 0;
v000002746a83afa0_0 .net "extImm", 31 0, L_000002746a83cd30;  1 drivers
v000002746a83b540_0 .net "funct", 5 0, L_000002746a83deb0;  1 drivers
v000002746a83ae60_0 .net "hlt", 0 0, v000002746a803190_0;  1 drivers
v000002746a83aaa0_0 .net "imm", 15 0, L_000002746a83c3d0;  1 drivers
v000002746a83bcc0_0 .net "immediate", 31 0, L_000002746a9c7300;  1 drivers
v000002746a83b720_0 .net "input_clk", 0 0, v000002746a83bc20_0;  1 drivers
v000002746a83b680_0 .net "instruction", 31 0, L_000002746a83c830;  1 drivers
v000002746a83a780_0 .net "memoryReadData", 31 0, v000002746a833fb0_0;  1 drivers
v000002746a83c1c0_0 .net "nextPC", 31 0, L_000002746a83da50;  1 drivers
v000002746a83b900_0 .net "opcode", 5 0, L_000002746a83a6e0;  1 drivers
v000002746a83b9a0_0 .net "rd", 4 0, L_000002746a83adc0;  1 drivers
v000002746a83ba40_0 .net "readData1", 31 0, L_000002746a969710;  1 drivers
v000002746a83bd60_0 .net "readData1_w", 31 0, L_000002746a9c79e0;  1 drivers
v000002746a83b220_0 .net "readData2", 31 0, L_000002746a968ec0;  1 drivers
v000002746a83bfe0_0 .net "rs", 4 0, L_000002746a83b040;  1 drivers
v000002746a83b180_0 .net "rst", 0 0, v000002746a83a5a0_0;  1 drivers
v000002746a83bea0_0 .net "rt", 4 0, L_000002746a83d2d0;  1 drivers
v000002746a83a3c0_0 .net "shamt", 31 0, L_000002746a83d050;  1 drivers
v000002746a83ab40_0 .net "wire_instruction", 31 0, L_000002746a9696a0;  1 drivers
v000002746a83a640_0 .net "writeData", 31 0, L_000002746a9c65e0;  1 drivers
v000002746a83a460_0 .net "zero", 0 0, L_000002746a9c60e0;  1 drivers
L_000002746a83c080 .part L_000002746a83c830, 26, 6;
L_000002746a83a6e0 .functor MUXZ 6, L_000002746a83c080, L_000002746a969e88, L_000002746a969d30, C4<>;
L_000002746a83a960 .cmp/eq 6, L_000002746a83a6e0, L_000002746a969f18;
L_000002746a83ac80 .part L_000002746a83c830, 11, 5;
L_000002746a83ad20 .functor MUXZ 5, L_000002746a83ac80, L_000002746a969f60, L_000002746a83a960, C4<>;
L_000002746a83adc0 .functor MUXZ 5, L_000002746a83ad20, L_000002746a969ed0, L_000002746a969080, C4<>;
L_000002746a83af00 .part L_000002746a83c830, 21, 5;
L_000002746a83b040 .functor MUXZ 5, L_000002746a83af00, L_000002746a969fa8, L_000002746a969160, C4<>;
L_000002746a83c330 .part L_000002746a83c830, 16, 5;
L_000002746a83d2d0 .functor MUXZ 5, L_000002746a83c330, L_000002746a969ff0, L_000002746a969550, C4<>;
L_000002746a83d690 .part L_000002746a83c830, 0, 16;
L_000002746a83c3d0 .functor MUXZ 16, L_000002746a83d690, L_000002746a96a038, L_000002746a969b00, C4<>;
L_000002746a83d550 .part L_000002746a83c830, 6, 5;
L_000002746a83cfb0 .concat [ 5 32 0 0], L_000002746a83d550, L_000002746a96a0c8;
L_000002746a83d730 .functor MUXZ 37, L_000002746a83cfb0, L_000002746a96a080, L_000002746a969a90, C4<>;
L_000002746a83d050 .part L_000002746a83d730, 0, 32;
L_000002746a83c6f0 .part L_000002746a83c830, 0, 6;
L_000002746a83deb0 .functor MUXZ 6, L_000002746a83c6f0, L_000002746a96a110, L_000002746a968f30, C4<>;
L_000002746a83d5f0 .part L_000002746a83c830, 0, 26;
L_000002746a83de10 .concat [ 26 32 0 0], L_000002746a83d5f0, L_000002746a96a1a0;
L_000002746a83c650 .functor MUXZ 58, L_000002746a83de10, L_000002746a96a158, L_000002746a969a20, C4<>;
L_000002746a83d7d0 .part L_000002746a83c650, 0, 32;
L_000002746a83dcd0 .arith/sum 32, v000002746a834230_0, L_000002746a96a1e8;
L_000002746a83ce70 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a230;
L_000002746a83dff0 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a278;
L_000002746a83d9b0 .concat [ 32 16 0 0], L_000002746a83d7d0, L_000002746a96a2c0;
L_000002746a83d410 .concat [ 6 26 0 0], L_000002746a83a6e0, L_000002746a96a308;
L_000002746a83cf10 .cmp/eq 32, L_000002746a83d410, L_000002746a96a350;
L_000002746a83dc30 .cmp/eq 6, L_000002746a83deb0, L_000002746a96a398;
L_000002746a83d230 .concat [ 32 16 0 0], L_000002746a969710, L_000002746a96a3e0;
L_000002746a83cc90 .concat [ 32 16 0 0], v000002746a834230_0, L_000002746a96a428;
L_000002746a83cdd0 .part L_000002746a83c3d0, 15, 1;
LS_000002746a83d370_0_0 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_4 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_8 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_12 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_16 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_20 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_24 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_0_28 .concat [ 1 1 1 1], L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0, L_000002746a83cdd0;
LS_000002746a83d370_1_0 .concat [ 4 4 4 4], LS_000002746a83d370_0_0, LS_000002746a83d370_0_4, LS_000002746a83d370_0_8, LS_000002746a83d370_0_12;
LS_000002746a83d370_1_4 .concat [ 4 4 4 4], LS_000002746a83d370_0_16, LS_000002746a83d370_0_20, LS_000002746a83d370_0_24, LS_000002746a83d370_0_28;
L_000002746a83d370 .concat [ 16 16 0 0], LS_000002746a83d370_1_0, LS_000002746a83d370_1_4;
L_000002746a83e1d0 .concat [ 16 32 0 0], L_000002746a83c3d0, L_000002746a83d370;
L_000002746a83c470 .arith/sum 48, L_000002746a83cc90, L_000002746a83e1d0;
L_000002746a83c5b0 .functor MUXZ 48, L_000002746a83c470, L_000002746a83d230, L_000002746a969630, C4<>;
L_000002746a83e090 .functor MUXZ 48, L_000002746a83c5b0, L_000002746a83d9b0, L_000002746a9695c0, C4<>;
L_000002746a83c510 .part L_000002746a83e090, 0, 32;
L_000002746a83da50 .functor MUXZ 32, L_000002746a83dcd0, L_000002746a83c510, v000002746a834ff0_0, C4<>;
L_000002746a83c830 .functor MUXZ 32, L_000002746a9696a0, L_000002746a96a4b8, L_000002746a969010, C4<>;
L_000002746a83df50 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a590;
L_000002746a83ca10 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a5d8;
L_000002746a83e130 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a620;
L_000002746a83c970 .concat [ 16 16 0 0], L_000002746a83c3d0, L_000002746a96a668;
L_000002746a83cbf0 .part L_000002746a83c3d0, 15, 1;
LS_000002746a83d4b0_0_0 .concat [ 1 1 1 1], L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0;
LS_000002746a83d4b0_0_4 .concat [ 1 1 1 1], L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0;
LS_000002746a83d4b0_0_8 .concat [ 1 1 1 1], L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0;
LS_000002746a83d4b0_0_12 .concat [ 1 1 1 1], L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0, L_000002746a83cbf0;
L_000002746a83d4b0 .concat [ 4 4 4 4], LS_000002746a83d4b0_0_0, LS_000002746a83d4b0_0_4, LS_000002746a83d4b0_0_8, LS_000002746a83d4b0_0_12;
L_000002746a83d910 .concat [ 16 16 0 0], L_000002746a83c3d0, L_000002746a83d4b0;
L_000002746a83cd30 .functor MUXZ 32, L_000002746a83d910, L_000002746a83c970, L_000002746a968fa0, C4<>;
L_000002746a83d190 .concat [ 6 26 0 0], L_000002746a83a6e0, L_000002746a96a6b0;
L_000002746a83db90 .cmp/eq 32, L_000002746a83d190, L_000002746a96a6f8;
L_000002746a9c7440 .cmp/eq 6, L_000002746a83deb0, L_000002746a96a740;
L_000002746a9c7bc0 .cmp/eq 6, L_000002746a83deb0, L_000002746a96a788;
L_000002746a9c73a0 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a7d0;
L_000002746a9c62c0 .functor MUXZ 32, L_000002746a83cd30, L_000002746a96a818, L_000002746a9c73a0, C4<>;
L_000002746a9c7300 .functor MUXZ 32, L_000002746a9c62c0, L_000002746a83d050, L_000002746a969400, C4<>;
L_000002746a9c78a0 .concat [ 6 26 0 0], L_000002746a83a6e0, L_000002746a96a860;
L_000002746a9c6680 .cmp/eq 32, L_000002746a9c78a0, L_000002746a96a8a8;
L_000002746a9c7940 .cmp/eq 6, L_000002746a83deb0, L_000002746a96a8f0;
L_000002746a9c7800 .cmp/eq 6, L_000002746a83deb0, L_000002746a96a938;
L_000002746a9c5f00 .cmp/eq 6, L_000002746a83a6e0, L_000002746a96a980;
L_000002746a9c5fa0 .functor MUXZ 32, L_000002746a969710, v000002746a834230_0, L_000002746a9c5f00, C4<>;
L_000002746a9c79e0 .functor MUXZ 32, L_000002746a9c5fa0, L_000002746a968ec0, L_000002746a9691d0, C4<>;
S_000002746a7f9dd0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002746a80a8f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002746a969940 .functor NOT 1, v000002746a8028d0_0, C4<0>, C4<0>, C4<0>;
v000002746a803b90_0 .net *"_ivl_0", 0 0, L_000002746a969940;  1 drivers
v000002746a803c30_0 .net "in1", 31 0, L_000002746a968ec0;  alias, 1 drivers
v000002746a802bf0_0 .net "in2", 31 0, L_000002746a9c7300;  alias, 1 drivers
v000002746a803cd0_0 .net "out", 31 0, L_000002746a9c6220;  alias, 1 drivers
v000002746a803690_0 .net "s", 0 0, v000002746a8028d0_0;  alias, 1 drivers
L_000002746a9c6220 .functor MUXZ 32, L_000002746a9c7300, L_000002746a968ec0, L_000002746a969940, C4<>;
S_000002746a7a3510 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002746a960090 .param/l "RType" 0 4 2, C4<000000>;
P_000002746a9600c8 .param/l "add" 0 4 5, C4<100000>;
P_000002746a960100 .param/l "addi" 0 4 8, C4<001000>;
P_000002746a960138 .param/l "addu" 0 4 5, C4<100001>;
P_000002746a960170 .param/l "and_" 0 4 5, C4<100100>;
P_000002746a9601a8 .param/l "andi" 0 4 8, C4<001100>;
P_000002746a9601e0 .param/l "beq" 0 4 10, C4<000100>;
P_000002746a960218 .param/l "bne" 0 4 10, C4<000101>;
P_000002746a960250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002746a960288 .param/l "j" 0 4 12, C4<000010>;
P_000002746a9602c0 .param/l "jal" 0 4 12, C4<000011>;
P_000002746a9602f8 .param/l "jr" 0 4 6, C4<001000>;
P_000002746a960330 .param/l "lw" 0 4 8, C4<100011>;
P_000002746a960368 .param/l "nor_" 0 4 5, C4<100111>;
P_000002746a9603a0 .param/l "or_" 0 4 5, C4<100101>;
P_000002746a9603d8 .param/l "ori" 0 4 8, C4<001101>;
P_000002746a960410 .param/l "sgt" 0 4 6, C4<101011>;
P_000002746a960448 .param/l "sll" 0 4 6, C4<000000>;
P_000002746a960480 .param/l "slt" 0 4 5, C4<101010>;
P_000002746a9604b8 .param/l "slti" 0 4 8, C4<101010>;
P_000002746a9604f0 .param/l "srl" 0 4 6, C4<000010>;
P_000002746a960528 .param/l "sub" 0 4 5, C4<100010>;
P_000002746a960560 .param/l "subu" 0 4 5, C4<100011>;
P_000002746a960598 .param/l "sw" 0 4 8, C4<101011>;
P_000002746a9605d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000002746a960608 .param/l "xori" 0 4 8, C4<001110>;
v000002746a802d30_0 .var "ALUOp", 3 0;
v000002746a8028d0_0 .var "ALUSrc", 0 0;
v000002746a802f10_0 .var "MemReadEn", 0 0;
v000002746a803d70_0 .var "MemWriteEn", 0 0;
v000002746a803370_0 .var "MemtoReg", 0 0;
v000002746a803910_0 .var "RegDst", 0 0;
v000002746a802fb0_0 .var "RegWriteEn", 0 0;
v000002746a803ff0_0 .net "funct", 5 0, L_000002746a83deb0;  alias, 1 drivers
v000002746a803190_0 .var "hlt", 0 0;
v000002746a802790_0 .net "opcode", 5 0, L_000002746a83a6e0;  alias, 1 drivers
v000002746a8039b0_0 .net "rst", 0 0, v000002746a83a5a0_0;  alias, 1 drivers
E_000002746a80a930 .event anyedge, v000002746a8039b0_0, v000002746a802790_0, v000002746a803ff0_0;
S_000002746a7a36a0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000002746a80b1f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000002746a9696a0 .functor BUFZ 32, L_000002746a83daf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002746a804310_0 .net "Data_Out", 31 0, L_000002746a9696a0;  alias, 1 drivers
v000002746a8034b0 .array "InstMem", 2047 0, 31 0;
v000002746a803230_0 .net *"_ivl_0", 31 0, L_000002746a83daf0;  1 drivers
v000002746a8043b0_0 .net *"_ivl_3", 10 0, L_000002746a83dd70;  1 drivers
v000002746a8035f0_0 .net *"_ivl_4", 12 0, L_000002746a83c790;  1 drivers
L_000002746a96a470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746a803e10_0 .net *"_ivl_7", 1 0, L_000002746a96a470;  1 drivers
v000002746a802650_0 .net "addr", 31 0, v000002746a834230_0;  alias, 1 drivers
v000002746a8044f0_0 .var/i "i", 31 0;
L_000002746a83daf0 .array/port v000002746a8034b0, L_000002746a83c790;
L_000002746a83dd70 .part v000002746a834230_0, 0, 11;
L_000002746a83c790 .concat [ 11 2 0 0], L_000002746a83dd70, L_000002746a96a470;
S_000002746a7529c0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000002746a969710 .functor BUFZ 32, L_000002746a83cab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002746a968ec0 .functor BUFZ 32, L_000002746a83cb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002746a803050_0 .net *"_ivl_0", 31 0, L_000002746a83cab0;  1 drivers
v000002746a7e73c0_0 .net *"_ivl_10", 6 0, L_000002746a83c8d0;  1 drivers
L_000002746a96a548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746a7e7aa0_0 .net *"_ivl_13", 1 0, L_000002746a96a548;  1 drivers
v000002746a835bd0_0 .net *"_ivl_2", 6 0, L_000002746a83d0f0;  1 drivers
L_000002746a96a500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002746a8340f0_0 .net *"_ivl_5", 1 0, L_000002746a96a500;  1 drivers
v000002746a835590_0 .net *"_ivl_8", 31 0, L_000002746a83cb50;  1 drivers
v000002746a835630_0 .net "clk", 0 0, L_000002746a969da0;  alias, 1 drivers
v000002746a834910_0 .var/i "i", 31 0;
v000002746a834e10_0 .net "readData1", 31 0, L_000002746a969710;  alias, 1 drivers
v000002746a834870_0 .net "readData2", 31 0, L_000002746a968ec0;  alias, 1 drivers
v000002746a835b30_0 .net "readRegister1", 4 0, L_000002746a83b040;  alias, 1 drivers
v000002746a8353b0_0 .net "readRegister2", 4 0, L_000002746a83d2d0;  alias, 1 drivers
v000002746a8342d0 .array "registers", 31 0, 31 0;
v000002746a834af0_0 .net "rst", 0 0, v000002746a83a5a0_0;  alias, 1 drivers
v000002746a834cd0_0 .net "we", 0 0, v000002746a802fb0_0;  alias, 1 drivers
v000002746a834c30_0 .net "writeData", 31 0, L_000002746a9c65e0;  alias, 1 drivers
v000002746a834730_0 .net "writeRegister", 4 0, L_000002746a83d870;  alias, 1 drivers
E_000002746a80b0b0/0 .event negedge, v000002746a8039b0_0;
E_000002746a80b0b0/1 .event posedge, v000002746a835630_0;
E_000002746a80b0b0 .event/or E_000002746a80b0b0/0, E_000002746a80b0b0/1;
L_000002746a83cab0 .array/port v000002746a8342d0, L_000002746a83d0f0;
L_000002746a83d0f0 .concat [ 5 2 0 0], L_000002746a83b040, L_000002746a96a500;
L_000002746a83cb50 .array/port v000002746a8342d0, L_000002746a83c8d0;
L_000002746a83c8d0 .concat [ 5 2 0 0], L_000002746a83d2d0, L_000002746a96a548;
S_000002746a752b50 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000002746a7529c0;
 .timescale 0 0;
v000002746a802a10_0 .var/i "i", 31 0;
S_000002746a7a13b0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000002746a80b5b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000002746a969b70 .functor NOT 1, v000002746a803910_0, C4<0>, C4<0>, C4<0>;
v000002746a834550_0 .net *"_ivl_0", 0 0, L_000002746a969b70;  1 drivers
v000002746a833d30_0 .net "in1", 4 0, L_000002746a83d2d0;  alias, 1 drivers
v000002746a834b90_0 .net "in2", 4 0, L_000002746a83adc0;  alias, 1 drivers
v000002746a834d70_0 .net "out", 4 0, L_000002746a83d870;  alias, 1 drivers
v000002746a835270_0 .net "s", 0 0, v000002746a803910_0;  alias, 1 drivers
L_000002746a83d870 .functor MUXZ 5, L_000002746a83adc0, L_000002746a83d2d0, L_000002746a969b70, C4<>;
S_000002746a7a1540 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000002746a80b4f0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000002746a969470 .functor NOT 1, v000002746a803370_0, C4<0>, C4<0>, C4<0>;
v000002746a8356d0_0 .net *"_ivl_0", 0 0, L_000002746a969470;  1 drivers
v000002746a8349b0_0 .net "in1", 31 0, v000002746a834f50_0;  alias, 1 drivers
v000002746a835090_0 .net "in2", 31 0, v000002746a833fb0_0;  alias, 1 drivers
v000002746a835130_0 .net "out", 31 0, L_000002746a9c65e0;  alias, 1 drivers
v000002746a834eb0_0 .net "s", 0 0, v000002746a803370_0;  alias, 1 drivers
L_000002746a9c65e0 .functor MUXZ 32, v000002746a833fb0_0, v000002746a834f50_0, L_000002746a969470, C4<>;
S_000002746a78b560 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000002746a78b6f0 .param/l "ADD" 0 9 12, C4<0000>;
P_000002746a78b728 .param/l "AND" 0 9 12, C4<0010>;
P_000002746a78b760 .param/l "NOR" 0 9 12, C4<0101>;
P_000002746a78b798 .param/l "OR" 0 9 12, C4<0011>;
P_000002746a78b7d0 .param/l "SGT" 0 9 12, C4<0111>;
P_000002746a78b808 .param/l "SLL" 0 9 12, C4<1000>;
P_000002746a78b840 .param/l "SLT" 0 9 12, C4<0110>;
P_000002746a78b878 .param/l "SRL" 0 9 12, C4<1001>;
P_000002746a78b8b0 .param/l "SUB" 0 9 12, C4<0001>;
P_000002746a78b8e8 .param/l "XOR" 0 9 12, C4<0100>;
P_000002746a78b920 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000002746a78b958 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000002746a96a9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002746a835770_0 .net/2u *"_ivl_0", 31 0, L_000002746a96a9c8;  1 drivers
v000002746a834a50_0 .net "opSel", 3 0, v000002746a802d30_0;  alias, 1 drivers
v000002746a8351d0_0 .net "operand1", 31 0, L_000002746a9c79e0;  alias, 1 drivers
v000002746a835310_0 .net "operand2", 31 0, L_000002746a9c6220;  alias, 1 drivers
v000002746a834f50_0 .var "result", 31 0;
v000002746a8345f0_0 .net "zero", 0 0, L_000002746a9c60e0;  alias, 1 drivers
E_000002746a80acf0 .event anyedge, v000002746a802d30_0, v000002746a8351d0_0, v000002746a803cd0_0;
L_000002746a9c60e0 .cmp/eq 32, v000002746a834f50_0, L_000002746a96a9c8;
S_000002746a7cfa00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000002746a835cf0 .param/l "RType" 0 4 2, C4<000000>;
P_000002746a835d28 .param/l "add" 0 4 5, C4<100000>;
P_000002746a835d60 .param/l "addi" 0 4 8, C4<001000>;
P_000002746a835d98 .param/l "addu" 0 4 5, C4<100001>;
P_000002746a835dd0 .param/l "and_" 0 4 5, C4<100100>;
P_000002746a835e08 .param/l "andi" 0 4 8, C4<001100>;
P_000002746a835e40 .param/l "beq" 0 4 10, C4<000100>;
P_000002746a835e78 .param/l "bne" 0 4 10, C4<000101>;
P_000002746a835eb0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000002746a835ee8 .param/l "j" 0 4 12, C4<000010>;
P_000002746a835f20 .param/l "jal" 0 4 12, C4<000011>;
P_000002746a835f58 .param/l "jr" 0 4 6, C4<001000>;
P_000002746a835f90 .param/l "lw" 0 4 8, C4<100011>;
P_000002746a835fc8 .param/l "nor_" 0 4 5, C4<100111>;
P_000002746a836000 .param/l "or_" 0 4 5, C4<100101>;
P_000002746a836038 .param/l "ori" 0 4 8, C4<001101>;
P_000002746a836070 .param/l "sgt" 0 4 6, C4<101011>;
P_000002746a8360a8 .param/l "sll" 0 4 6, C4<000000>;
P_000002746a8360e0 .param/l "slt" 0 4 5, C4<101010>;
P_000002746a836118 .param/l "slti" 0 4 8, C4<101010>;
P_000002746a836150 .param/l "srl" 0 4 6, C4<000010>;
P_000002746a836188 .param/l "sub" 0 4 5, C4<100010>;
P_000002746a8361c0 .param/l "subu" 0 4 5, C4<100011>;
P_000002746a8361f8 .param/l "sw" 0 4 8, C4<101011>;
P_000002746a836230 .param/l "xor_" 0 4 5, C4<100110>;
P_000002746a836268 .param/l "xori" 0 4 8, C4<001110>;
v000002746a834ff0_0 .var "PCsrc", 0 0;
v000002746a835450_0 .net "funct", 5 0, L_000002746a83deb0;  alias, 1 drivers
v000002746a833dd0_0 .net "opcode", 5 0, L_000002746a83a6e0;  alias, 1 drivers
v000002746a835810_0 .net "operand1", 31 0, L_000002746a969710;  alias, 1 drivers
v000002746a834410_0 .net "operand2", 31 0, L_000002746a9c6220;  alias, 1 drivers
v000002746a8354f0_0 .net "rst", 0 0, v000002746a83a5a0_0;  alias, 1 drivers
E_000002746a80a9b0/0 .event anyedge, v000002746a8039b0_0, v000002746a802790_0, v000002746a834e10_0, v000002746a803cd0_0;
E_000002746a80a9b0/1 .event anyedge, v000002746a803ff0_0;
E_000002746a80a9b0 .event/or E_000002746a80a9b0/0, E_000002746a80a9b0/1;
S_000002746a7cfb90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000002746a8358b0 .array "DataMem", 2047 0, 31 0;
v000002746a835950_0 .net "address", 31 0, v000002746a834f50_0;  alias, 1 drivers
v000002746a833e70_0 .net "clock", 0 0, L_000002746a9690f0;  1 drivers
v000002746a833f10_0 .net "data", 31 0, L_000002746a968ec0;  alias, 1 drivers
v000002746a8359f0_0 .var/i "i", 31 0;
v000002746a833fb0_0 .var "q", 31 0;
v000002746a835a90_0 .net "rden", 0 0, v000002746a802f10_0;  alias, 1 drivers
v000002746a834050_0 .net "wren", 0 0, v000002746a803d70_0;  alias, 1 drivers
E_000002746a80ad70 .event posedge, v000002746a833e70_0;
S_000002746a7ba890 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000002746a7f9c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000002746a80b5f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000002746a834190_0 .net "PCin", 31 0, L_000002746a83da50;  alias, 1 drivers
v000002746a834230_0 .var "PCout", 31 0;
v000002746a834370_0 .net "clk", 0 0, L_000002746a969da0;  alias, 1 drivers
v000002746a8344b0_0 .net "rst", 0 0, v000002746a83a5a0_0;  alias, 1 drivers
    .scope S_000002746a7cfa00;
T_0 ;
    %wait E_000002746a80a9b0;
    %load/vec4 v000002746a8354f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002746a834ff0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002746a833dd0_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000002746a835810_0;
    %load/vec4 v000002746a834410_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000002746a833dd0_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000002746a835810_0;
    %load/vec4 v000002746a834410_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000002746a833dd0_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000002746a833dd0_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000002746a833dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000002746a835450_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000002746a834ff0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002746a7ba890;
T_1 ;
    %wait E_000002746a80b0b0;
    %load/vec4 v000002746a8344b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002746a834230_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002746a834190_0;
    %assign/vec4 v000002746a834230_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002746a7a36a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746a8044f0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000002746a8044f0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002746a8044f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %load/vec4 v000002746a8044f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746a8044f0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 537067521, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 537264173, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 201326598, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 134217741, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 6301728, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 4397088, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 10489888, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 277217282, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 134217734, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 65011720, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8034b0, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002746a7a3510;
T_3 ;
    %wait E_000002746a80a930;
    %load/vec4 v000002746a8039b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000002746a803190_0, 0;
    %split/vec4 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002746a803d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002746a803370_0, 0;
    %split/vec4 1;
    %assign/vec4 v000002746a802f10_0, 0;
    %assign/vec4 v000002746a803910_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000002746a803190_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000002746a802d30_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000002746a8028d0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002746a802fb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002746a803d70_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002746a803370_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000002746a802f10_0, 0, 1;
    %store/vec4 v000002746a803910_0, 0, 1;
    %load/vec4 v000002746a802790_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a803190_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a803910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %load/vec4 v000002746a803ff0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a803910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002746a803910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802f10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a802fb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a803370_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a803d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002746a8028d0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000002746a802d30_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002746a7529c0;
T_4 ;
    %wait E_000002746a80b0b0;
    %fork t_1, S_000002746a752b50;
    %jmp t_0;
    .scope S_000002746a752b50;
t_1 ;
    %load/vec4 v000002746a834af0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746a802a10_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002746a802a10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002746a802a10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8342d0, 0, 4;
    %load/vec4 v000002746a802a10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746a802a10_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002746a834cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000002746a834c30_0;
    %load/vec4 v000002746a834730_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8342d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8342d0, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002746a7529c0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002746a7529c0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746a834910_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002746a834910_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000002746a834910_0;
    %ix/getv/s 4, v000002746a834910_0;
    %load/vec4a v000002746a8342d0, 4;
    %ix/getv/s 4, v000002746a834910_0;
    %load/vec4a v000002746a8342d0, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000002746a834910_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746a834910_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000002746a78b560;
T_6 ;
    %wait E_000002746a80acf0;
    %load/vec4 v000002746a834a50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %add;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %sub;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %and;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %or;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %xor;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %or;
    %inv;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000002746a8351d0_0;
    %load/vec4 v000002746a835310_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000002746a835310_0;
    %load/vec4 v000002746a8351d0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000002746a8351d0_0;
    %ix/getv 4, v000002746a835310_0;
    %shiftl 4;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000002746a8351d0_0;
    %ix/getv 4, v000002746a835310_0;
    %shiftr 4;
    %assign/vec4 v000002746a834f50_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000002746a7cfb90;
T_7 ;
    %wait E_000002746a80ad70;
    %load/vec4 v000002746a835a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000002746a835950_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000002746a8358b0, 4;
    %assign/vec4 v000002746a833fb0_0, 0;
T_7.0 ;
    %load/vec4 v000002746a834050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002746a833f10_0;
    %ix/getv 3, v000002746a835950_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8358b0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000002746a7cfb90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746a8359f0_0, 0, 32;
T_8.0 ;
    %load/vec4 v000002746a8359f0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002746a8359f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002746a8358b0, 0, 4;
    %load/vec4 v000002746a8359f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746a8359f0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000002746a7cfb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002746a8359f0_0, 0, 32;
T_9.0 ;
    %load/vec4 v000002746a8359f0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000002746a8359f0_0;
    %load/vec4a v000002746a8358b0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000002746a8359f0_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000002746a8359f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002746a8359f0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000002746a7f9c40;
T_10 ;
    %wait E_000002746a80b0b0;
    %load/vec4 v000002746a83b180_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002746a83be00_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000002746a83be00_0;
    %addi 1, 0, 32;
    %assign/vec4 v000002746a83be00_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002746a7f9920;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746a83bc20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746a83a5a0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000002746a7f9920;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000002746a83bc20_0;
    %inv;
    %assign/vec4 v000002746a83bc20_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002746a7f9920;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Fibonacci(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002746a83a5a0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002746a83a5a0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000002746a83a500_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
