Warning (10268): Verilog HDL information at Timer.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/welly/Documents/GitHub/LT39A/pratica05/Timer.v Line: 10
