This is actually Experiment 3 TTL and ECL logic gates.
