Analysis & Synthesis report for A_CPU
Mon May 27 15:05:29 2019
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|altsyncram_ncf2:altsyncram1
 16. Source assignments for RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1
 17. Parameter Settings for User Entity Instance: uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_LATCH:inst
 19. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst18
 20. Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst6
 21. Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst7
 22. Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst8
 23. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst17
 24. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst20
 25. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst16
 26. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst19
 27. Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_LATCH:inst1
 28. Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst6
 29. Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_BUSTRI:inst9
 30. Parameter Settings for User Entity Instance: REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component
 31. Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst8
 32. Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst7
 33. Parameter Settings for User Entity Instance: LPM_BUSTRI:inst5
 34. Parameter Settings for User Entity Instance: RAM8:inst6|altsyncram:altsyncram_component
 35. altsyncram Parameter Settings by Entity Instance
 36. In-System Memory Content Editor Settings
 37. Post-Synthesis Netlist Statistics for Top Partition
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                              ;
+------------------------------------+------------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon May 27 15:05:28 2019                ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition ;
; Revision Name                      ; A_CPU                                                ;
; Top-level Entity Name              ; A_CPU                                                ;
; Family                             ; Cyclone IV E                                         ;
; Total logic elements               ; 876                                                  ;
;     Total combinational functions  ; 840                                                  ;
;     Dedicated logic registers      ; 222                                                  ;
; Total registers                    ; 222                                                  ;
; Total pins                         ; 135                                                  ;
; Total virtual pins                 ; 0                                                    ;
; Total memory bits                  ; 3,584                                                ;
; Embedded Multiplier 9-bit elements ; 0                                                    ;
; Total PLLs                         ; 0                                                    ;
+------------------------------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F29C8       ;                    ;
; Top-level entity name                                                      ; A_CPU              ; A_CPU              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                       ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+
; ../A_CPU_REGS_MD/REGS_MD.bdf                                       ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_REGS_MD/REGS_MD.bdf                                                         ;             ;
; ../A_CPU_REGS_MD/counter.v                                         ; yes             ; User Wizard-Generated File                   ; E:/CPU/A_CPU_REGS_MD/counter.v                                                           ;             ;
; ../A_CPU_uPC_ul_C/ul_C.bdf                                         ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_ul_C/ul_C.bdf                                                           ;             ;
; ../A_CPU_uPC_uA_reg/uA_reg.bdf                                     ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_uA_reg/uA_reg.bdf                                                       ;             ;
; ../A_CPU_uPC_decoder_D/decoder_D.bdf                               ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_decoder_D/decoder_D.bdf                                                 ;             ;
; ../A_CPU_uPC_decoder_C/decoder_C.bdf                               ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_decoder_C/decoder_C.bdf                                                 ;             ;
; ../A_CPU_uPC_decoder_B/decoder_B.bdf                               ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_decoder_B/decoder_B.bdf                                                 ;             ;
; ../A_CPU_uPC_decoder_A/decoder_A.bdf                               ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC_decoder_A/decoder_A.bdf                                                 ;             ;
; ../A_CPU_uPC/uP_ROM.v                                              ; yes             ; User Wizard-Generated File                   ; E:/CPU/A_CPU_uPC/uP_ROM.v                                                                ;             ;
; ../A_CPU_ALU_MD_REG0_2/REG0_2.bdf                                  ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_ALU_MD_REG0_2/REG0_2.bdf                                                    ;             ;
; ../A_CPU_ALU_MD_Data register/LDR0_2.bdf                           ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_ALU_MD_Data register/LDR0_2.bdf                                             ;             ;
; ../A_CPU_ALU_MD_ALU181A/ALU81A.v                                   ; yes             ; User Verilog HDL File                        ; E:/CPU/A_CPU_ALU_MD_ALU181A/ALU81A.v                                                     ;             ;
; ../A_CPU_Onestep beat/Obeat.bdf                                    ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_Onestep beat/Obeat.bdf                                                      ;             ;
; ../uP_ROM.mif                                                      ; yes             ; User Memory Initialization File              ; E:/CPU/uP_ROM.mif                                                                        ;             ;
; ../A_CPU_uPC/uPC.bdf                                               ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_uPC/uPC.bdf                                                                 ;             ;
; ../A_CPU_ALU_MD/ALU_MD.bdf                                         ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU_ALU_MD/ALU_MD.bdf                                                           ;             ;
; ../A_CPU.mif                                                       ; yes             ; User Memory Initialization File              ; E:/CPU/A_CPU.mif                                                                         ;             ;
; RAM8.v                                                             ; yes             ; User Wizard-Generated File                   ; E:/CPU/A_CPU/RAM8.v                                                                      ;             ;
; A_CPU.bdf                                                          ; yes             ; User Block Diagram/Schematic File            ; E:/CPU/A_CPU/A_CPU.bdf                                                                   ;             ;
; 74139m.bdf                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74139m.bdf                      ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;             ;
; aglobal171.inc                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                    ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                        ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                        ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                      ;             ;
; db/altsyncram_l0e1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPU/A_CPU/db/altsyncram_l0e1.tdf                                                      ;             ;
; db/altsyncram_ncf2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPU/A_CPU/db/altsyncram_ncf2.tdf                                                      ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd               ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                    ;             ;
; 74138.bdf                                                          ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74138.bdf                       ;             ;
; lpm_latch.tdf                                                      ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf                     ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc                  ;             ;
; lpm_bustri.tdf                                                     ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf                    ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf                   ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc                   ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc                      ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc                   ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc                   ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dffeea.inc                        ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc           ;             ;
; db/cntr_t6j.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/CPU/A_CPU/db/cntr_t6j.tdf                                                             ;             ;
; db/altsyncram_hqk1.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPU/A_CPU/db/altsyncram_hqk1.tdf                                                      ;             ;
; db/altsyncram_73b2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; E:/CPU/A_CPU/db/altsyncram_73b2.tdf                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_hub.vhd                       ; altera_sld  ;
; db/ip/sldeff25d3c/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/CPU/A_CPU/db/ip/sldeff25d3c/alt_sld_fab.v                                             ; alt_sld_fab ;
; db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v                      ; alt_sld_fab ;
; db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv               ; alt_sld_fab ;
; db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv            ; alt_sld_fab ;
; db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd          ; alt_sld_fab ;
; db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv            ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                  ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 876                      ;
;                                             ;                          ;
; Total combinational functions               ; 840                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 392                      ;
;     -- 3 input functions                    ; 265                      ;
;     -- <=2 input functions                  ; 183                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 681                      ;
;     -- arithmetic mode                      ; 159                      ;
;                                             ;                          ;
; Total registers                             ; 222                      ;
;     -- Dedicated logic registers            ; 222                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 135                      ;
; Total memory bits                           ; 3584                     ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 263                      ;
; Total fan-out                               ; 4304                     ;
; Average fan-out                             ; 3.13                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |A_CPU                                                                                                                                  ; 840 (2)             ; 222 (0)                   ; 3584        ; 0            ; 0       ; 0         ; 135  ; 0            ; |A_CPU                                                                                                                                                                                                                                                                                                                                            ; A_CPU                             ; work         ;
;    |ALU_MD:inst4|                                                                                                                       ; 404 (2)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4                                                                                                                                                                                                                                                                                                                               ; ALU_MD                            ; work         ;
;       |ALU181A:inst8|                                                                                                                   ; 359 (359)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|ALU181A:inst8                                                                                                                                                                                                                                                                                                                 ; ALU181A                           ; work         ;
;       |LDR0_2:inst6|                                                                                                                    ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|LDR0_2:inst6                                                                                                                                                                                                                                                                                                                  ; LDR0_2                            ; work         ;
;       |REG0_2:inst7|                                                                                                                    ; 19 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|REG0_2:inst7                                                                                                                                                                                                                                                                                                                  ; REG0_2                            ; work         ;
;          |lpm_latch:inst6|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6                                                                                                                                                                                                                                                                                                  ; lpm_latch                         ; work         ;
;          |lpm_latch:inst7|                                                                                                              ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7                                                                                                                                                                                                                                                                                                  ; lpm_latch                         ; work         ;
;       |lpm_bustri:inst17|                                                                                                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|lpm_bustri:inst17                                                                                                                                                                                                                                                                                                             ; lpm_bustri                        ; work         ;
;       |lpm_bustri:inst18|                                                                                                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|lpm_bustri:inst18                                                                                                                                                                                                                                                                                                             ; lpm_bustri                        ; work         ;
;       |lpm_latch:inst1|                                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|lpm_latch:inst1                                                                                                                                                                                                                                                                                                               ; lpm_latch                         ; work         ;
;       |lpm_latch:inst|                                                                                                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|ALU_MD:inst4|lpm_latch:inst                                                                                                                                                                                                                                                                                                                ; lpm_latch                         ; work         ;
;    |Obeat:inst8|                                                                                                                        ; 3 (3)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|Obeat:inst8                                                                                                                                                                                                                                                                                                                                ; Obeat                             ; work         ;
;    |RAM8:inst6|                                                                                                                         ; 59 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6                                                                                                                                                                                                                                                                                                                                 ; RAM8                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 59 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_hqk1:auto_generated|                                                                                               ; 59 (0)              ; 37 (0)                    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_hqk1                   ; work         ;
;             |altsyncram_73b2:altsyncram1|                                                                                               ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_73b2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 59 (36)             ; 37 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |REGS_MD:inst2|                                                                                                                      ; 29 (3)              ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2                                                                                                                                                                                                                                                                                                                              ; REGS_MD                           ; work         ;
;       |counter:inst|                                                                                                                    ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|counter:inst                                                                                                                                                                                                                                                                                                                 ; counter                           ; work         ;
;          |lpm_counter:LPM_COUNTER_component|                                                                                            ; 8 (0)               ; 8 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                                                                                                               ; lpm_counter                       ; work         ;
;             |cntr_t6j:auto_generated|                                                                                                   ; 8 (8)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated                                                                                                                                                                                                                                                       ; cntr_t6j                          ; work         ;
;       |lpm_bustri:inst9|                                                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|lpm_bustri:inst9                                                                                                                                                                                                                                                                                                             ; lpm_bustri                        ; work         ;
;       |lpm_latch:inst6|                                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|lpm_latch:inst6                                                                                                                                                                                                                                                                                                              ; lpm_latch                         ; work         ;
;       |lpm_latch:inst7|                                                                                                                 ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|REGS_MD:inst2|lpm_latch:inst7                                                                                                                                                                                                                                                                                                              ; lpm_latch                         ; work         ;
;    |lpm_bustri:inst5|                                                                                                                   ; 44 (44)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|lpm_bustri:inst5                                                                                                                                                                                                                                                                                                                           ; lpm_bustri                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 174 (1)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 173 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 173 (0)             ; 114 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 173 (1)             ; 114 (6)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 172 (0)             ; 108 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 172 (134)           ; 108 (80)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 20 (20)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |uPC:inst|                                                                                                                           ; 125 (0)             ; 58 (0)                    ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst                                                                                                                                                                                                                                                                                                                                   ; uPC                               ; work         ;
;       |decoder_A:inst|                                                                                                                  ; 5 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_A:inst                                                                                                                                                                                                                                                                                                                    ; decoder_A                         ; work         ;
;          |74138:inst|                                                                                                                   ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_A:inst|74138:inst                                                                                                                                                                                                                                                                                                         ; 74138                             ; work         ;
;       |decoder_B:inst8|                                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_B:inst8                                                                                                                                                                                                                                                                                                                   ; decoder_B                         ; work         ;
;          |74138:inst|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_B:inst8|74138:inst                                                                                                                                                                                                                                                                                                        ; 74138                             ; work         ;
;       |decoder_C:inst9|                                                                                                                 ; 1 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_C:inst9                                                                                                                                                                                                                                                                                                                   ; decoder_C                         ; work         ;
;          |74138:inst|                                                                                                                   ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_C:inst9|74138:inst                                                                                                                                                                                                                                                                                                        ; 74138                             ; work         ;
;       |decoder_D:inst7|                                                                                                                 ; 2 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_D:inst7                                                                                                                                                                                                                                                                                                                   ; decoder_D                         ; work         ;
;          |74139m:inst|                                                                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|decoder_D:inst7|74139m:inst                                                                                                                                                                                                                                                                                                       ; 74139m                            ; work         ;
;       |uA_reg:inst4|                                                                                                                    ; 20 (20)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uA_reg:inst4                                                                                                                                                                                                                                                                                                                      ; uA_reg                            ; work         ;
;       |uP_ROM:inst1|                                                                                                                    ; 82 (0)              ; 52 (0)                    ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1                                                                                                                                                                                                                                                                                                                      ; uP_ROM                            ; work         ;
;          |altsyncram:altsyncram_component|                                                                                              ; 82 (0)              ; 52 (0)                    ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_l0e1:auto_generated|                                                                                            ; 82 (0)              ; 52 (0)                    ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_l0e1                   ; work         ;
;                |altsyncram_ncf2:altsyncram1|                                                                                            ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|altsyncram_ncf2:altsyncram1                                                                                                                                                                                                                           ; altsyncram_ncf2                   ; work         ;
;                |sld_mod_ram_rom:mgl_prim2|                                                                                              ; 82 (58)             ; 52 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                             ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                  ; 24 (24)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;       |ul_C:inst3|                                                                                                                      ; 14 (14)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_CPU|uPC:inst|ul_C:inst3                                                                                                                                                                                                                                                                                                                        ; ul_C                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; Name                                                                                                                        ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF           ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+
; RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|ALTSYNCRAM            ; M9K  ; True Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ../A_CPU.mif  ;
; uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|altsyncram_ncf2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; ../uP_ROM.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                        ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                            ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |A_CPU|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |A_CPU|RAM8:inst6                                                                                                                                                                                                                                                          ; RAM8.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+------------------------------------------------------+---------------------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal             ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------------------+------------------------+
; REGS_MD:inst2|lpm_latch:inst7|latches[7]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[6]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[5]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[4]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[3]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[2]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[1]             ; REGS_MD:inst2|inst2             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst7|latches[0]             ; REGS_MD:inst2|inst2             ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[7]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[7]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[6]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[6]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[5]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[5]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[4]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[4]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[3]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[3]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[2]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[2]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[1]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[1]              ; ALU_MD:inst4|inst5              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst|latches[0]               ; ALU_MD:inst4|inst4              ; yes                    ;
; ALU_MD:inst4|lpm_latch:inst1|latches[0]              ; ALU_MD:inst4|inst5              ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[7]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[6]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[5]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[4]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[3]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[2]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[1]             ; REGS_MD:inst2|inst1             ; yes                    ;
; REGS_MD:inst2|lpm_latch:inst6|latches[0]             ; REGS_MD:inst2|inst1             ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[7] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[6] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[5] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[4] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[3] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[2] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[1] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[0] ; ALU_MD:inst4|REG0_2:inst7|inst  ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[7] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[7] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[6] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[6] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[5] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[5] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[4] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[4] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[3] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[3] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[2] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[2] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[1] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[1] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst8|latches[0] ; ALU_MD:inst4|REG0_2:inst7|inst3 ; yes                    ;
; ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[0] ; ALU_MD:inst4|REG0_2:inst7|inst2 ; yes                    ;
; Number of user-specified and inferred latches = 56   ;                                 ;                        ;
+------------------------------------------------------+---------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                      ; Reason for Removal                     ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                              ;                                        ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 222   ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 38    ;
; Number of registers using Asynchronous Clear ; 119   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 163   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7]                                                           ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]            ;
; 26:1               ; 4 bits    ; 68 LEs        ; 48 LEs               ; 20 LEs                 ; Yes        ; |A_CPU|uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]      ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |A_CPU|RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]                 ;
; 31:1               ; 8 bits    ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |A_CPU|ALU_MD:inst4|ALU181A:inst8|Mux8                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|altsyncram_ncf2:altsyncram1 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 24                   ; Signed Integer                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; ../uP_ROM.mif        ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_l0e1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_LATCH:inst ;
+----------------+--------+------------------------------------------------+
; Parameter Name ; Value  ; Type                                           ;
+----------------+--------+------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                        ;
; LPM_AVALUE     ; UNUSED ; Untyped                                        ;
+----------------+--------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst18 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst6 ;
+----------------+--------+--------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                         ;
+----------------+--------+--------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                      ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                      ;
+----------------+--------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst7 ;
+----------------+--------+--------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                         ;
+----------------+--------+--------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                      ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                      ;
+----------------+--------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|REG0_2:inst7|LPM_LATCH:inst8 ;
+----------------+--------+--------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                         ;
+----------------+--------+--------------------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                                      ;
; LPM_AVALUE     ; UNUSED ; Untyped                                                      ;
+----------------+--------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst17 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst20 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst16 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_BUSTRI:inst19 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ALU_MD:inst4|LPM_LATCH:inst1 ;
+----------------+--------+-------------------------------------------------+
; Parameter Name ; Value  ; Type                                            ;
+----------------+--------+-------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                         ;
; LPM_AVALUE     ; UNUSED ; Untyped                                         ;
+----------------+--------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst6 ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                          ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_BUSTRI:inst9 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                                            ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+-------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                              ;
+------------------------+--------------+-------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                    ;
; LPM_WIDTH              ; 8            ; Signed Integer                                                    ;
; LPM_DIRECTION          ; UP           ; Untyped                                                           ;
; LPM_MODULUS            ; 0            ; Untyped                                                           ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                           ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                           ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                           ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                           ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                           ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                           ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                           ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                           ;
; CBXI_PARAMETER         ; cntr_t6j     ; Untyped                                                           ;
+------------------------+--------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst8 ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                          ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: REGS_MD:inst2|LPM_LATCH:inst7 ;
+----------------+--------+--------------------------------------------------+
; Parameter Name ; Value  ; Type                                             ;
+----------------+--------+--------------------------------------------------+
; LPM_WIDTH      ; 8      ; Untyped                                          ;
; LPM_AVALUE     ; UNUSED ; Untyped                                          ;
+----------------+--------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_BUSTRI:inst5 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; LPM_WIDTH      ; 8     ; Untyped                              ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM8:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------+
; Parameter Name                     ; Value                ; Type                        ;
+------------------------------------+----------------------+-----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                     ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                     ;
; WIDTH_A                            ; 8                    ; Signed Integer              ;
; WIDTHAD_A                          ; 8                    ; Signed Integer              ;
; NUMWORDS_A                         ; 256                  ; Signed Integer              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                     ;
; WIDTH_B                            ; 1                    ; Untyped                     ;
; WIDTHAD_B                          ; 1                    ; Untyped                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                     ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                     ;
; RAM_BLOCK_TYPE                     ; M9K                  ; Untyped                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA             ; Untyped                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                     ;
; INIT_FILE                          ; ../A_CPU.mif         ; Untyped                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                     ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                     ;
; CBXI_PARAMETER                     ; altsyncram_hqk1      ; Untyped                     ;
+------------------------------------+----------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                   ;
;     -- WIDTH_A                            ; 24                                                    ;
;     -- NUMWORDS_A                         ; 64                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
; Entity Instance                           ; RAM8:inst6|altsyncram:altsyncram_component            ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                           ;
;     -- WIDTH_A                            ; 8                                                     ;
;     -- NUMWORDS_A                         ; 256                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 1                                                     ;
;     -- NUMWORDS_B                         ; 1                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; M9K                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                             ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                         ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                   ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+
; 0              ; uROM        ; 24    ; 64    ; Read/Write ; uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated ;
; 1              ; CPU         ; 8     ; 256   ; Read/Write ; RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated            ;
+----------------+-------------+-------+-------+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 189                         ;
; cycloneiii_ff         ; 108                         ;
;     CLR               ; 23                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 40                          ;
;     ENA CLR           ; 13                          ;
;     ENA CLR SLD       ; 14                          ;
;     ENA SCLR          ; 10                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 666                         ;
;     arith             ; 151                         ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 98                          ;
;     normal            ; 515                         ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 101                         ;
;         4 data inputs ; 322                         ;
; cycloneiii_ram_block  ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 5.29                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Lite Edition
    Info: Processing started: Mon May 27 15:04:20 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off A_CPU -c A_CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_regs_md/regs_md.bdf
    Info (12023): Found entity 1: REGS_MD
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_regs_md/counter.v
    Info (12023): Found entity 1: counter File: E:/CPU/A_CPU_REGS_MD/counter.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ul_c/ul_c.bdf
    Info (12023): Found entity 1: ul_C
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_ua_reg/ua_reg.bdf
    Info (12023): Found entity 1: uA_reg
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_d/decoder_d.bdf
    Info (12023): Found entity 1: decoder_D
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_c/decoder_c.bdf
    Info (12023): Found entity 1: decoder_C
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_b/decoder_b.bdf
    Info (12023): Found entity 1: decoder_B
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc_decoder_a/decoder_a.bdf
    Info (12023): Found entity 1: decoder_A
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc/up_rom.v
    Info (12023): Found entity 1: uP_ROM File: E:/CPU/A_CPU_uPC/uP_ROM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_reg0_2/reg0_2.bdf
    Info (12023): Found entity 1: REG0_2
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_data register/ldr0_2.bdf
    Info (12023): Found entity 1: LDR0_2
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md_alu181a/alu81a.v
    Info (12023): Found entity 1: ALU181A File: E:/CPU/A_CPU_ALU_MD_ALU181A/ALU81A.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_onestep beat/obeat.bdf
    Info (12023): Found entity 1: Obeat
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_upc/upc.bdf
    Info (12023): Found entity 1: uPC
Info (12021): Found 1 design units, including 1 entities, in source file /cpu/a_cpu_alu_md/alu_md.bdf
    Info (12023): Found entity 1: ALU_MD
Info (12021): Found 1 design units, including 1 entities, in source file ram8.v
    Info (12023): Found entity 1: RAM8 File: E:/CPU/A_CPU/RAM8.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file a_cpu.bdf
    Info (12023): Found entity 1: A_CPU
Info (12127): Elaborating entity "A_CPU" for the top level hierarchy
Warning (275043): Pin "FC" is missing source
Warning (275043): Pin "RAMWE" is missing source
Info (12128): Elaborating entity "uPC" for hierarchy "uPC:inst"
Warning (275043): Pin "OUT_B" is missing source
Info (12128): Elaborating entity "decoder_D" for hierarchy "uPC:inst|decoder_D:inst7"
Info (12128): Elaborating entity "74139M" for hierarchy "uPC:inst|decoder_D:inst7|74139M:inst"
Info (12130): Elaborated megafunction instantiation "uPC:inst|decoder_D:inst7|74139M:inst"
Info (12128): Elaborating entity "uP_ROM" for hierarchy "uPC:inst|uP_ROM:inst1"
Info (12128): Elaborating entity "altsyncram" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component" File: E:/CPU/A_CPU_uPC/uP_ROM.v Line: 81
Info (12130): Elaborated megafunction instantiation "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component" File: E:/CPU/A_CPU_uPC/uP_ROM.v Line: 81
Info (12133): Instantiated megafunction "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component" with the following parameter: File: E:/CPU/A_CPU_uPC/uP_ROM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../uP_ROM.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=uROM"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "24"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l0e1.tdf
    Info (12023): Found entity 1: altsyncram_l0e1 File: E:/CPU/A_CPU/db/altsyncram_l0e1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_l0e1" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ncf2.tdf
    Info (12023): Found entity 1: altsyncram_ncf2 File: E:/CPU/A_CPU/db/altsyncram_ncf2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_ncf2" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|altsyncram_ncf2:altsyncram1" File: E:/CPU/A_CPU/db/altsyncram_l0e1.tdf Line: 34
Critical Warning (127004): Memory depth (64) in the design file differs from memory depth (256) in the Memory Initialization File "E:/CPU/uP_ROM.mif" -- truncated remaining initial content value to fit RAM File: E:/CPU/A_CPU_uPC/uP_ROM.v Line: 81
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPU/A_CPU/db/altsyncram_l0e1.tdf Line: 35
Info (12130): Elaborated megafunction instantiation "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPU/A_CPU/db/altsyncram_l0e1.tdf Line: 35
Info (12133): Instantiated megafunction "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: E:/CPU/A_CPU/db/altsyncram_l0e1.tdf Line: 35
    Info (12134): Parameter "CVALUE" = "000000000000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1968328525"
    Info (12134): Parameter "NUMWORDS" = "64"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "24"
    Info (12134): Parameter "WIDTHAD" = "6"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "uPC:inst|uP_ROM:inst1|altsyncram:altsyncram_component|altsyncram_l0e1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (12128): Elaborating entity "uA_reg" for hierarchy "uPC:inst|uA_reg:inst4"
Info (12128): Elaborating entity "ul_C" for hierarchy "uPC:inst|ul_C:inst3"
Info (12128): Elaborating entity "decoder_C" for hierarchy "uPC:inst|decoder_C:inst9"
Info (12128): Elaborating entity "74138" for hierarchy "uPC:inst|decoder_C:inst9|74138:inst"
Info (12130): Elaborated megafunction instantiation "uPC:inst|decoder_C:inst9|74138:inst"
Info (12128): Elaborating entity "decoder_A" for hierarchy "uPC:inst|decoder_A:inst"
Info (12128): Elaborating entity "decoder_B" for hierarchy "uPC:inst|decoder_B:inst8"
Info (12128): Elaborating entity "Obeat" for hierarchy "Obeat:inst8"
Info (12128): Elaborating entity "ALU_MD" for hierarchy "ALU_MD:inst4"
Warning (275043): Pin "DR2[7..0]" is missing source
Info (12128): Elaborating entity "ALU181A" for hierarchy "ALU_MD:inst4|ALU181A:inst8"
Info (12128): Elaborating entity "LPM_LATCH" for hierarchy "ALU_MD:inst4|LPM_LATCH:inst"
Info (12130): Elaborated megafunction instantiation "ALU_MD:inst4|LPM_LATCH:inst"
Info (12133): Instantiated megafunction "ALU_MD:inst4|LPM_LATCH:inst" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LPM_BUSTRI" for hierarchy "ALU_MD:inst4|LPM_BUSTRI:inst18"
Info (12130): Elaborated megafunction instantiation "ALU_MD:inst4|LPM_BUSTRI:inst18"
Info (12133): Instantiated megafunction "ALU_MD:inst4|LPM_BUSTRI:inst18" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "LDR0_2" for hierarchy "ALU_MD:inst4|LDR0_2:inst6"
Warning (275011): Block or symbol "NOT" of instance "inst7" overlaps another block or symbol
Info (12128): Elaborating entity "REG0_2" for hierarchy "ALU_MD:inst4|REG0_2:inst7"
Warning (275011): Block or symbol "LPM_LATCH" of instance "inst7" overlaps another block or symbol
Info (12128): Elaborating entity "REGS_MD" for hierarchy "REGS_MD:inst2"
Info (12128): Elaborating entity "LPM_LATCH" for hierarchy "REGS_MD:inst2|LPM_LATCH:inst6"
Info (12130): Elaborated megafunction instantiation "REGS_MD:inst2|LPM_LATCH:inst6"
Info (12133): Instantiated megafunction "REGS_MD:inst2|LPM_LATCH:inst6" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "8"
Info (12128): Elaborating entity "counter" for hierarchy "REGS_MD:inst2|counter:inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component" File: E:/CPU/A_CPU_REGS_MD/counter.v Line: 70
Info (12130): Elaborated megafunction instantiation "REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component" File: E:/CPU/A_CPU_REGS_MD/counter.v Line: 70
Info (12133): Instantiated megafunction "REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component" with the following parameter: File: E:/CPU/A_CPU_REGS_MD/counter.v Line: 70
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_t6j.tdf
    Info (12023): Found entity 1: cntr_t6j File: E:/CPU/A_CPU/db/cntr_t6j.tdf Line: 25
Info (12128): Elaborating entity "cntr_t6j" for hierarchy "REGS_MD:inst2|counter:inst|lpm_counter:LPM_COUNTER_component|cntr_t6j:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "RAM8" for hierarchy "RAM8:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM8:inst6|altsyncram:altsyncram_component" File: E:/CPU/A_CPU/RAM8.v Line: 85
Info (12130): Elaborated megafunction instantiation "RAM8:inst6|altsyncram:altsyncram_component" File: E:/CPU/A_CPU/RAM8.v Line: 85
Info (12133): Instantiated megafunction "RAM8:inst6|altsyncram:altsyncram_component" with the following parameter: File: E:/CPU/A_CPU/RAM8.v Line: 85
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../A_CPU.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=CPU"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M9K"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hqk1.tdf
    Info (12023): Found entity 1: altsyncram_hqk1 File: E:/CPU/A_CPU/db/altsyncram_hqk1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_hqk1" for hierarchy "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_73b2.tdf
    Info (12023): Found entity 1: altsyncram_73b2 File: E:/CPU/A_CPU/db/altsyncram_73b2.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_73b2" for hierarchy "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1" File: E:/CPU/A_CPU/db/altsyncram_hqk1.tdf Line: 36
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (128) in the Memory Initialization File "E:/CPU/A_CPU.mif" -- setting initial value for remaining addresses to 0 File: E:/CPU/A_CPU/RAM8.v Line: 85
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPU/A_CPU/db/altsyncram_hqk1.tdf Line: 37
Info (12130): Elaborated megafunction instantiation "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2" File: E:/CPU/A_CPU/db/altsyncram_hqk1.tdf Line: 37
Info (12133): Instantiated megafunction "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: E:/CPU/A_CPU/db/altsyncram_hqk1.tdf Line: 37
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1129338112"
    Info (12134): Parameter "NUMWORDS" = "256"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "8"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2019.05.27.15:04:58 Progress: Loading sldeff25d3c/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/CPU/A_CPU/db/ip/sldeff25d3c/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/CPU/A_CPU/db/ip/sldeff25d3c/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[7]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[6]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[5]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[4]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[3]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[2]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[1]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (14025): LATCH primitive "REGS_MD:inst2|lpm_latch:inst8|latches[0]" is permanently disabled File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13027): Removed fan-outs from the following always-disabled I/O buffers
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[7]" to the node "BUS[7]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[6]" to the node "BUS[6]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[5]" to the node "BUS[5]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[4]" to the node "BUS[4]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[3]" to the node "BUS[3]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[2]" to the node "BUS[2]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[1]" to the node "BUS[1]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13028): Removed fan-out from the always-disabled I/O buffer "ALU_MD:inst4|lpm_bustri:inst20|dout[0]" to the node "BUS[0]" File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[7]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[7]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[6]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[6]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[5]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[5]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[4]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[4]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[3]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[3]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[2]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[2]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[1]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[1]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
    Warning (13047): Converted the fan-out from the tri-state buffer "lpm_bustri:inst5|dout[0]" to the node "RAM8:inst6|altsyncram:altsyncram_component|altsyncram_hqk1:auto_generated|altsyncram_73b2:altsyncram1|q_a[0]" into an OR gate File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_bustri.tdf Line: 43
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[7] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[6] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[5] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[4] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[3] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[2] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[1] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst6|latches[0] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[7] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[6] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[5] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[4] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[3] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[2] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[1] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13012): Latch ALU_MD:inst4|REG0_2:inst7|lpm_latch:inst7|latches[0] has unsafe behavior File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 53
    Warning (13013): Ports D and ENA on the latch are fed by the same signal REGS_MD:inst2|lpm_latch:inst7|latches[1] File: d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_latch.tdf Line: 51
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "uPC:inst|uA_reg:inst4|inst4" is converted into an equivalent circuit using register "uPC:inst|uA_reg:inst4|inst4~_emulated" and latch "uPC:inst|uA_reg:inst4|inst4~1"
    Warning (13310): Register "uPC:inst|uA_reg:inst4|inst3" is converted into an equivalent circuit using register "uPC:inst|uA_reg:inst4|inst3~_emulated" and latch "uPC:inst|uA_reg:inst4|inst3~1"
    Warning (13310): Register "uPC:inst|uA_reg:inst4|inst2" is converted into an equivalent circuit using register "uPC:inst|uA_reg:inst4|inst2~_emulated" and latch "uPC:inst|uA_reg:inst4|inst2~1"
    Warning (13310): Register "uPC:inst|uA_reg:inst4|inst1" is converted into an equivalent circuit using register "uPC:inst|uA_reg:inst4|inst1~_emulated" and latch "uPC:inst|uA_reg:inst4|inst1~1"
    Warning (13310): Register "uPC:inst|uA_reg:inst4|inst7" is converted into an equivalent circuit using register "uPC:inst|uA_reg:inst4|inst7~_emulated" and latch "uPC:inst|uA_reg:inst4|inst7~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OUT_B" is stuck at GND
    Warning (13410): Pin "FC" is stuck at GND
    Warning (13410): Pin "RAMWE" is stuck at GND
    Warning (13410): Pin "DOUT[7]" is stuck at GND
    Warning (13410): Pin "DOUT[6]" is stuck at GND
    Warning (13410): Pin "DOUT[5]" is stuck at GND
    Warning (13410): Pin "DOUT[4]" is stuck at GND
    Warning (13410): Pin "DOUT[3]" is stuck at GND
    Warning (13410): Pin "DOUT[2]" is stuck at GND
    Warning (13410): Pin "DOUT[1]" is stuck at GND
    Warning (13410): Pin "DOUT[0]" is stuck at GND
    Warning (13410): Pin "DR2[7]" is stuck at GND
    Warning (13410): Pin "DR2[6]" is stuck at GND
    Warning (13410): Pin "DR2[5]" is stuck at GND
    Warning (13410): Pin "DR2[4]" is stuck at GND
    Warning (13410): Pin "DR2[3]" is stuck at GND
    Warning (13410): Pin "DR2[2]" is stuck at GND
    Warning (13410): Pin "DR2[1]" is stuck at GND
    Warning (13410): Pin "DR2[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1052 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 123 output pins
    Info (21061): Implemented 880 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings
    Info: Peak virtual memory: 4844 megabytes
    Info: Processing ended: Mon May 27 15:05:29 2019
    Info: Elapsed time: 00:01:09
    Info: Total CPU time (on all processors): 00:01:27


