OpenSTA 2.4.0 41a51eaf4c Copyright (c) 2021, Parallax Software, Inc.
License GPLv3: GNU GPL version 3 <http://gnu.org/licenses/gpl.html>

This is free software, and you are free to change and redistribute it
under certain conditions; type `show_copying' for details. 
This program comes with ABSOLUTELY NO WARRANTY; for details type `show_warranty'.
define_corners Typical
read_liberty -corner Typical /home/celina/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading netlist '/openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/digital_cs.nl.v'…
Warning: /openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/digital_cs.nl.v line 24, module sky130_ef_sc_hd__decap_12 not found. Creating black box for FILLER_0_0_3.
Warning: /openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/digital_cs.nl.v line 53, module sky130_fd_sc_hd__tapvpwrvgnd_1 not found. Creating black box for TAP_28.
Warning: /openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/digital_cs.nl.v line 71, module sky130_fd_sc_hd__fill_1 not found. Creating black box for FILLER_0_0_27.
Reading design constraints file at '/openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/tmp/17-digital_cs.sdc'…
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

No paths found.

min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

No paths found.

max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 14 unannotated drivers.
 clk
 enable
 f_select[0]
 f_select[1]
 f_select[2]
 f_select[3]
 f_select[4]
 f_select[5]
 f_select[6]
 f_select[7]
 digital_cs_1/HI
 digital_cs_2/HI
 digital_cs_3/HI
 digital_cs_4/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 4 unconstrained endpoints.
  phi_l1
  phi_l2
  phi_p
  phi_r
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          0.00e+00   0.00e+00   1.52e-10   1.52e-10 100.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  0.00e+00   0.00e+00   1.52e-10   1.52e-10 100.0%
                           0.0%       0.0%     100.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
No launch/capture paths found.

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack INF

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack INF
summary_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/mca/process_corner_nom/digital_cs.sdf'…
Writing timing model to '/openlane/designs/digital_desing/runs/RUN_2024.07.08_19.51.34/results/routing/mca/process_corner_nom/digital_cs.lib'…
