strict digraph "" {
	node [label="\N"];
	"269:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400350>",
		fillcolor=firebrick,
		label="269:NS
LatchedMRxErr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400350>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_266:AL"	 [def_var="['LatchedMRxErr']",
		label="Leaf_266:AL"];
	"269:NS" -> "Leaf_266:AL"	 [cond="[]",
		lineno=None];
	"271:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882400610>",
		fillcolor=springgreen,
		label="271:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"272:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400810>",
		fillcolor=firebrick,
		label="272:NS
LatchedMRxErr <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"271:IF" -> "272:NS"	 [cond="['MRxErr', 'MRxDV', 'RxStatePreamble', 'RxStateSFD', 'RxStateData', 'RxStateIdle', 'Transmitting']",
		label="(MRxErr & MRxDV & (RxStatePreamble | RxStateSFD | |RxStateData | RxStateIdle & ~Transmitting))",
		lineno=271];
	"274:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400690>",
		fillcolor=firebrick,
		label="274:NS
LatchedMRxErr <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7882400690>]",
		style=filled,
		typ=NonblockingSubstitution];
	"271:IF" -> "274:NS"	 [cond="['MRxErr', 'MRxDV', 'RxStatePreamble', 'RxStateSFD', 'RxStateData', 'RxStateIdle', 'Transmitting']",
		label="!((MRxErr & MRxDV & (RxStatePreamble | RxStateSFD | |RxStateData | RxStateIdle & ~Transmitting)))",
		lineno=271];
	"272:NS" -> "Leaf_266:AL"	 [cond="[]",
		lineno=None];
	"274:NS" -> "Leaf_266:AL"	 [cond="[]",
		lineno=None];
	"266:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f7882400dd0>",
		clk_sens=True,
		fillcolor=gold,
		label="266:AL",
		sens="['MRxClk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['MRxDV', 'Reset', 'RxStateIdle', 'Transmitting', 'MRxErr', 'RxStateData', 'RxStateSFD', 'RxStatePreamble']"];
	"267:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f7882400f50>",
		fillcolor=turquoise,
		label="267:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"266:AL" -> "267:BL"	 [cond="[]",
		lineno=None];
	"268:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7882400f90>",
		fillcolor=springgreen,
		label="268:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"267:BL" -> "268:IF"	 [cond="[]",
		lineno=None];
	"268:IF" -> "269:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=268];
	"268:IF" -> "271:IF"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=268];
}
