#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x12500b0b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12500d270 .scope module, "tb_tpc" "tb_tpc" 3 6;
 .timescale -9 -12;
P_0x12500a7b0 .param/l "ARRAY_SIZE" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x12500a7f0 .param/l "CLK" 0 3 8, +C4<00000000000000000000000000001010>;
P_0x12500a830 .param/l "OP_DMA" 1 3 67, C4<00000011>;
P_0x12500a870 .param/l "OP_HALT" 1 3 68, C4<11111111>;
P_0x12500a8b0 .param/l "OP_NOP" 1 3 64, C4<00000000>;
P_0x12500a8f0 .param/l "OP_TENSOR" 1 3 65, C4<00000001>;
P_0x12500a930 .param/l "OP_VECTOR" 1 3 66, C4<00000010>;
P_0x12500a970 .param/l "SRAM_ADDR_W" 0 3 11, +C4<00000000000000000000000000010100>;
P_0x12500a9b0 .param/l "SRAM_WIDTH" 0 3 10, +C4<00000000000000000000000100000000>;
v0x60000314a400_0 .net "axi_araddr", 39 0, L_0x600002820540;  1 drivers
v0x60000314a490_0 .net "axi_arlen", 7 0, L_0x6000028205b0;  1 drivers
v0x60000314a520_0 .var "axi_arready", 0 0;
v0x60000314a5b0_0 .net "axi_arvalid", 0 0, L_0x600002820690;  1 drivers
v0x60000314a640_0 .net "axi_awaddr", 39 0, L_0x6000028202a0;  1 drivers
v0x60000314a6d0_0 .net "axi_awlen", 7 0, L_0x600002820310;  1 drivers
v0x60000314a760_0 .var "axi_awready", 0 0;
v0x60000314a7f0_0 .net "axi_awvalid", 0 0, L_0x600002820380;  1 drivers
L_0x118052968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000314a880_0 .net "axi_bready", 0 0, L_0x118052968;  1 drivers
v0x60000314a910_0 .var "axi_bresp", 1 0;
v0x60000314a9a0_0 .var "axi_bvalid", 0 0;
v0x60000314aa30_0 .var "axi_rdata", 255 0;
v0x60000314aac0_0 .var "axi_rlast", 0 0;
v0x60000314ab50_0 .net "axi_rready", 0 0, L_0x600002820700;  1 drivers
v0x60000314abe0_0 .var "axi_rvalid", 0 0;
v0x60000314ac70_0 .net "axi_wdata", 255 0, L_0x6000028203f0;  1 drivers
v0x60000314ad00_0 .net "axi_wlast", 0 0, L_0x600002820460;  1 drivers
v0x60000314ad90_0 .var "axi_wready", 0 0;
v0x60000314ae20_0 .net "axi_wvalid", 0 0, L_0x6000028204d0;  1 drivers
v0x60000314aeb0_0 .var "clk", 0 0;
v0x60000314af40_0 .var/i "errors", 31 0;
v0x60000314afd0_0 .var "global_sync_in", 0 0;
v0x60000314b060_0 .var "noc_rx_addr", 19 0;
v0x60000314b0f0_0 .var "noc_rx_data", 255 0;
v0x60000314b180_0 .var "noc_rx_is_instr", 0 0;
v0x60000314b210_0 .net "noc_rx_ready", 0 0, L_0x600003212da0;  1 drivers
v0x60000314b2a0_0 .var "noc_rx_valid", 0 0;
L_0x1180529f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000314b330_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  1 drivers
L_0x1180529b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000314b3c0_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  1 drivers
v0x60000314b450_0 .var "noc_tx_ready", 0 0;
L_0x118052a40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000314b4e0_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  1 drivers
v0x60000314b570_0 .var "rst_n", 0 0;
v0x60000314b600_0 .var "sync_grant", 0 0;
v0x60000314b690_0 .net "sync_request", 0 0, L_0x60000281cd20;  1 drivers
v0x60000314b720_0 .var/i "timeout", 31 0;
v0x60000314b7b0_0 .net "tpc_busy", 0 0, L_0x60000281cb60;  1 drivers
v0x60000314b840_0 .net "tpc_done", 0 0, L_0x60000281cbd0;  1 drivers
v0x60000314b8d0_0 .net "tpc_error", 0 0, L_0x60000281ccb0;  1 drivers
v0x60000314b960_0 .var "tpc_start", 0 0;
v0x60000314b9f0_0 .var "tpc_start_pc", 19 0;
S_0x125004480 .scope module, "dut" "tensor_processing_cluster" 3 44, 4 15 0, S_0x12500d270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x125810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x125810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x125810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x125810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x125810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x125810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x125810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x125810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x125810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x125810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x125810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x125810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x125810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x125810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x125810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x125810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x125811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x60000281ca10 .functor BUFZ 1, v0x600003147960_0, C4<0>, C4<0>, C4<0>;
L_0x600002812610 .functor OR 1, L_0x60000320fc00, L_0x60000320fde0, C4<0>, C4<0>;
L_0x600002813c60 .functor AND 1, L_0x6000028125a0, L_0x600002812610, C4<1>, C4<1>;
L_0x600002813800 .functor BUFZ 1, v0x600003148a20_0, C4<0>, C4<0>, C4<0>;
L_0x6000028133a0 .functor BUFZ 1, v0x600003148510_0, C4<0>, C4<0>, C4<0>;
L_0x6000028208c0 .functor AND 1, v0x60000314b2a0_0, L_0x600003212da0, C4<1>, C4<1>;
L_0x600002820930 .functor AND 1, L_0x6000028208c0, L_0x600003212e40, C4<1>, C4<1>;
v0x600003145950_0 .net *"_ivl_24", 19 0, L_0x60000320f520;  1 drivers
L_0x118052530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031459e0_0 .net *"_ivl_27", 3 0, L_0x118052530;  1 drivers
v0x600003145a70_0 .net *"_ivl_28", 19 0, L_0x60000320f5c0;  1 drivers
L_0x118052578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003145b00_0 .net *"_ivl_31", 14 0, L_0x118052578;  1 drivers
L_0x1180525c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003145b90_0 .net/2u *"_ivl_34", 2 0, L_0x1180525c0;  1 drivers
v0x600003145c20_0 .net *"_ivl_38", 19 0, L_0x60000320f7a0;  1 drivers
L_0x118052608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003145cb0_0 .net *"_ivl_41", 3 0, L_0x118052608;  1 drivers
v0x600003145d40_0 .net *"_ivl_42", 19 0, L_0x60000320f840;  1 drivers
L_0x118052650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003145dd0_0 .net *"_ivl_45", 3 0, L_0x118052650;  1 drivers
L_0x118052698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003145e60_0 .net/2u *"_ivl_48", 2 0, L_0x118052698;  1 drivers
v0x600003145ef0_0 .net *"_ivl_52", 19 0, L_0x60000320fa20;  1 drivers
L_0x1180526e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003145f80_0 .net *"_ivl_55", 3 0, L_0x1180526e0;  1 drivers
v0x600003146010_0 .net *"_ivl_56", 19 0, L_0x60000320fac0;  1 drivers
L_0x118052728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x6000031460a0_0 .net *"_ivl_59", 3 0, L_0x118052728;  1 drivers
L_0x118052770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600003146130_0 .net *"_ivl_63", 127 0, L_0x118052770;  1 drivers
v0x6000031461c0_0 .net *"_ivl_65", 127 0, L_0x60000320fca0;  1 drivers
L_0x1180527b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003146250_0 .net/2u *"_ivl_68", 2 0, L_0x1180527b8;  1 drivers
v0x6000031462e0_0 .net *"_ivl_70", 0 0, L_0x60000320fc00;  1 drivers
L_0x118052800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600003146370_0 .net/2u *"_ivl_72", 2 0, L_0x118052800;  1 drivers
v0x600003146400_0 .net *"_ivl_74", 0 0, L_0x60000320fde0;  1 drivers
v0x600003146490_0 .net *"_ivl_77", 0 0, L_0x600002812610;  1 drivers
v0x600003146520_0 .net *"_ivl_87", 0 0, L_0x6000028208c0;  1 drivers
v0x6000031465b0_0 .net *"_ivl_89", 0 0, L_0x600003212e40;  1 drivers
v0x600003146640_0 .var "act_data_d", 31 0;
v0x6000031466d0_0 .var "act_valid_d", 0 0;
v0x600003146760_0 .var "act_valid_d2", 0 0;
v0x6000031467f0_0 .net "axi_araddr", 39 0, L_0x600002820540;  alias, 1 drivers
v0x600003146880_0 .net "axi_arlen", 7 0, L_0x6000028205b0;  alias, 1 drivers
v0x600003146910_0 .net "axi_arready", 0 0, v0x60000314a520_0;  1 drivers
v0x6000031469a0_0 .net "axi_arvalid", 0 0, L_0x600002820690;  alias, 1 drivers
v0x600003146a30_0 .net "axi_awaddr", 39 0, L_0x6000028202a0;  alias, 1 drivers
v0x600003146ac0_0 .net "axi_awlen", 7 0, L_0x600002820310;  alias, 1 drivers
v0x600003146b50_0 .net "axi_awready", 0 0, v0x60000314a760_0;  1 drivers
v0x600003146be0_0 .net "axi_awvalid", 0 0, L_0x600002820380;  alias, 1 drivers
v0x600003146c70_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x600003146d00_0 .net "axi_bresp", 1 0, v0x60000314a910_0;  1 drivers
v0x600003146d90_0 .net "axi_bvalid", 0 0, v0x60000314a9a0_0;  1 drivers
v0x600003146e20_0 .net "axi_rdata", 255 0, v0x60000314aa30_0;  1 drivers
v0x600003146eb0_0 .net "axi_rlast", 0 0, v0x60000314aac0_0;  1 drivers
v0x600003146f40_0 .net "axi_rready", 0 0, L_0x600002820700;  alias, 1 drivers
v0x600003146fd0_0 .net "axi_rvalid", 0 0, v0x60000314abe0_0;  1 drivers
v0x600003147060_0 .net "axi_wdata", 255 0, L_0x6000028203f0;  alias, 1 drivers
v0x6000031470f0_0 .net "axi_wlast", 0 0, L_0x600002820460;  alias, 1 drivers
v0x600003147180_0 .net "axi_wready", 0 0, v0x60000314ad90_0;  1 drivers
v0x600003147210_0 .net "axi_wvalid", 0 0, L_0x6000028204d0;  alias, 1 drivers
v0x6000031472a0_0 .net "clk", 0 0, v0x60000314aeb0_0;  1 drivers
v0x600003147330_0 .net "dma_lcp_done", 0 0, L_0x600002820070;  1 drivers
v0x6000031473c0_0 .net "dma_lcp_ready", 0 0, L_0x600003211ea0;  1 drivers
v0x600003147450_0 .net "dma_sram_addr", 19 0, v0x6000031243f0_0;  1 drivers
v0x6000031474e0_0 .net "dma_sram_rdata", 255 0, L_0x600002820850;  1 drivers
v0x600003147570_0 .net "dma_sram_re", 0 0, L_0x600002820230;  1 drivers
v0x600003147600_0 .net "dma_sram_ready", 0 0, L_0x600003212d00;  1 drivers
v0x600003147690_0 .net "dma_sram_wdata", 255 0, L_0x600002820150;  1 drivers
v0x600003147720_0 .net "dma_sram_we", 0 0, L_0x6000028201c0;  1 drivers
v0x6000031477b0_0 .net "global_sync_in", 0 0, v0x60000314afd0_0;  1 drivers
v0x600003147840 .array "instr_mem", 4095 0, 127 0;
v0x6000031478d0_0 .var "instr_rdata_reg", 127 0;
v0x600003147960_0 .var "instr_valid_reg", 0 0;
v0x6000031479f0_0 .net "lcp_dma_cmd", 127 0, v0x600003125ef0_0;  1 drivers
v0x600003147a80_0 .net "lcp_dma_valid", 0 0, L_0x60000281c150;  1 drivers
v0x600003147b10_0 .net "lcp_imem_addr", 19 0, L_0x60000281c7e0;  1 drivers
v0x600003147ba0_0 .net "lcp_imem_data", 127 0, v0x6000031478d0_0;  1 drivers
v0x600003147c30_0 .net "lcp_imem_re", 0 0, L_0x60000281c850;  1 drivers
v0x600003147cc0_0 .net "lcp_imem_valid", 0 0, L_0x60000281ca10;  1 drivers
v0x600003147d50_0 .net "lcp_mxu_cmd", 127 0, v0x600003126be0_0;  1 drivers
v0x600003147de0_0 .net "lcp_mxu_valid", 0 0, L_0x60000281c000;  1 drivers
v0x600003147e70_0 .net "lcp_vpu_cmd", 127 0, v0x6000031277b0_0;  1 drivers
v0x600003147f00_0 .net "lcp_vpu_valid", 0 0, L_0x60000281c230;  1 drivers
v0x600003148000_0 .net "mxu_a_addr", 19 0, L_0x60000320f8e0;  1 drivers
v0x600003148090_0 .net "mxu_a_rdata", 255 0, L_0x600002820770;  1 drivers
v0x600003148120_0 .net "mxu_a_re", 0 0, L_0x60000320f980;  1 drivers
v0x6000031481b0_0 .net "mxu_a_ready", 0 0, L_0x600003212bc0;  1 drivers
v0x600003148240_0 .net "mxu_cfg_k", 15 0, L_0x600003209860;  1 drivers
v0x6000031482d0_0 .net "mxu_cfg_m", 15 0, L_0x600003209720;  1 drivers
v0x600003148360_0 .net "mxu_cfg_n", 15 0, L_0x6000032097c0;  1 drivers
v0x6000031483f0_0 .var "mxu_col_cnt", 4 0;
v0x600003148480_0 .var "mxu_cycle_cnt", 15 0;
v0x600003148510_0 .var "mxu_done_reg", 0 0;
v0x6000031485a0_0 .net "mxu_dst_addr", 15 0, L_0x600003209540;  1 drivers
v0x600003148630_0 .net "mxu_lcp_done", 0 0, L_0x6000028133a0;  1 drivers
v0x6000031486c0_0 .net "mxu_lcp_ready", 0 0, L_0x600002813800;  1 drivers
v0x600003148750_0 .net "mxu_o_addr", 19 0, L_0x60000320fb60;  1 drivers
v0x6000031487e0_0 .net "mxu_o_ready", 0 0, L_0x600003212c60;  1 drivers
v0x600003148870_0 .net "mxu_o_wdata", 255 0, L_0x60000320fd40;  1 drivers
v0x600003148900_0 .net "mxu_o_we", 0 0, L_0x600002813c60;  1 drivers
v0x600003148990_0 .var "mxu_out_cnt", 15 0;
v0x600003148a20_0 .var "mxu_ready_reg", 0 0;
v0x600003148ab0_0 .net "mxu_src0_addr", 15 0, L_0x6000032095e0;  1 drivers
v0x600003148b40_0 .net "mxu_src1_addr", 15 0, L_0x600003209680;  1 drivers
v0x600003148bd0_0 .var "mxu_start_array", 0 0;
v0x600003148c60_0 .var "mxu_start_array_d", 0 0;
v0x600003148cf0_0 .var "mxu_state", 2 0;
v0x600003148d80_0 .net "mxu_subop", 7 0, L_0x6000032094a0;  1 drivers
v0x600003148e10_0 .net "mxu_w_addr", 19 0, L_0x60000320f660;  1 drivers
v0x600003148ea0_0 .net "mxu_w_rdata", 255 0, v0x600003142eb0_0;  1 drivers
v0x600003148f30_0 .net "mxu_w_re", 0 0, L_0x60000320f700;  1 drivers
v0x600003148fc0_0 .net "mxu_w_ready", 0 0, L_0x600003212a80;  1 drivers
v0x600003149050_0 .net "noc_data_write", 0 0, L_0x600002820930;  1 drivers
v0x6000031490e0_0 .net "noc_rx_addr", 19 0, v0x60000314b060_0;  1 drivers
v0x600003149170_0 .net "noc_rx_data", 255 0, v0x60000314b0f0_0;  1 drivers
v0x600003149200_0 .net "noc_rx_is_instr", 0 0, v0x60000314b180_0;  1 drivers
v0x600003149290_0 .net "noc_rx_ready", 0 0, L_0x600003212da0;  alias, 1 drivers
v0x600003149320_0 .net "noc_rx_valid", 0 0, v0x60000314b2a0_0;  1 drivers
v0x6000031493b0_0 .net "noc_tx_addr", 19 0, L_0x1180529f8;  alias, 1 drivers
v0x600003149440_0 .net "noc_tx_data", 255 0, L_0x1180529b0;  alias, 1 drivers
v0x6000031494d0_0 .net "noc_tx_ready", 0 0, v0x60000314b450_0;  1 drivers
v0x600003149560_0 .net "noc_tx_valid", 0 0, L_0x118052a40;  alias, 1 drivers
v0x6000031495f0_0 .net "rst_n", 0 0, v0x60000314b570_0;  1 drivers
v0x600003149680_0 .net "sync_grant", 0 0, v0x60000314b600_0;  1 drivers
v0x600003149710_0 .net "sync_request", 0 0, L_0x60000281cd20;  alias, 1 drivers
v0x6000031497a0_0 .net "systolic_busy", 0 0, L_0x600002812840;  1 drivers
v0x600003149830_0 .net "systolic_done", 0 0, L_0x60000320f020;  1 drivers
v0x6000031498c0_0 .net "systolic_result", 127 0, L_0x60000320ebc0;  1 drivers
v0x600003149950_0 .net "systolic_result_valid", 0 0, L_0x6000028125a0;  1 drivers
v0x6000031499e0_0 .net "tpc_busy", 0 0, L_0x60000281cb60;  alias, 1 drivers
v0x600003149a70_0 .net "tpc_done", 0 0, L_0x60000281cbd0;  alias, 1 drivers
v0x600003149b00_0 .net "tpc_error", 0 0, L_0x60000281ccb0;  alias, 1 drivers
v0x600003149b90_0 .net "tpc_start", 0 0, v0x60000314b960_0;  1 drivers
v0x600003149c20_0 .net "tpc_start_pc", 19 0, v0x60000314b9f0_0;  1 drivers
v0x600003149cb0_0 .net "vpu_lcp_done", 0 0, L_0x600002812e60;  1 drivers
v0x600003149d40_0 .net "vpu_lcp_ready", 0 0, L_0x6000032119a0;  1 drivers
v0x600003149dd0_0 .net "vpu_sram_addr", 19 0, v0x600003144cf0_0;  1 drivers
v0x600003149e60_0 .net "vpu_sram_rdata", 255 0, L_0x6000028207e0;  1 drivers
v0x600003149ef0_0 .net "vpu_sram_re", 0 0, L_0x600002820000;  1 drivers
v0x600003149f80_0 .net "vpu_sram_ready", 0 0, L_0x600003212b20;  1 drivers
v0x60000314a010_0 .net "vpu_sram_wdata", 255 0, L_0x600002812d10;  1 drivers
v0x60000314a0a0_0 .net "vpu_sram_we", 0 0, L_0x600002812d80;  1 drivers
v0x60000314a130_0 .var "weight_load_col_d", 1 0;
v0x60000314a1c0_0 .var "weight_load_en_d", 0 0;
L_0x6000032094a0 .part v0x600003126be0_0, 112, 8;
L_0x600003209540 .part v0x600003126be0_0, 96, 16;
L_0x6000032095e0 .part v0x600003126be0_0, 80, 16;
L_0x600003209680 .part v0x600003126be0_0, 64, 16;
L_0x600003209720 .part v0x600003126be0_0, 48, 16;
L_0x6000032097c0 .part v0x600003126be0_0, 32, 16;
L_0x600003209860 .part v0x600003126be0_0, 16, 16;
L_0x60000320f480 .part v0x600003142eb0_0, 0, 32;
L_0x60000320f520 .concat [ 16 4 0 0], L_0x600003209680, L_0x118052530;
L_0x60000320f5c0 .concat [ 5 15 0 0], v0x6000031483f0_0, L_0x118052578;
L_0x60000320f660 .arith/sum 20, L_0x60000320f520, L_0x60000320f5c0;
L_0x60000320f700 .cmp/eq 3, v0x600003148cf0_0, L_0x1180525c0;
L_0x60000320f7a0 .concat [ 16 4 0 0], L_0x6000032095e0, L_0x118052608;
L_0x60000320f840 .concat [ 16 4 0 0], v0x600003148480_0, L_0x118052650;
L_0x60000320f8e0 .arith/sum 20, L_0x60000320f7a0, L_0x60000320f840;
L_0x60000320f980 .cmp/eq 3, v0x600003148cf0_0, L_0x118052698;
L_0x60000320fa20 .concat [ 16 4 0 0], L_0x600003209540, L_0x1180526e0;
L_0x60000320fac0 .concat [ 16 4 0 0], v0x600003148990_0, L_0x118052728;
L_0x60000320fb60 .arith/sum 20, L_0x60000320fa20, L_0x60000320fac0;
L_0x60000320fca0 .part L_0x60000320ebc0, 0, 128;
L_0x60000320fd40 .concat [ 128 128 0 0], L_0x60000320fca0, L_0x118052770;
L_0x60000320fc00 .cmp/eq 3, v0x600003148cf0_0, L_0x1180527b8;
L_0x60000320fde0 .cmp/eq 3, v0x600003148cf0_0, L_0x118052800;
L_0x600003212da0 .reduce/nor L_0x60000281cb60;
L_0x600003212e40 .reduce/nor v0x60000314b180_0;
S_0x125009be0 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x125004480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x125811200 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x125811240 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x125811280 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x1258112c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x125811300 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x125811340 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x125811380 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x1258113c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x125811400 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x125811440 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x125811480 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x1258114c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x125811500 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x125811540 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x125811580 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x1258115c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x125811600 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x125811640 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x125811680 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x1258116c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x125811700 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x600002820070 .functor BUFZ 1, v0x600003123ba0_0, C4<0>, C4<0>, C4<0>;
L_0x600002820150 .functor BUFZ 256, v0x600003124750_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028201c0 .functor BUFZ 1, v0x600003124870_0, C4<0>, C4<0>, C4<0>;
L_0x600002820230 .functor BUFZ 1, v0x6000031245a0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028202a0 .functor BUFZ 40, v0x600003122a30_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x600002820310 .functor BUFZ 8, v0x600003122b50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002820380 .functor BUFZ 1, v0x600003122d00_0, C4<0>, C4<0>, C4<0>;
L_0x6000028203f0 .functor BUFZ 256, v0x6000031232a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002820460 .functor BUFZ 1, v0x6000031233c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000028204d0 .functor BUFZ 1, v0x600003123570_0, C4<0>, C4<0>, C4<0>;
L_0x600002820540 .functor BUFZ 40, v0x600003122640_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000028205b0 .functor BUFZ 8, v0x600003122760_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x600002820690 .functor BUFZ 1, v0x600003122910_0, C4<0>, C4<0>, C4<0>;
L_0x600002820700 .functor BUFZ 1, v0x6000031230f0_0, C4<0>, C4<0>, C4<0>;
L_0x118052920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003122520_0 .net/2u *"_ivl_14", 3 0, L_0x118052920;  1 drivers
v0x6000031225b0_0 .net "axi_araddr", 39 0, L_0x600002820540;  alias, 1 drivers
v0x600003122640_0 .var "axi_araddr_reg", 39 0;
v0x6000031226d0_0 .net "axi_arlen", 7 0, L_0x6000028205b0;  alias, 1 drivers
v0x600003122760_0 .var "axi_arlen_reg", 7 0;
v0x6000031227f0_0 .net "axi_arready", 0 0, v0x60000314a520_0;  alias, 1 drivers
v0x600003122880_0 .net "axi_arvalid", 0 0, L_0x600002820690;  alias, 1 drivers
v0x600003122910_0 .var "axi_arvalid_reg", 0 0;
v0x6000031229a0_0 .net "axi_awaddr", 39 0, L_0x6000028202a0;  alias, 1 drivers
v0x600003122a30_0 .var "axi_awaddr_reg", 39 0;
v0x600003122ac0_0 .net "axi_awlen", 7 0, L_0x600002820310;  alias, 1 drivers
v0x600003122b50_0 .var "axi_awlen_reg", 7 0;
v0x600003122be0_0 .net "axi_awready", 0 0, v0x60000314a760_0;  alias, 1 drivers
v0x600003122c70_0 .net "axi_awvalid", 0 0, L_0x600002820380;  alias, 1 drivers
v0x600003122d00_0 .var "axi_awvalid_reg", 0 0;
v0x600003122d90_0 .net "axi_bready", 0 0, L_0x118052968;  alias, 1 drivers
v0x600003122e20_0 .net "axi_bresp", 1 0, v0x60000314a910_0;  alias, 1 drivers
v0x600003122eb0_0 .net "axi_bvalid", 0 0, v0x60000314a9a0_0;  alias, 1 drivers
v0x600003122f40_0 .net "axi_rdata", 255 0, v0x60000314aa30_0;  alias, 1 drivers
v0x600003122fd0_0 .net "axi_rlast", 0 0, v0x60000314aac0_0;  alias, 1 drivers
v0x600003123060_0 .net "axi_rready", 0 0, L_0x600002820700;  alias, 1 drivers
v0x6000031230f0_0 .var "axi_rready_reg", 0 0;
v0x600003123180_0 .net "axi_rvalid", 0 0, v0x60000314abe0_0;  alias, 1 drivers
v0x600003123210_0 .net "axi_wdata", 255 0, L_0x6000028203f0;  alias, 1 drivers
v0x6000031232a0_0 .var "axi_wdata_reg", 255 0;
v0x600003123330_0 .net "axi_wlast", 0 0, L_0x600002820460;  alias, 1 drivers
v0x6000031233c0_0 .var "axi_wlast_reg", 0 0;
v0x600003123450_0 .net "axi_wready", 0 0, v0x60000314ad90_0;  alias, 1 drivers
v0x6000031234e0_0 .net "axi_wvalid", 0 0, L_0x6000028204d0;  alias, 1 drivers
v0x600003123570_0 .var "axi_wvalid_reg", 0 0;
v0x600003123600_0 .net "cfg_cols", 11 0, L_0x600003211cc0;  1 drivers
v0x600003123690_0 .net "cfg_rows", 11 0, L_0x600003211c20;  1 drivers
v0x600003123720_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x6000031237b0_0 .net "cmd", 127 0, v0x600003125ef0_0;  alias, 1 drivers
v0x600003123840_0 .net "cmd_done", 0 0, L_0x600002820070;  alias, 1 drivers
v0x6000031238d0_0 .net "cmd_ready", 0 0, L_0x600003211ea0;  alias, 1 drivers
v0x600003123960_0 .net "cmd_valid", 0 0, L_0x60000281c150;  alias, 1 drivers
v0x6000031239f0_0 .var "col_count", 11 0;
v0x600003123a80_0 .var "cols_cfg", 11 0;
v0x600003123b10_0 .var "data_buf", 255 0;
v0x600003123ba0_0 .var "done_reg", 0 0;
v0x600003123c30_0 .net "ext_addr", 39 0, L_0x600003211ae0;  1 drivers
v0x600003123cc0_0 .var "ext_base", 39 0;
v0x600003123d50_0 .var "ext_ptr", 39 0;
v0x600003123de0_0 .net "ext_stride", 11 0, L_0x600003211d60;  1 drivers
v0x600003123e70_0 .var "ext_stride_cfg", 11 0;
v0x600003123f00_0 .net "int_addr", 19 0, L_0x600003211b80;  1 drivers
v0x6000031186c0_0 .var "int_base", 19 0;
v0x600003118630_0 .var "int_ptr", 19 0;
v0x600003124000_0 .net "int_stride", 11 0, L_0x600003211e00;  1 drivers
v0x600003124090_0 .var "int_stride_cfg", 11 0;
v0x600003124120_0 .var "op_type", 7 0;
v0x6000031241b0_0 .var "row_count", 11 0;
v0x600003124240_0 .var "rows_cfg", 11 0;
v0x6000031242d0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003124360_0 .net "sram_addr", 19 0, v0x6000031243f0_0;  alias, 1 drivers
v0x6000031243f0_0 .var "sram_addr_reg", 19 0;
v0x600003124480_0 .net "sram_rdata", 255 0, L_0x600002820850;  alias, 1 drivers
v0x600003124510_0 .net "sram_re", 0 0, L_0x600002820230;  alias, 1 drivers
v0x6000031245a0_0 .var "sram_re_reg", 0 0;
v0x600003124630_0 .net "sram_ready", 0 0, L_0x600003212d00;  alias, 1 drivers
v0x6000031246c0_0 .net "sram_wdata", 255 0, L_0x600002820150;  alias, 1 drivers
v0x600003124750_0 .var "sram_wdata_reg", 255 0;
v0x6000031247e0_0 .net "sram_we", 0 0, L_0x6000028201c0;  alias, 1 drivers
v0x600003124870_0 .var "sram_we_reg", 0 0;
v0x600003124900_0 .var "state", 3 0;
v0x600003124990_0 .net "subop", 7 0, L_0x600003211a40;  1 drivers
E_0x60000165f7c0/0 .event negedge, v0x6000031242d0_0;
E_0x60000165f7c0/1 .event posedge, v0x600003123720_0;
E_0x60000165f7c0 .event/or E_0x60000165f7c0/0, E_0x60000165f7c0/1;
L_0x600003211a40 .part v0x600003125ef0_0, 112, 8;
L_0x600003211ae0 .part v0x600003125ef0_0, 72, 40;
L_0x600003211b80 .part v0x600003125ef0_0, 52, 20;
L_0x600003211c20 .part v0x600003125ef0_0, 40, 12;
L_0x600003211cc0 .part v0x600003125ef0_0, 28, 12;
L_0x600003211d60 .part v0x600003125ef0_0, 16, 12;
L_0x600003211e00 .part v0x600003125ef0_0, 4, 12;
L_0x600003211ea0 .cmp/eq 4, v0x600003124900_0, L_0x118052920;
S_0x125009d50 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x125004480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x125814600 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x125814640 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x125814680 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x1258146c0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x125814700 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x125814740 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x125814780 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x1258147c0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x125814800 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x125814840 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x125814880 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x1258148c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x125814900 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x125814940 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x125814980 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x1258149c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x125814a00 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x125814a40 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x125814a80 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x125814ac0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x125814b00 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x125814b40 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x125814b80 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x125814bc0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x125814c00 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x125814c40 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x125814c80 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x60000281ca80 .functor AND 1, L_0x600003208b40, L_0x600003208c80, C4<1>, C4<1>;
L_0x60000281c770 .functor AND 1, L_0x60000281ca80, L_0x600003208820, C4<1>, C4<1>;
L_0x60000281c7e0 .functor BUFZ 20, v0x600003126520_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x60000281c850 .functor BUFZ 1, v0x6000031266d0_0, C4<0>, C4<0>, C4<0>;
L_0x60000281c000 .functor BUFZ 1, v0x600003126e20_0, C4<0>, C4<0>, C4<0>;
L_0x60000281c230 .functor BUFZ 1, v0x6000031279f0_0, C4<0>, C4<0>, C4<0>;
L_0x60000281c150 .functor BUFZ 1, v0x600003126130_0, C4<0>, C4<0>, C4<0>;
L_0x60000281caf0 .functor AND 1, L_0x600003209220, L_0x6000032092c0, C4<1>, C4<1>;
L_0x60000281cb60 .functor AND 1, L_0x60000281caf0, L_0x600003209360, C4<1>, C4<1>;
L_0x60000281cbd0 .functor BUFZ 1, v0x600003126250_0, C4<0>, C4<0>, C4<0>;
L_0x60000281ccb0 .functor BUFZ 1, v0x600003126370_0, C4<0>, C4<0>, C4<0>;
L_0x60000281cd20 .functor BUFZ 1, v0x600003127600_0, C4<0>, C4<0>, C4<0>;
L_0x118050010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003124ab0_0 .net *"_ivl_11", 23 0, L_0x118050010;  1 drivers
L_0x118050058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003124b40_0 .net/2u *"_ivl_12", 31 0, L_0x118050058;  1 drivers
v0x600003124bd0_0 .net *"_ivl_14", 0 0, L_0x600003208b40;  1 drivers
v0x600003124c60_0 .net *"_ivl_16", 31 0, L_0x600003208be0;  1 drivers
L_0x1180500a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003124cf0_0 .net *"_ivl_19", 23 0, L_0x1180500a0;  1 drivers
L_0x1180500e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003124d80_0 .net/2u *"_ivl_20", 31 0, L_0x1180500e8;  1 drivers
v0x600003124e10_0 .net *"_ivl_22", 0 0, L_0x600003208c80;  1 drivers
v0x600003124ea0_0 .net *"_ivl_25", 0 0, L_0x60000281ca80;  1 drivers
v0x600003124f30_0 .net *"_ivl_26", 31 0, L_0x600003208d20;  1 drivers
L_0x118050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003124fc0_0 .net *"_ivl_29", 23 0, L_0x118050130;  1 drivers
L_0x118050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003125050_0 .net/2u *"_ivl_30", 31 0, L_0x118050178;  1 drivers
v0x6000031250e0_0 .net *"_ivl_32", 0 0, L_0x600003208820;  1 drivers
v0x600003125170_0 .net *"_ivl_36", 31 0, L_0x600003208640;  1 drivers
L_0x1180501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003125200_0 .net *"_ivl_39", 23 0, L_0x1180501c0;  1 drivers
L_0x118050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003125290_0 .net/2u *"_ivl_40", 31 0, L_0x118050208;  1 drivers
v0x600003125320_0 .net *"_ivl_44", 31 0, L_0x600003208500;  1 drivers
L_0x118050250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031253b0_0 .net *"_ivl_47", 23 0, L_0x118050250;  1 drivers
L_0x118050298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003125440_0 .net/2u *"_ivl_48", 31 0, L_0x118050298;  1 drivers
v0x6000031254d0_0 .net *"_ivl_52", 31 0, L_0x6000032090e0;  1 drivers
L_0x1180502e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003125560_0 .net *"_ivl_55", 23 0, L_0x1180502e0;  1 drivers
L_0x118050328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031255f0_0 .net/2u *"_ivl_56", 31 0, L_0x118050328;  1 drivers
L_0x118050370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600003125680_0 .net/2u *"_ivl_76", 3 0, L_0x118050370;  1 drivers
v0x600003125710_0 .net *"_ivl_78", 0 0, L_0x600003209220;  1 drivers
v0x6000031257a0_0 .net *"_ivl_8", 31 0, L_0x600003208aa0;  1 drivers
L_0x1180503b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600003125830_0 .net/2u *"_ivl_80", 3 0, L_0x1180503b8;  1 drivers
v0x6000031258c0_0 .net *"_ivl_82", 0 0, L_0x6000032092c0;  1 drivers
v0x600003125950_0 .net *"_ivl_85", 0 0, L_0x60000281caf0;  1 drivers
L_0x118050400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x6000031259e0_0 .net/2u *"_ivl_86", 3 0, L_0x118050400;  1 drivers
v0x600003125a70_0 .net *"_ivl_88", 0 0, L_0x600003209360;  1 drivers
v0x600003125b00_0 .net "all_done", 0 0, L_0x60000281c770;  1 drivers
v0x600003125b90_0 .net "busy", 0 0, L_0x60000281cb60;  alias, 1 drivers
v0x600003125c20_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003125cb0_0 .var "decoded_opcode", 7 0;
v0x600003125d40_0 .var "decoded_subop", 7 0;
v0x600003125dd0_0 .net "dma_clear", 0 0, L_0x600003209180;  1 drivers
v0x600003125e60_0 .net "dma_cmd", 127 0, v0x600003125ef0_0;  alias, 1 drivers
v0x600003125ef0_0 .var "dma_cmd_reg", 127 0;
v0x600003125f80_0 .net "dma_done", 0 0, L_0x600002820070;  alias, 1 drivers
v0x600003126010_0 .net "dma_ready", 0 0, L_0x600003211ea0;  alias, 1 drivers
v0x6000031260a0_0 .net "dma_valid", 0 0, L_0x60000281c150;  alias, 1 drivers
v0x600003126130_0 .var "dma_valid_reg", 0 0;
v0x6000031261c0_0 .net "done", 0 0, L_0x60000281cbd0;  alias, 1 drivers
v0x600003126250_0 .var "done_reg", 0 0;
v0x6000031262e0_0 .net "error", 0 0, L_0x60000281ccb0;  alias, 1 drivers
v0x600003126370_0 .var "error_reg", 0 0;
v0x600003126400_0 .net "global_sync_in", 0 0, v0x60000314afd0_0;  alias, 1 drivers
v0x600003126490_0 .net "imem_addr", 19 0, L_0x60000281c7e0;  alias, 1 drivers
v0x600003126520_0 .var "imem_addr_reg", 19 0;
v0x6000031265b0_0 .net "imem_data", 127 0, v0x6000031478d0_0;  alias, 1 drivers
v0x600003126640_0 .net "imem_re", 0 0, L_0x60000281c850;  alias, 1 drivers
v0x6000031266d0_0 .var "imem_re_reg", 0 0;
v0x600003126760_0 .net "imem_valid", 0 0, L_0x60000281ca10;  alias, 1 drivers
v0x6000031267f0_0 .var "instr_reg", 127 0;
v0x600003126880_0 .net "loop_count", 15 0, L_0x600003208960;  1 drivers
v0x600003126910 .array "loop_counter", 3 0, 15 0;
v0x6000031269a0_0 .var "loop_sp", 1 0;
v0x600003126a30 .array "loop_start_addr", 3 0, 19 0;
v0x600003126ac0_0 .net "mxu_clear", 0 0, L_0x6000032085a0;  1 drivers
v0x600003126b50_0 .net "mxu_cmd", 127 0, v0x600003126be0_0;  alias, 1 drivers
v0x600003126be0_0 .var "mxu_cmd_reg", 127 0;
v0x600003126c70_0 .net "mxu_done", 0 0, L_0x6000028133a0;  alias, 1 drivers
v0x600003126d00_0 .net "mxu_ready", 0 0, L_0x600002813800;  alias, 1 drivers
v0x600003126d90_0 .net "mxu_valid", 0 0, L_0x60000281c000;  alias, 1 drivers
v0x600003126e20_0 .var "mxu_valid_reg", 0 0;
v0x600003126eb0_0 .net "opcode", 7 0, L_0x600003208f00;  1 drivers
v0x600003126f40_0 .var "pc", 19 0;
v0x600003126fd0_0 .var "pending_dma", 7 0;
v0x600003127060_0 .var "pending_mxu", 7 0;
v0x6000031270f0_0 .var "pending_vpu", 7 0;
v0x600003127180_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003127210_0 .net "start", 0 0, v0x60000314b960_0;  alias, 1 drivers
v0x6000031272a0_0 .net "start_pc", 19 0, v0x60000314b9f0_0;  alias, 1 drivers
v0x600003127330_0 .var "state", 3 0;
v0x6000031273c0_0 .net "subop", 7 0, L_0x600003208fa0;  1 drivers
v0x600003127450_0 .net "sync_grant", 0 0, v0x60000314b600_0;  alias, 1 drivers
v0x6000031274e0_0 .net "sync_mask", 7 0, L_0x600003208a00;  1 drivers
v0x600003127570_0 .net "sync_request", 0 0, L_0x60000281cd20;  alias, 1 drivers
v0x600003127600_0 .var "sync_request_reg", 0 0;
v0x600003127690_0 .net "vpu_clear", 0 0, L_0x600003209040;  1 drivers
v0x600003127720_0 .net "vpu_cmd", 127 0, v0x6000031277b0_0;  alias, 1 drivers
v0x6000031277b0_0 .var "vpu_cmd_reg", 127 0;
v0x600003127840_0 .net "vpu_done", 0 0, L_0x600002812e60;  alias, 1 drivers
v0x6000031278d0_0 .net "vpu_ready", 0 0, L_0x6000032119a0;  alias, 1 drivers
v0x600003127960_0 .net "vpu_valid", 0 0, L_0x60000281c230;  alias, 1 drivers
v0x6000031279f0_0 .var "vpu_valid_reg", 0 0;
L_0x600003208f00 .part v0x6000031478d0_0, 120, 8;
L_0x600003208fa0 .part v0x6000031478d0_0, 112, 8;
L_0x600003208960 .part v0x6000031478d0_0, 32, 16;
L_0x600003208a00 .part v0x6000031478d0_0, 104, 8;
L_0x600003208aa0 .concat [ 8 24 0 0], v0x600003127060_0, L_0x118050010;
L_0x600003208b40 .cmp/eq 32, L_0x600003208aa0, L_0x118050058;
L_0x600003208be0 .concat [ 8 24 0 0], v0x6000031270f0_0, L_0x1180500a0;
L_0x600003208c80 .cmp/eq 32, L_0x600003208be0, L_0x1180500e8;
L_0x600003208d20 .concat [ 8 24 0 0], v0x600003126fd0_0, L_0x118050130;
L_0x600003208820 .cmp/eq 32, L_0x600003208d20, L_0x118050178;
L_0x600003208640 .concat [ 8 24 0 0], v0x600003127060_0, L_0x1180501c0;
L_0x6000032085a0 .cmp/eq 32, L_0x600003208640, L_0x118050208;
L_0x600003208500 .concat [ 8 24 0 0], v0x6000031270f0_0, L_0x118050250;
L_0x600003209040 .cmp/eq 32, L_0x600003208500, L_0x118050298;
L_0x6000032090e0 .concat [ 8 24 0 0], v0x600003126fd0_0, L_0x1180502e0;
L_0x600003209180 .cmp/eq 32, L_0x6000032090e0, L_0x118050328;
L_0x600003209220 .cmp/ne 4, v0x600003127330_0, L_0x118050370;
L_0x6000032092c0 .cmp/ne 4, v0x600003127330_0, L_0x1180503b8;
L_0x600003209360 .cmp/ne 4, v0x600003127330_0, L_0x118050400;
S_0x125006cc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x125009d50;
 .timescale 0 0;
v0x600003124a20_0 .var/i "i", 31 0;
S_0x125006e30 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x125004480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x125006fa0 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x125006fe0 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x125007020 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x125007060 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x1250070a0 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x1250070e0 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x125007120 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x125007160 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000028175d0 .functor OR 1, L_0x60000320ec60, L_0x60000320ed00, C4<0>, C4<0>;
L_0x600002817a30 .functor AND 1, L_0x60000320eda0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x6000028126f0 .functor AND 1, L_0x600002817a30, L_0x60000320ee40, C4<1>, C4<1>;
L_0x600002812760 .functor OR 1, L_0x6000028175d0, L_0x6000028126f0, C4<0>, C4<0>;
L_0x6000028127d0 .functor BUFZ 1, L_0x600002812760, C4<0>, C4<0>, C4<0>;
L_0x600002812840 .functor AND 1, L_0x60000320eee0, L_0x60000320ef80, C4<1>, C4<1>;
L_0x600002812530 .functor AND 1, L_0x60000320f160, L_0x60000320f200, C4<1>, C4<1>;
L_0x6000028125a0 .functor AND 1, L_0x600002812530, L_0x60000320f3e0, C4<1>, C4<1>;
v0x60000313e2e0_0 .net *"_ivl_101", 0 0, L_0x60000320f3e0;  1 drivers
L_0x118052188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000313e370_0 .net/2u *"_ivl_37", 2 0, L_0x118052188;  1 drivers
v0x60000313e400_0 .net *"_ivl_39", 0 0, L_0x60000320ec60;  1 drivers
L_0x1180521d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000313e490_0 .net/2u *"_ivl_41", 2 0, L_0x1180521d0;  1 drivers
v0x60000313e520_0 .net *"_ivl_43", 0 0, L_0x60000320ed00;  1 drivers
v0x60000313e5b0_0 .net *"_ivl_46", 0 0, L_0x6000028175d0;  1 drivers
L_0x118052218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000313e640_0 .net/2u *"_ivl_47", 2 0, L_0x118052218;  1 drivers
v0x60000313e6d0_0 .net *"_ivl_49", 0 0, L_0x60000320eda0;  1 drivers
v0x60000313e760_0 .net *"_ivl_52", 0 0, L_0x600002817a30;  1 drivers
v0x60000313e7f0_0 .net *"_ivl_54", 0 0, L_0x60000320ee40;  1 drivers
v0x60000313e880_0 .net *"_ivl_56", 0 0, L_0x6000028126f0;  1 drivers
L_0x118052260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000313e910_0 .net/2u *"_ivl_61", 2 0, L_0x118052260;  1 drivers
v0x60000313e9a0_0 .net *"_ivl_63", 0 0, L_0x60000320eee0;  1 drivers
L_0x1180522a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000313ea30_0 .net/2u *"_ivl_65", 2 0, L_0x1180522a8;  1 drivers
v0x60000313eac0_0 .net *"_ivl_67", 0 0, L_0x60000320ef80;  1 drivers
L_0x1180522f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x60000313eb50_0 .net/2u *"_ivl_71", 2 0, L_0x1180522f0;  1 drivers
L_0x118052338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000313ebe0_0 .net/2u *"_ivl_75", 2 0, L_0x118052338;  1 drivers
L_0x1180523c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x60000313ec70_0 .net/2u *"_ivl_81", 2 0, L_0x1180523c8;  1 drivers
v0x60000313ed00_0 .net *"_ivl_83", 0 0, L_0x60000320f160;  1 drivers
v0x60000313ed90_0 .net *"_ivl_85", 0 0, L_0x60000320f200;  1 drivers
v0x60000313ee20_0 .net *"_ivl_88", 0 0, L_0x600002812530;  1 drivers
v0x60000313eeb0_0 .net *"_ivl_89", 31 0, L_0x60000320f2a0;  1 drivers
L_0x118052410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313ef40_0 .net *"_ivl_92", 15 0, L_0x118052410;  1 drivers
L_0x118052a88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000313efd0_0 .net *"_ivl_93", 31 0, L_0x118052a88;  1 drivers
L_0x118052458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x60000313f060_0 .net/2u *"_ivl_97", 31 0, L_0x118052458;  1 drivers
v0x60000313f0f0_0 .net *"_ivl_99", 31 0, L_0x60000320f340;  1 drivers
v0x60000313f180_0 .net "act_data", 31 0, v0x600003146640_0;  1 drivers
v0x60000313f210 .array "act_h", 19 0;
v0x60000313f210_0 .net v0x60000313f210 0, 7 0, L_0x60000281cee0; 1 drivers
v0x60000313f210_1 .net v0x60000313f210 1, 7 0, v0x600003128bd0_0; 1 drivers
v0x60000313f210_2 .net v0x60000313f210 2, 7 0, v0x60000312a130_0; 1 drivers
v0x60000313f210_3 .net v0x60000313f210 3, 7 0, v0x60000312b690_0; 1 drivers
v0x60000313f210_4 .net v0x60000313f210 4, 7 0, v0x60000312cc60_0; 1 drivers
v0x60000313f210_5 .net v0x60000313f210 5, 7 0, L_0x60000281cf50; 1 drivers
v0x60000313f210_6 .net v0x60000313f210 6, 7 0, v0x60000312e1c0_0; 1 drivers
v0x60000313f210_7 .net v0x60000313f210 7, 7 0, v0x60000312f720_0; 1 drivers
v0x60000313f210_8 .net v0x60000313f210 8, 7 0, v0x600003130cf0_0; 1 drivers
v0x60000313f210_9 .net v0x60000313f210 9, 7 0, v0x600003132250_0; 1 drivers
v0x60000313f210_10 .net v0x60000313f210 10, 7 0, L_0x60000281cfc0; 1 drivers
v0x60000313f210_11 .net v0x60000313f210 11, 7 0, v0x6000031337b0_0; 1 drivers
v0x60000313f210_12 .net v0x60000313f210 12, 7 0, v0x600003134d80_0; 1 drivers
v0x60000313f210_13 .net v0x60000313f210 13, 7 0, v0x6000031362e0_0; 1 drivers
v0x60000313f210_14 .net v0x60000313f210 14, 7 0, v0x600003137840_0; 1 drivers
v0x60000313f210_15 .net v0x60000313f210 15, 7 0, L_0x60000281d030; 1 drivers
v0x60000313f210_16 .net v0x60000313f210 16, 7 0, v0x600003138e10_0; 1 drivers
v0x60000313f210_17 .net v0x60000313f210 17, 7 0, v0x60000313a370_0; 1 drivers
v0x60000313f210_18 .net v0x60000313f210 18, 7 0, v0x60000313b8d0_0; 1 drivers
v0x60000313f210_19 .net v0x60000313f210 19, 7 0, v0x60000313cea0_0; 1 drivers
v0x60000313f2a0_0 .net "act_ready", 0 0, L_0x60000320f0c0;  1 drivers
v0x60000313f330_0 .net "act_valid", 0 0, v0x600003146760_0;  1 drivers
v0x60000313f3c0_0 .net "busy", 0 0, L_0x600002812840;  alias, 1 drivers
v0x60000313f450_0 .net "cfg_k_tiles", 15 0, L_0x600003209860;  alias, 1 drivers
L_0x1180524a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000313f4e0_0 .net "clear_acc", 0 0, L_0x1180524a0;  1 drivers
v0x60000313f570_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000313f600_0 .var "cycle_count", 15 0;
v0x60000313f690_0 .var "cycle_count_next", 15 0;
v0x600003127a80_5 .array/port v0x600003127a80, 5;
v0x60000313f720 .array "deskew_output", 3 0;
v0x60000313f720_0 .net v0x60000313f720 0, 31 0, v0x600003127a80_5; 1 drivers
v0x600003127ba0_3 .array/port v0x600003127ba0, 3;
v0x60000313f720_1 .net v0x60000313f720 1, 31 0, v0x600003127ba0_3; 1 drivers
v0x600003127cc0_1 .array/port v0x600003127cc0, 1;
v0x60000313f720_2 .net v0x60000313f720 2, 31 0, v0x600003127cc0_1; 1 drivers
v0x60000313f720_3 .net v0x60000313f720 3, 31 0, L_0x6000028149a0; 1 drivers
v0x60000313f7b0_0 .net "done", 0 0, L_0x60000320f020;  alias, 1 drivers
L_0x118052380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x60000313f840_0 .net "drain_delay", 15 0, L_0x118052380;  1 drivers
v0x60000313f8d0_0 .net "pe_enable", 0 0, L_0x600002812760;  1 drivers
v0x60000313f960 .array "psum_bottom", 3 0;
v0x60000313f960_0 .net v0x60000313f960 0, 31 0, L_0x600002816840; 1 drivers
v0x60000313f960_1 .net v0x60000313f960 1, 31 0, L_0x600002815f80; 1 drivers
v0x60000313f960_2 .net v0x60000313f960 2, 31 0, L_0x6000028156c0; 1 drivers
v0x60000313f960_3 .net v0x60000313f960 3, 31 0, L_0x600002814e00; 1 drivers
L_0x118050568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313f9f0 .array "psum_v", 19 0;
v0x60000313f9f0_0 .net v0x60000313f9f0 0, 31 0, L_0x118050568; 1 drivers
L_0x1180505b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313f9f0_1 .net v0x60000313f9f0 1, 31 0, L_0x1180505b0; 1 drivers
L_0x1180505f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313f9f0_2 .net v0x60000313f9f0 2, 31 0, L_0x1180505f8; 1 drivers
L_0x118050640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313f9f0_3 .net v0x60000313f9f0 3, 31 0, L_0x118050640; 1 drivers
v0x60000313f9f0_4 .net v0x60000313f9f0 4, 31 0, v0x6000031290e0_0; 1 drivers
v0x60000313f9f0_5 .net v0x60000313f9f0 5, 31 0, v0x60000312a640_0; 1 drivers
v0x60000313f9f0_6 .net v0x60000313f9f0 6, 31 0, v0x60000312bba0_0; 1 drivers
v0x60000313f9f0_7 .net v0x60000313f9f0 7, 31 0, v0x60000312d170_0; 1 drivers
v0x60000313f9f0_8 .net v0x60000313f9f0 8, 31 0, v0x60000312e6d0_0; 1 drivers
v0x60000313f9f0_9 .net v0x60000313f9f0 9, 31 0, v0x60000312fc30_0; 1 drivers
v0x60000313f9f0_10 .net v0x60000313f9f0 10, 31 0, v0x600003131200_0; 1 drivers
v0x60000313f9f0_11 .net v0x60000313f9f0 11, 31 0, v0x600003132760_0; 1 drivers
v0x60000313f9f0_12 .net v0x60000313f9f0 12, 31 0, v0x600003133cc0_0; 1 drivers
v0x60000313f9f0_13 .net v0x60000313f9f0 13, 31 0, v0x600003135290_0; 1 drivers
v0x60000313f9f0_14 .net v0x60000313f9f0 14, 31 0, v0x6000031367f0_0; 1 drivers
v0x60000313f9f0_15 .net v0x60000313f9f0 15, 31 0, v0x600003137d50_0; 1 drivers
v0x60000313f9f0_16 .net v0x60000313f9f0 16, 31 0, v0x600003139320_0; 1 drivers
v0x60000313f9f0_17 .net v0x60000313f9f0 17, 31 0, v0x60000313a880_0; 1 drivers
v0x60000313f9f0_18 .net v0x60000313f9f0 18, 31 0, v0x60000313bde0_0; 1 drivers
v0x60000313f9f0_19 .net v0x60000313f9f0 19, 31 0, v0x60000313d3b0_0; 1 drivers
v0x60000313fa80_0 .net "result_data", 127 0, L_0x60000320ebc0;  alias, 1 drivers
L_0x1180524e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x60000313fb10_0 .net "result_ready", 0 0, L_0x1180524e8;  1 drivers
v0x60000313fba0_0 .net "result_valid", 0 0, L_0x6000028125a0;  alias, 1 drivers
v0x60000313fc30_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000313fcc0_0 .net "skew_enable", 0 0, L_0x6000028127d0;  1 drivers
v0x60000313fd50 .array "skew_input", 3 0;
v0x60000313fd50_0 .net v0x60000313fd50 0, 7 0, L_0x6000032099a0; 1 drivers
v0x60000313fd50_1 .net v0x60000313fd50 1, 7 0, L_0x600003209ae0; 1 drivers
v0x60000313fd50_2 .net v0x60000313fd50 2, 7 0, L_0x600003209c20; 1 drivers
v0x60000313fd50_3 .net v0x60000313fd50 3, 7 0, L_0x600003209d60; 1 drivers
v0x60000313fde0 .array "skew_output", 3 0;
v0x60000313fde0_0 .net v0x60000313fde0 0, 7 0, v0x600003127de0_0; 1 drivers
v0x60000313fde0_1 .net v0x60000313fde0 1, 7 0, v0x600003128120_0; 1 drivers
v0x60000313fde0_2 .net v0x60000313fde0 2, 7 0, v0x6000031283f0_0; 1 drivers
v0x60000313fde0_3 .net v0x60000313fde0 3, 7 0, v0x6000031286c0_0; 1 drivers
v0x60000313fe70_0 .net "start", 0 0, v0x600003148c60_0;  1 drivers
v0x60000313ff00_0 .var "state", 2 0;
v0x600003140000_0 .var "state_next", 2 0;
v0x600003140090_0 .net "weight_load_col", 1 0, v0x60000314a130_0;  1 drivers
v0x600003140120_0 .net "weight_load_data", 31 0, L_0x60000320f480;  1 drivers
v0x6000031401b0_0 .net "weight_load_en", 0 0, v0x60000314a1c0_0;  1 drivers
E_0x600001660080/0 .event anyedge, v0x60000313ff00_0, v0x60000313f600_0, v0x60000313fe70_0, v0x6000031401b0_0;
E_0x600001660080/1 .event anyedge, v0x60000313f450_0, v0x60000313f840_0;
E_0x600001660080 .event/or E_0x600001660080/0, E_0x600001660080/1;
L_0x600003209900 .part v0x600003146640_0, 0, 8;
L_0x118050448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x6000032099a0 .functor MUXZ 8, L_0x118050448, L_0x600003209900, v0x600003146760_0, C4<>;
L_0x600003209a40 .part v0x600003146640_0, 8, 8;
L_0x118050490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003209ae0 .functor MUXZ 8, L_0x118050490, L_0x600003209a40, v0x600003146760_0, C4<>;
L_0x600003209b80 .part v0x600003146640_0, 16, 8;
L_0x1180504d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003209c20 .functor MUXZ 8, L_0x1180504d8, L_0x600003209b80, v0x600003146760_0, C4<>;
L_0x600003209cc0 .part v0x600003146640_0, 24, 8;
L_0x118050520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600003209d60 .functor MUXZ 8, L_0x118050520, L_0x600003209cc0, v0x600003146760_0, C4<>;
L_0x600003209f40 .part L_0x60000320f480, 0, 8;
L_0x60000320a760 .part L_0x60000320f480, 0, 8;
L_0x60000320af80 .part L_0x60000320f480, 0, 8;
L_0x60000320b7a0 .part L_0x60000320f480, 0, 8;
L_0x6000032008c0 .part L_0x60000320f480, 8, 8;
L_0x600003203d40 .part L_0x60000320f480, 8, 8;
L_0x6000032030c0 .part L_0x60000320f480, 8, 8;
L_0x600003202440 .part L_0x60000320f480, 8, 8;
L_0x600003201ae0 .part L_0x60000320f480, 16, 8;
L_0x600003201400 .part L_0x60000320f480, 16, 8;
L_0x600003202760 .part L_0x60000320f480, 16, 8;
L_0x60000320c460 .part L_0x60000320f480, 16, 8;
L_0x60000320cc80 .part L_0x60000320f480, 24, 8;
L_0x60000320d4a0 .part L_0x60000320f480, 24, 8;
L_0x60000320dcc0 .part L_0x60000320f480, 24, 8;
L_0x60000320e4e0 .part L_0x60000320f480, 24, 8;
L_0x60000320ebc0 .concat8 [ 32 32 32 32], L_0x600002814540, L_0x6000028140e0, L_0x6000028176b0, L_0x600002817640;
L_0x60000320ec60 .cmp/eq 3, v0x60000313ff00_0, L_0x118052188;
L_0x60000320ed00 .cmp/eq 3, v0x60000313ff00_0, L_0x1180521d0;
L_0x60000320eda0 .cmp/eq 3, v0x60000313ff00_0, L_0x118052218;
L_0x60000320ee40 .reduce/nor v0x60000314a1c0_0;
L_0x60000320eee0 .cmp/ne 3, v0x60000313ff00_0, L_0x118052260;
L_0x60000320ef80 .cmp/ne 3, v0x60000313ff00_0, L_0x1180522a8;
L_0x60000320f020 .cmp/eq 3, v0x60000313ff00_0, L_0x1180522f0;
L_0x60000320f0c0 .cmp/eq 3, v0x60000313ff00_0, L_0x118052338;
L_0x60000320f160 .cmp/eq 3, v0x60000313ff00_0, L_0x1180523c8;
L_0x60000320f200 .cmp/ge 16, v0x60000313f600_0, L_0x118052380;
L_0x60000320f2a0 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118052410;
L_0x60000320f340 .arith/sum 32, L_0x118052a88, L_0x118052458;
L_0x60000320f3e0 .cmp/gt 32, L_0x60000320f340, L_0x60000320f2a0;
S_0x125007320 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x125006e30;
 .timescale 0 0;
P_0x600002d21900 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x600002d21940 .param/l "col" 1 7 248, +C4<00>;
L_0x600002816840 .functor BUFZ 32, v0x600003139320_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125007490 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125007320;
 .timescale 0 0;
v0x600003127a80 .array "delay_stages", 5 0, 31 0;
v0x600003127b10_0 .var/i "i", 31 0;
S_0x125007600 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x125006e30;
 .timescale 0 0;
P_0x600002d21a00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x600002d21a40 .param/l "col" 1 7 248, +C4<01>;
L_0x600002815f80 .functor BUFZ 32, v0x60000313a880_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125007770 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x125007600;
 .timescale 0 0;
v0x600003127ba0 .array "delay_stages", 3 0, 31 0;
v0x600003127c30_0 .var/i "i", 31 0;
S_0x1250078e0 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x125006e30;
 .timescale 0 0;
P_0x600002d21e00 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x600002d21e40 .param/l "col" 1 7 248, +C4<010>;
L_0x6000028156c0 .functor BUFZ 32, v0x60000313bde0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125007a50 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x1250078e0;
 .timescale 0 0;
v0x600003127cc0 .array "delay_stages", 1 0, 31 0;
v0x600003127d50_0 .var/i "i", 31 0;
S_0x125007bc0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x125006e30;
 .timescale 0 0;
P_0x600002d21e80 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x600002d21ec0 .param/l "col" 1 7 248, +C4<011>;
L_0x600002814e00 .functor BUFZ 32, v0x60000313d3b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125007d30 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x125007bc0;
 .timescale 0 0;
L_0x6000028149a0 .functor BUFZ 32, L_0x600002814e00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x125007ea0 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660300 .param/l "row" 1 7 142, +C4<00>;
v0x600003127e70_0 .net *"_ivl_1", 7 0, L_0x600003209900;  1 drivers
v0x600003127f00_0 .net/2u *"_ivl_2", 7 0, L_0x118050448;  1 drivers
S_0x125008010 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x125007ea0;
 .timescale 0 0;
v0x600003127de0_0 .var "out_reg", 7 0;
S_0x125008180 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660380 .param/l "row" 1 7 142, +C4<01>;
v0x6000031281b0_0 .net *"_ivl_1", 7 0, L_0x600003209a40;  1 drivers
v0x600003128240_0 .net/2u *"_ivl_2", 7 0, L_0x118050490;  1 drivers
S_0x1250082f0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125008180;
 .timescale 0 0;
v0x600003128000 .array "delay_stages", 0 0, 7 0;
v0x600003128090_0 .var/i "i", 31 0;
v0x600003128120_0 .var "out_reg", 7 0;
S_0x125008460 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660400 .param/l "row" 1 7 142, +C4<010>;
v0x600003128480_0 .net *"_ivl_1", 7 0, L_0x600003209b80;  1 drivers
v0x600003128510_0 .net/2u *"_ivl_2", 7 0, L_0x1180504d8;  1 drivers
S_0x1250085d0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125008460;
 .timescale 0 0;
v0x6000031282d0 .array "delay_stages", 1 0, 7 0;
v0x600003128360_0 .var/i "i", 31 0;
v0x6000031283f0_0 .var "out_reg", 7 0;
S_0x125008740 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660480 .param/l "row" 1 7 142, +C4<011>;
v0x600003128750_0 .net *"_ivl_1", 7 0, L_0x600003209cc0;  1 drivers
v0x6000031287e0_0 .net/2u *"_ivl_2", 7 0, L_0x118050520;  1 drivers
S_0x1250088b0 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x125008740;
 .timescale 0 0;
v0x6000031285a0 .array "delay_stages", 2 0, 7 0;
v0x600003128630_0 .var/i "i", 31 0;
v0x6000031286c0_0 .var "out_reg", 7 0;
S_0x125008a20 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x125006e30;
 .timescale 0 0;
P_0x6000016602c0 .param/l "row" 1 7 213, +C4<00>;
S_0x125008b90 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x125008a20;
 .timescale 0 0;
P_0x600001660540 .param/l "col" 1 7 214, +C4<00>;
L_0x60000281d0a0 .functor AND 1, v0x60000314a1c0_0, L_0x600003209ea0, C4<1>, C4<1>;
L_0x60000281d110 .functor AND 1, L_0x60000320a080, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281d180 .functor OR 1, L_0x600003209fe0, L_0x60000281d110, C4<0>, C4<0>;
L_0x60000281d1f0 .functor AND 1, L_0x1180524a0, L_0x60000281d180, C4<1>, C4<1>;
L_0x60000281d260 .functor AND 1, L_0x60000281d1f0, L_0x60000320a1c0, C4<1>, C4<1>;
v0x6000031293b0_0 .net *"_ivl_0", 2 0, L_0x600003209e00;  1 drivers
L_0x118050718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003129440_0 .net/2u *"_ivl_11", 2 0, L_0x118050718;  1 drivers
v0x6000031294d0_0 .net *"_ivl_13", 0 0, L_0x600003209fe0;  1 drivers
L_0x118050760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003129560_0 .net/2u *"_ivl_15", 2 0, L_0x118050760;  1 drivers
v0x6000031295f0_0 .net *"_ivl_17", 0 0, L_0x60000320a080;  1 drivers
v0x600003129680_0 .net *"_ivl_20", 0 0, L_0x60000281d110;  1 drivers
v0x600003129710_0 .net *"_ivl_22", 0 0, L_0x60000281d180;  1 drivers
v0x6000031297a0_0 .net *"_ivl_24", 0 0, L_0x60000281d1f0;  1 drivers
v0x600003129830_0 .net *"_ivl_25", 31 0, L_0x60000320a120;  1 drivers
L_0x1180507a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031298c0_0 .net *"_ivl_28", 15 0, L_0x1180507a8;  1 drivers
L_0x1180507f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003129950_0 .net/2u *"_ivl_29", 31 0, L_0x1180507f0;  1 drivers
L_0x118050688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031299e0_0 .net *"_ivl_3", 0 0, L_0x118050688;  1 drivers
v0x600003129a70_0 .net *"_ivl_31", 0 0, L_0x60000320a1c0;  1 drivers
L_0x1180506d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003129b00_0 .net/2u *"_ivl_4", 2 0, L_0x1180506d0;  1 drivers
v0x600003129b90_0 .net *"_ivl_6", 0 0, L_0x600003209ea0;  1 drivers
v0x600003129c20_0 .net "do_clear", 0 0, L_0x60000281d260;  1 drivers
v0x600003129cb0_0 .net "load_weight", 0 0, L_0x60000281d0a0;  1 drivers
v0x600003129d40_0 .net "weight_in", 7 0, L_0x600003209f40;  1 drivers
L_0x600003209e00 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118050688;
L_0x600003209ea0 .cmp/eq 3, L_0x600003209e00, L_0x1180506d0;
L_0x600003209fe0 .cmp/eq 3, v0x60000313ff00_0, L_0x118050718;
L_0x60000320a080 .cmp/eq 3, v0x60000313ff00_0, L_0x118050760;
L_0x60000320a120 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x1180507a8;
L_0x60000320a1c0 .cmp/eq 32, L_0x60000320a120, L_0x1180507f0;
S_0x125008d00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125008b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003128870_0 .net *"_ivl_11", 0 0, L_0x60000320a440;  1 drivers
v0x600003128900_0 .net *"_ivl_12", 15 0, L_0x60000320a4e0;  1 drivers
v0x600003128990_0 .net/s *"_ivl_4", 15 0, L_0x60000320a260;  1 drivers
v0x600003128a20_0 .net/s *"_ivl_6", 15 0, L_0x60000320a300;  1 drivers
v0x600003128ab0_0 .net/s "a_signed", 7 0, v0x600003128c60_0;  1 drivers
v0x600003128b40_0 .net "act_in", 7 0, L_0x60000281cee0;  alias, 1 drivers
v0x600003128bd0_0 .var "act_out", 7 0;
v0x600003128c60_0 .var "act_reg", 7 0;
v0x600003128cf0_0 .net "clear_acc", 0 0, L_0x60000281d260;  alias, 1 drivers
v0x600003128d80_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003128e10_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003128ea0_0 .net "load_weight", 0 0, L_0x60000281d0a0;  alias, 1 drivers
v0x600003128f30_0 .net/s "product", 15 0, L_0x60000320a3a0;  1 drivers
v0x600003128fc0_0 .net/s "product_ext", 31 0, L_0x60000320a580;  1 drivers
v0x600003129050_0 .net "psum_in", 31 0, L_0x118050568;  alias, 1 drivers
v0x6000031290e0_0 .var "psum_out", 31 0;
v0x600003129170_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003129200_0 .net/s "w_signed", 7 0, v0x600003129320_0;  1 drivers
v0x600003129290_0 .net "weight_in", 7 0, L_0x600003209f40;  alias, 1 drivers
v0x600003129320_0 .var "weight_reg", 7 0;
L_0x60000320a260 .extend/s 16, v0x600003128c60_0;
L_0x60000320a300 .extend/s 16, v0x600003129320_0;
L_0x60000320a3a0 .arith/mult 16, L_0x60000320a260, L_0x60000320a300;
L_0x60000320a440 .part L_0x60000320a3a0, 15, 1;
LS_0x60000320a4e0_0_0 .concat [ 1 1 1 1], L_0x60000320a440, L_0x60000320a440, L_0x60000320a440, L_0x60000320a440;
LS_0x60000320a4e0_0_4 .concat [ 1 1 1 1], L_0x60000320a440, L_0x60000320a440, L_0x60000320a440, L_0x60000320a440;
LS_0x60000320a4e0_0_8 .concat [ 1 1 1 1], L_0x60000320a440, L_0x60000320a440, L_0x60000320a440, L_0x60000320a440;
LS_0x60000320a4e0_0_12 .concat [ 1 1 1 1], L_0x60000320a440, L_0x60000320a440, L_0x60000320a440, L_0x60000320a440;
L_0x60000320a4e0 .concat [ 4 4 4 4], LS_0x60000320a4e0_0_0, LS_0x60000320a4e0_0_4, LS_0x60000320a4e0_0_8, LS_0x60000320a4e0_0_12;
L_0x60000320a580 .concat [ 16 16 0 0], L_0x60000320a3a0, L_0x60000320a4e0;
S_0x125008e70 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x125008a20;
 .timescale 0 0;
P_0x6000016606c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000281d3b0 .functor AND 1, v0x60000314a1c0_0, L_0x60000320a6c0, C4<1>, C4<1>;
L_0x60000281d420 .functor AND 1, L_0x60000320a8a0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281d490 .functor OR 1, L_0x60000320a800, L_0x60000281d420, C4<0>, C4<0>;
L_0x60000281d500 .functor AND 1, L_0x1180524a0, L_0x60000281d490, C4<1>, C4<1>;
L_0x60000281d570 .functor AND 1, L_0x60000281d500, L_0x60000320a9e0, C4<1>, C4<1>;
v0x60000312a910_0 .net *"_ivl_0", 2 0, L_0x60000320a620;  1 drivers
L_0x1180508c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000312a9a0_0 .net/2u *"_ivl_11", 2 0, L_0x1180508c8;  1 drivers
v0x60000312aa30_0 .net *"_ivl_13", 0 0, L_0x60000320a800;  1 drivers
L_0x118050910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000312aac0_0 .net/2u *"_ivl_15", 2 0, L_0x118050910;  1 drivers
v0x60000312ab50_0 .net *"_ivl_17", 0 0, L_0x60000320a8a0;  1 drivers
v0x60000312abe0_0 .net *"_ivl_20", 0 0, L_0x60000281d420;  1 drivers
v0x60000312ac70_0 .net *"_ivl_22", 0 0, L_0x60000281d490;  1 drivers
v0x60000312ad00_0 .net *"_ivl_24", 0 0, L_0x60000281d500;  1 drivers
v0x60000312ad90_0 .net *"_ivl_25", 31 0, L_0x60000320a940;  1 drivers
L_0x118050958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312ae20_0 .net *"_ivl_28", 15 0, L_0x118050958;  1 drivers
L_0x1180509a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312aeb0_0 .net/2u *"_ivl_29", 31 0, L_0x1180509a0;  1 drivers
L_0x118050838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000312af40_0 .net *"_ivl_3", 0 0, L_0x118050838;  1 drivers
v0x60000312afd0_0 .net *"_ivl_31", 0 0, L_0x60000320a9e0;  1 drivers
L_0x118050880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000312b060_0 .net/2u *"_ivl_4", 2 0, L_0x118050880;  1 drivers
v0x60000312b0f0_0 .net *"_ivl_6", 0 0, L_0x60000320a6c0;  1 drivers
v0x60000312b180_0 .net "do_clear", 0 0, L_0x60000281d570;  1 drivers
v0x60000312b210_0 .net "load_weight", 0 0, L_0x60000281d3b0;  1 drivers
v0x60000312b2a0_0 .net "weight_in", 7 0, L_0x60000320a760;  1 drivers
L_0x60000320a620 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118050838;
L_0x60000320a6c0 .cmp/eq 3, L_0x60000320a620, L_0x118050880;
L_0x60000320a800 .cmp/eq 3, v0x60000313ff00_0, L_0x1180508c8;
L_0x60000320a8a0 .cmp/eq 3, v0x60000313ff00_0, L_0x118050910;
L_0x60000320a940 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118050958;
L_0x60000320a9e0 .cmp/eq 32, L_0x60000320a940, L_0x1180509a0;
S_0x125004c00 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125008e70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22080 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d220c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003129dd0_0 .net *"_ivl_11", 0 0, L_0x60000320ac60;  1 drivers
v0x600003129e60_0 .net *"_ivl_12", 15 0, L_0x60000320ad00;  1 drivers
v0x600003129ef0_0 .net/s *"_ivl_4", 15 0, L_0x60000320aa80;  1 drivers
v0x600003129f80_0 .net/s *"_ivl_6", 15 0, L_0x60000320ab20;  1 drivers
v0x60000312a010_0 .net/s "a_signed", 7 0, v0x60000312a1c0_0;  1 drivers
v0x60000312a0a0_0 .net "act_in", 7 0, v0x600003128bd0_0;  alias, 1 drivers
v0x60000312a130_0 .var "act_out", 7 0;
v0x60000312a1c0_0 .var "act_reg", 7 0;
v0x60000312a250_0 .net "clear_acc", 0 0, L_0x60000281d570;  alias, 1 drivers
v0x60000312a2e0_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000312a370_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000312a400_0 .net "load_weight", 0 0, L_0x60000281d3b0;  alias, 1 drivers
v0x60000312a490_0 .net/s "product", 15 0, L_0x60000320abc0;  1 drivers
v0x60000312a520_0 .net/s "product_ext", 31 0, L_0x60000320ada0;  1 drivers
v0x60000312a5b0_0 .net "psum_in", 31 0, L_0x1180505b0;  alias, 1 drivers
v0x60000312a640_0 .var "psum_out", 31 0;
v0x60000312a6d0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000312a760_0 .net/s "w_signed", 7 0, v0x60000312a880_0;  1 drivers
v0x60000312a7f0_0 .net "weight_in", 7 0, L_0x60000320a760;  alias, 1 drivers
v0x60000312a880_0 .var "weight_reg", 7 0;
L_0x60000320aa80 .extend/s 16, v0x60000312a1c0_0;
L_0x60000320ab20 .extend/s 16, v0x60000312a880_0;
L_0x60000320abc0 .arith/mult 16, L_0x60000320aa80, L_0x60000320ab20;
L_0x60000320ac60 .part L_0x60000320abc0, 15, 1;
LS_0x60000320ad00_0_0 .concat [ 1 1 1 1], L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60;
LS_0x60000320ad00_0_4 .concat [ 1 1 1 1], L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60;
LS_0x60000320ad00_0_8 .concat [ 1 1 1 1], L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60;
LS_0x60000320ad00_0_12 .concat [ 1 1 1 1], L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60, L_0x60000320ac60;
L_0x60000320ad00 .concat [ 4 4 4 4], LS_0x60000320ad00_0_0, LS_0x60000320ad00_0_4, LS_0x60000320ad00_0_8, LS_0x60000320ad00_0_12;
L_0x60000320ada0 .concat [ 16 16 0 0], L_0x60000320abc0, L_0x60000320ad00;
S_0x125004d70 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x125008a20;
 .timescale 0 0;
P_0x6000016607c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000281d6c0 .functor AND 1, v0x60000314a1c0_0, L_0x60000320aee0, C4<1>, C4<1>;
L_0x60000281d730 .functor AND 1, L_0x60000320b0c0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281d7a0 .functor OR 1, L_0x60000320b020, L_0x60000281d730, C4<0>, C4<0>;
L_0x60000281d810 .functor AND 1, L_0x1180524a0, L_0x60000281d7a0, C4<1>, C4<1>;
L_0x60000281d880 .functor AND 1, L_0x60000281d810, L_0x60000320b200, C4<1>, C4<1>;
v0x60000312be70_0 .net *"_ivl_0", 3 0, L_0x60000320ae40;  1 drivers
L_0x118050a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000312bf00_0 .net/2u *"_ivl_11", 2 0, L_0x118050a78;  1 drivers
v0x60000312c000_0 .net *"_ivl_13", 0 0, L_0x60000320b020;  1 drivers
L_0x118050ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000312c090_0 .net/2u *"_ivl_15", 2 0, L_0x118050ac0;  1 drivers
v0x60000312c120_0 .net *"_ivl_17", 0 0, L_0x60000320b0c0;  1 drivers
v0x60000312c1b0_0 .net *"_ivl_20", 0 0, L_0x60000281d730;  1 drivers
v0x60000312c240_0 .net *"_ivl_22", 0 0, L_0x60000281d7a0;  1 drivers
v0x60000312c2d0_0 .net *"_ivl_24", 0 0, L_0x60000281d810;  1 drivers
v0x60000312c360_0 .net *"_ivl_25", 31 0, L_0x60000320b160;  1 drivers
L_0x118050b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312c3f0_0 .net *"_ivl_28", 15 0, L_0x118050b08;  1 drivers
L_0x118050b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312c480_0 .net/2u *"_ivl_29", 31 0, L_0x118050b50;  1 drivers
L_0x1180509e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000312c510_0 .net *"_ivl_3", 1 0, L_0x1180509e8;  1 drivers
v0x60000312c5a0_0 .net *"_ivl_31", 0 0, L_0x60000320b200;  1 drivers
L_0x118050a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000312c630_0 .net/2u *"_ivl_4", 3 0, L_0x118050a30;  1 drivers
v0x60000312c6c0_0 .net *"_ivl_6", 0 0, L_0x60000320aee0;  1 drivers
v0x60000312c750_0 .net "do_clear", 0 0, L_0x60000281d880;  1 drivers
v0x60000312c7e0_0 .net "load_weight", 0 0, L_0x60000281d6c0;  1 drivers
v0x60000312c870_0 .net "weight_in", 7 0, L_0x60000320af80;  1 drivers
L_0x60000320ae40 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x1180509e8;
L_0x60000320aee0 .cmp/eq 4, L_0x60000320ae40, L_0x118050a30;
L_0x60000320b020 .cmp/eq 3, v0x60000313ff00_0, L_0x118050a78;
L_0x60000320b0c0 .cmp/eq 3, v0x60000313ff00_0, L_0x118050ac0;
L_0x60000320b160 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118050b08;
L_0x60000320b200 .cmp/eq 32, L_0x60000320b160, L_0x118050b50;
S_0x125005370 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125004d70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22100 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22140 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000312b330_0 .net *"_ivl_11", 0 0, L_0x60000320b480;  1 drivers
v0x60000312b3c0_0 .net *"_ivl_12", 15 0, L_0x60000320b520;  1 drivers
v0x60000312b450_0 .net/s *"_ivl_4", 15 0, L_0x60000320b2a0;  1 drivers
v0x60000312b4e0_0 .net/s *"_ivl_6", 15 0, L_0x60000320b340;  1 drivers
v0x60000312b570_0 .net/s "a_signed", 7 0, v0x60000312b720_0;  1 drivers
v0x60000312b600_0 .net "act_in", 7 0, v0x60000312a130_0;  alias, 1 drivers
v0x60000312b690_0 .var "act_out", 7 0;
v0x60000312b720_0 .var "act_reg", 7 0;
v0x60000312b7b0_0 .net "clear_acc", 0 0, L_0x60000281d880;  alias, 1 drivers
v0x60000312b840_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000312b8d0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000312b960_0 .net "load_weight", 0 0, L_0x60000281d6c0;  alias, 1 drivers
v0x60000312b9f0_0 .net/s "product", 15 0, L_0x60000320b3e0;  1 drivers
v0x60000312ba80_0 .net/s "product_ext", 31 0, L_0x60000320b5c0;  1 drivers
v0x60000312bb10_0 .net "psum_in", 31 0, L_0x1180505f8;  alias, 1 drivers
v0x60000312bba0_0 .var "psum_out", 31 0;
v0x60000312bc30_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000312bcc0_0 .net/s "w_signed", 7 0, v0x60000312bde0_0;  1 drivers
v0x60000312bd50_0 .net "weight_in", 7 0, L_0x60000320af80;  alias, 1 drivers
v0x60000312bde0_0 .var "weight_reg", 7 0;
L_0x60000320b2a0 .extend/s 16, v0x60000312b720_0;
L_0x60000320b340 .extend/s 16, v0x60000312bde0_0;
L_0x60000320b3e0 .arith/mult 16, L_0x60000320b2a0, L_0x60000320b340;
L_0x60000320b480 .part L_0x60000320b3e0, 15, 1;
LS_0x60000320b520_0_0 .concat [ 1 1 1 1], L_0x60000320b480, L_0x60000320b480, L_0x60000320b480, L_0x60000320b480;
LS_0x60000320b520_0_4 .concat [ 1 1 1 1], L_0x60000320b480, L_0x60000320b480, L_0x60000320b480, L_0x60000320b480;
LS_0x60000320b520_0_8 .concat [ 1 1 1 1], L_0x60000320b480, L_0x60000320b480, L_0x60000320b480, L_0x60000320b480;
LS_0x60000320b520_0_12 .concat [ 1 1 1 1], L_0x60000320b480, L_0x60000320b480, L_0x60000320b480, L_0x60000320b480;
L_0x60000320b520 .concat [ 4 4 4 4], LS_0x60000320b520_0_0, LS_0x60000320b520_0_4, LS_0x60000320b520_0_8, LS_0x60000320b520_0_12;
L_0x60000320b5c0 .concat [ 16 16 0 0], L_0x60000320b3e0, L_0x60000320b520;
S_0x1250054e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x125008a20;
 .timescale 0 0;
P_0x600001660680 .param/l "col" 1 7 214, +C4<011>;
L_0x60000281d9d0 .functor AND 1, v0x60000314a1c0_0, L_0x60000320b700, C4<1>, C4<1>;
L_0x60000281da40 .functor AND 1, L_0x60000320b8e0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281dab0 .functor OR 1, L_0x60000320b840, L_0x60000281da40, C4<0>, C4<0>;
L_0x60000281db20 .functor AND 1, L_0x1180524a0, L_0x60000281dab0, C4<1>, C4<1>;
L_0x60000281db90 .functor AND 1, L_0x60000281db20, L_0x60000320ba20, C4<1>, C4<1>;
v0x60000312d440_0 .net *"_ivl_0", 3 0, L_0x60000320b660;  1 drivers
L_0x118050c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000312d4d0_0 .net/2u *"_ivl_11", 2 0, L_0x118050c28;  1 drivers
v0x60000312d560_0 .net *"_ivl_13", 0 0, L_0x60000320b840;  1 drivers
L_0x118050c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000312d5f0_0 .net/2u *"_ivl_15", 2 0, L_0x118050c70;  1 drivers
v0x60000312d680_0 .net *"_ivl_17", 0 0, L_0x60000320b8e0;  1 drivers
v0x60000312d710_0 .net *"_ivl_20", 0 0, L_0x60000281da40;  1 drivers
v0x60000312d7a0_0 .net *"_ivl_22", 0 0, L_0x60000281dab0;  1 drivers
v0x60000312d830_0 .net *"_ivl_24", 0 0, L_0x60000281db20;  1 drivers
v0x60000312d8c0_0 .net *"_ivl_25", 31 0, L_0x60000320b980;  1 drivers
L_0x118050cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312d950_0 .net *"_ivl_28", 15 0, L_0x118050cb8;  1 drivers
L_0x118050d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312d9e0_0 .net/2u *"_ivl_29", 31 0, L_0x118050d00;  1 drivers
L_0x118050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000312da70_0 .net *"_ivl_3", 1 0, L_0x118050b98;  1 drivers
v0x60000312db00_0 .net *"_ivl_31", 0 0, L_0x60000320ba20;  1 drivers
L_0x118050be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000312db90_0 .net/2u *"_ivl_4", 3 0, L_0x118050be0;  1 drivers
v0x60000312dc20_0 .net *"_ivl_6", 0 0, L_0x60000320b700;  1 drivers
v0x60000312dcb0_0 .net "do_clear", 0 0, L_0x60000281db90;  1 drivers
v0x60000312dd40_0 .net "load_weight", 0 0, L_0x60000281d9d0;  1 drivers
v0x60000312ddd0_0 .net "weight_in", 7 0, L_0x60000320b7a0;  1 drivers
L_0x60000320b660 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118050b98;
L_0x60000320b700 .cmp/eq 4, L_0x60000320b660, L_0x118050be0;
L_0x60000320b840 .cmp/eq 3, v0x60000313ff00_0, L_0x118050c28;
L_0x60000320b8e0 .cmp/eq 3, v0x60000313ff00_0, L_0x118050c70;
L_0x60000320b980 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118050cb8;
L_0x60000320ba20 .cmp/eq 32, L_0x60000320b980, L_0x118050d00;
S_0x125005650 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1250054e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22280 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d222c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000312c900_0 .net *"_ivl_11", 0 0, L_0x60000320bca0;  1 drivers
v0x60000312c990_0 .net *"_ivl_12", 15 0, L_0x60000320bd40;  1 drivers
v0x60000312ca20_0 .net/s *"_ivl_4", 15 0, L_0x60000320bac0;  1 drivers
v0x60000312cab0_0 .net/s *"_ivl_6", 15 0, L_0x60000320bb60;  1 drivers
v0x60000312cb40_0 .net/s "a_signed", 7 0, v0x60000312ccf0_0;  1 drivers
v0x60000312cbd0_0 .net "act_in", 7 0, v0x60000312b690_0;  alias, 1 drivers
v0x60000312cc60_0 .var "act_out", 7 0;
v0x60000312ccf0_0 .var "act_reg", 7 0;
v0x60000312cd80_0 .net "clear_acc", 0 0, L_0x60000281db90;  alias, 1 drivers
v0x60000312ce10_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000312cea0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000312cf30_0 .net "load_weight", 0 0, L_0x60000281d9d0;  alias, 1 drivers
v0x60000312cfc0_0 .net/s "product", 15 0, L_0x60000320bc00;  1 drivers
v0x60000312d050_0 .net/s "product_ext", 31 0, L_0x60000320bde0;  1 drivers
v0x60000312d0e0_0 .net "psum_in", 31 0, L_0x118050640;  alias, 1 drivers
v0x60000312d170_0 .var "psum_out", 31 0;
v0x60000312d200_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000312d290_0 .net/s "w_signed", 7 0, v0x60000312d3b0_0;  1 drivers
v0x60000312d320_0 .net "weight_in", 7 0, L_0x60000320b7a0;  alias, 1 drivers
v0x60000312d3b0_0 .var "weight_reg", 7 0;
L_0x60000320bac0 .extend/s 16, v0x60000312ccf0_0;
L_0x60000320bb60 .extend/s 16, v0x60000312d3b0_0;
L_0x60000320bc00 .arith/mult 16, L_0x60000320bac0, L_0x60000320bb60;
L_0x60000320bca0 .part L_0x60000320bc00, 15, 1;
LS_0x60000320bd40_0_0 .concat [ 1 1 1 1], L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0;
LS_0x60000320bd40_0_4 .concat [ 1 1 1 1], L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0;
LS_0x60000320bd40_0_8 .concat [ 1 1 1 1], L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0;
LS_0x60000320bd40_0_12 .concat [ 1 1 1 1], L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0, L_0x60000320bca0;
L_0x60000320bd40 .concat [ 4 4 4 4], LS_0x60000320bd40_0_0, LS_0x60000320bd40_0_4, LS_0x60000320bd40_0_8, LS_0x60000320bd40_0_12;
L_0x60000320bde0 .concat [ 16 16 0 0], L_0x60000320bc00, L_0x60000320bd40;
S_0x1250057c0 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660980 .param/l "row" 1 7 213, +C4<01>;
S_0x125005930 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x1250057c0;
 .timescale 0 0;
P_0x600001660a00 .param/l "col" 1 7 214, +C4<00>;
L_0x60000281dce0 .functor AND 1, v0x60000314a1c0_0, L_0x60000320bf20, C4<1>, C4<1>;
L_0x60000281ddc0 .functor AND 1, L_0x600003200a00, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281de30 .functor OR 1, L_0x600003200960, L_0x60000281ddc0, C4<0>, C4<0>;
L_0x60000281dea0 .functor AND 1, L_0x1180524a0, L_0x60000281de30, C4<1>, C4<1>;
L_0x60000281df10 .functor AND 1, L_0x60000281dea0, L_0x600003200640, C4<1>, C4<1>;
v0x60000312e9a0_0 .net *"_ivl_0", 2 0, L_0x60000320be80;  1 drivers
L_0x118050dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000312ea30_0 .net/2u *"_ivl_11", 2 0, L_0x118050dd8;  1 drivers
v0x60000312eac0_0 .net *"_ivl_13", 0 0, L_0x600003200960;  1 drivers
L_0x118050e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000312eb50_0 .net/2u *"_ivl_15", 2 0, L_0x118050e20;  1 drivers
v0x60000312ebe0_0 .net *"_ivl_17", 0 0, L_0x600003200a00;  1 drivers
v0x60000312ec70_0 .net *"_ivl_20", 0 0, L_0x60000281ddc0;  1 drivers
v0x60000312ed00_0 .net *"_ivl_22", 0 0, L_0x60000281de30;  1 drivers
v0x60000312ed90_0 .net *"_ivl_24", 0 0, L_0x60000281dea0;  1 drivers
v0x60000312ee20_0 .net *"_ivl_25", 31 0, L_0x600003200aa0;  1 drivers
L_0x118050e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312eeb0_0 .net *"_ivl_28", 15 0, L_0x118050e68;  1 drivers
L_0x118050eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000312ef40_0 .net/2u *"_ivl_29", 31 0, L_0x118050eb0;  1 drivers
L_0x118050d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000312efd0_0 .net *"_ivl_3", 0 0, L_0x118050d48;  1 drivers
v0x60000312f060_0 .net *"_ivl_31", 0 0, L_0x600003200640;  1 drivers
L_0x118050d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000312f0f0_0 .net/2u *"_ivl_4", 2 0, L_0x118050d90;  1 drivers
v0x60000312f180_0 .net *"_ivl_6", 0 0, L_0x60000320bf20;  1 drivers
v0x60000312f210_0 .net "do_clear", 0 0, L_0x60000281df10;  1 drivers
v0x60000312f2a0_0 .net "load_weight", 0 0, L_0x60000281dce0;  1 drivers
v0x60000312f330_0 .net "weight_in", 7 0, L_0x6000032008c0;  1 drivers
L_0x60000320be80 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118050d48;
L_0x60000320bf20 .cmp/eq 3, L_0x60000320be80, L_0x118050d90;
L_0x600003200960 .cmp/eq 3, v0x60000313ff00_0, L_0x118050dd8;
L_0x600003200a00 .cmp/eq 3, v0x60000313ff00_0, L_0x118050e20;
L_0x600003200aa0 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118050e68;
L_0x600003200640 .cmp/eq 32, L_0x600003200aa0, L_0x118050eb0;
S_0x125005aa0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125005930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22300 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22340 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000312de60_0 .net *"_ivl_11", 0 0, L_0x600003203ca0;  1 drivers
v0x60000312def0_0 .net *"_ivl_12", 15 0, L_0x600003203700;  1 drivers
v0x60000312df80_0 .net/s *"_ivl_4", 15 0, L_0x6000032006e0;  1 drivers
v0x60000312e010_0 .net/s *"_ivl_6", 15 0, L_0x600003200780;  1 drivers
v0x60000312e0a0_0 .net/s "a_signed", 7 0, v0x60000312e250_0;  1 drivers
v0x60000312e130_0 .net "act_in", 7 0, L_0x60000281cf50;  alias, 1 drivers
v0x60000312e1c0_0 .var "act_out", 7 0;
v0x60000312e250_0 .var "act_reg", 7 0;
v0x60000312e2e0_0 .net "clear_acc", 0 0, L_0x60000281df10;  alias, 1 drivers
v0x60000312e370_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000312e400_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000312e490_0 .net "load_weight", 0 0, L_0x60000281dce0;  alias, 1 drivers
v0x60000312e520_0 .net/s "product", 15 0, L_0x600003203de0;  1 drivers
v0x60000312e5b0_0 .net/s "product_ext", 31 0, L_0x6000032037a0;  1 drivers
v0x60000312e640_0 .net "psum_in", 31 0, v0x6000031290e0_0;  alias, 1 drivers
v0x60000312e6d0_0 .var "psum_out", 31 0;
v0x60000312e760_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000312e7f0_0 .net/s "w_signed", 7 0, v0x60000312e910_0;  1 drivers
v0x60000312e880_0 .net "weight_in", 7 0, L_0x6000032008c0;  alias, 1 drivers
v0x60000312e910_0 .var "weight_reg", 7 0;
L_0x6000032006e0 .extend/s 16, v0x60000312e250_0;
L_0x600003200780 .extend/s 16, v0x60000312e910_0;
L_0x600003203de0 .arith/mult 16, L_0x6000032006e0, L_0x600003200780;
L_0x600003203ca0 .part L_0x600003203de0, 15, 1;
LS_0x600003203700_0_0 .concat [ 1 1 1 1], L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0;
LS_0x600003203700_0_4 .concat [ 1 1 1 1], L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0;
LS_0x600003203700_0_8 .concat [ 1 1 1 1], L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0;
LS_0x600003203700_0_12 .concat [ 1 1 1 1], L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0, L_0x600003203ca0;
L_0x600003203700 .concat [ 4 4 4 4], LS_0x600003203700_0_0, LS_0x600003203700_0_4, LS_0x600003203700_0_8, LS_0x600003203700_0_12;
L_0x6000032037a0 .concat [ 16 16 0 0], L_0x600003203de0, L_0x600003203700;
S_0x125005c10 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x1250057c0;
 .timescale 0 0;
P_0x600001660640 .param/l "col" 1 7 214, +C4<01>;
L_0x60000281e060 .functor AND 1, v0x60000314a1c0_0, L_0x600003203840, C4<1>, C4<1>;
L_0x60000281e0d0 .functor AND 1, L_0x600003203c00, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281e140 .functor OR 1, L_0x6000032038e0, L_0x60000281e0d0, C4<0>, C4<0>;
L_0x60000281e1b0 .functor AND 1, L_0x1180524a0, L_0x60000281e140, C4<1>, C4<1>;
L_0x60000281e220 .functor AND 1, L_0x60000281e1b0, L_0x600003203ac0, C4<1>, C4<1>;
v0x60000312ff00_0 .net *"_ivl_0", 2 0, L_0x600003203e80;  1 drivers
L_0x118050f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003130000_0 .net/2u *"_ivl_11", 2 0, L_0x118050f88;  1 drivers
v0x600003130090_0 .net *"_ivl_13", 0 0, L_0x6000032038e0;  1 drivers
L_0x118050fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003130120_0 .net/2u *"_ivl_15", 2 0, L_0x118050fd0;  1 drivers
v0x6000031301b0_0 .net *"_ivl_17", 0 0, L_0x600003203c00;  1 drivers
v0x600003130240_0 .net *"_ivl_20", 0 0, L_0x60000281e0d0;  1 drivers
v0x6000031302d0_0 .net *"_ivl_22", 0 0, L_0x60000281e140;  1 drivers
v0x600003130360_0 .net *"_ivl_24", 0 0, L_0x60000281e1b0;  1 drivers
v0x6000031303f0_0 .net *"_ivl_25", 31 0, L_0x600003203980;  1 drivers
L_0x118051018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003130480_0 .net *"_ivl_28", 15 0, L_0x118051018;  1 drivers
L_0x118051060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003130510_0 .net/2u *"_ivl_29", 31 0, L_0x118051060;  1 drivers
L_0x118050ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x6000031305a0_0 .net *"_ivl_3", 0 0, L_0x118050ef8;  1 drivers
v0x600003130630_0 .net *"_ivl_31", 0 0, L_0x600003203ac0;  1 drivers
L_0x118050f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x6000031306c0_0 .net/2u *"_ivl_4", 2 0, L_0x118050f40;  1 drivers
v0x600003130750_0 .net *"_ivl_6", 0 0, L_0x600003203840;  1 drivers
v0x6000031307e0_0 .net "do_clear", 0 0, L_0x60000281e220;  1 drivers
v0x600003130870_0 .net "load_weight", 0 0, L_0x60000281e060;  1 drivers
v0x600003130900_0 .net "weight_in", 7 0, L_0x600003203d40;  1 drivers
L_0x600003203e80 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118050ef8;
L_0x600003203840 .cmp/eq 3, L_0x600003203e80, L_0x118050f40;
L_0x6000032038e0 .cmp/eq 3, v0x60000313ff00_0, L_0x118050f88;
L_0x600003203c00 .cmp/eq 3, v0x60000313ff00_0, L_0x118050fd0;
L_0x600003203980 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051018;
L_0x600003203ac0 .cmp/eq 32, L_0x600003203980, L_0x118051060;
S_0x125005d80 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125005c10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22380 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d223c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000312f3c0_0 .net *"_ivl_11", 0 0, L_0x600003203520;  1 drivers
v0x60000312f450_0 .net *"_ivl_12", 15 0, L_0x600003203340;  1 drivers
v0x60000312f4e0_0 .net/s *"_ivl_4", 15 0, L_0x6000032035c0;  1 drivers
v0x60000312f570_0 .net/s *"_ivl_6", 15 0, L_0x600003203660;  1 drivers
v0x60000312f600_0 .net/s "a_signed", 7 0, v0x60000312f7b0_0;  1 drivers
v0x60000312f690_0 .net "act_in", 7 0, v0x60000312e1c0_0;  alias, 1 drivers
v0x60000312f720_0 .var "act_out", 7 0;
v0x60000312f7b0_0 .var "act_reg", 7 0;
v0x60000312f840_0 .net "clear_acc", 0 0, L_0x60000281e220;  alias, 1 drivers
v0x60000312f8d0_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000312f960_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000312f9f0_0 .net "load_weight", 0 0, L_0x60000281e060;  alias, 1 drivers
v0x60000312fa80_0 .net/s "product", 15 0, L_0x600003203480;  1 drivers
v0x60000312fb10_0 .net/s "product_ext", 31 0, L_0x6000032033e0;  1 drivers
v0x60000312fba0_0 .net "psum_in", 31 0, v0x60000312a640_0;  alias, 1 drivers
v0x60000312fc30_0 .var "psum_out", 31 0;
v0x60000312fcc0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000312fd50_0 .net/s "w_signed", 7 0, v0x60000312fe70_0;  1 drivers
v0x60000312fde0_0 .net "weight_in", 7 0, L_0x600003203d40;  alias, 1 drivers
v0x60000312fe70_0 .var "weight_reg", 7 0;
L_0x6000032035c0 .extend/s 16, v0x60000312f7b0_0;
L_0x600003203660 .extend/s 16, v0x60000312fe70_0;
L_0x600003203480 .arith/mult 16, L_0x6000032035c0, L_0x600003203660;
L_0x600003203520 .part L_0x600003203480, 15, 1;
LS_0x600003203340_0_0 .concat [ 1 1 1 1], L_0x600003203520, L_0x600003203520, L_0x600003203520, L_0x600003203520;
LS_0x600003203340_0_4 .concat [ 1 1 1 1], L_0x600003203520, L_0x600003203520, L_0x600003203520, L_0x600003203520;
LS_0x600003203340_0_8 .concat [ 1 1 1 1], L_0x600003203520, L_0x600003203520, L_0x600003203520, L_0x600003203520;
LS_0x600003203340_0_12 .concat [ 1 1 1 1], L_0x600003203520, L_0x600003203520, L_0x600003203520, L_0x600003203520;
L_0x600003203340 .concat [ 4 4 4 4], LS_0x600003203340_0_0, LS_0x600003203340_0_4, LS_0x600003203340_0_8, LS_0x600003203340_0_12;
L_0x6000032033e0 .concat [ 16 16 0 0], L_0x600003203480, L_0x600003203340;
S_0x125005ef0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x1250057c0;
 .timescale 0 0;
P_0x600001660bc0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000281e370 .functor AND 1, v0x60000314a1c0_0, L_0x6000032032a0, C4<1>, C4<1>;
L_0x60000281dd50 .functor AND 1, L_0x600003202f80, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281e3e0 .functor OR 1, L_0x600003203160, L_0x60000281dd50, C4<0>, C4<0>;
L_0x60000281e450 .functor AND 1, L_0x1180524a0, L_0x60000281e3e0, C4<1>, C4<1>;
L_0x60000281e4c0 .functor AND 1, L_0x60000281e450, L_0x600003202e40, C4<1>, C4<1>;
v0x6000031314d0_0 .net *"_ivl_0", 3 0, L_0x600003203200;  1 drivers
L_0x118051138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003131560_0 .net/2u *"_ivl_11", 2 0, L_0x118051138;  1 drivers
v0x6000031315f0_0 .net *"_ivl_13", 0 0, L_0x600003203160;  1 drivers
L_0x118051180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003131680_0 .net/2u *"_ivl_15", 2 0, L_0x118051180;  1 drivers
v0x600003131710_0 .net *"_ivl_17", 0 0, L_0x600003202f80;  1 drivers
v0x6000031317a0_0 .net *"_ivl_20", 0 0, L_0x60000281dd50;  1 drivers
v0x600003131830_0 .net *"_ivl_22", 0 0, L_0x60000281e3e0;  1 drivers
v0x6000031318c0_0 .net *"_ivl_24", 0 0, L_0x60000281e450;  1 drivers
v0x600003131950_0 .net *"_ivl_25", 31 0, L_0x600003203020;  1 drivers
L_0x1180511c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031319e0_0 .net *"_ivl_28", 15 0, L_0x1180511c8;  1 drivers
L_0x118051210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003131a70_0 .net/2u *"_ivl_29", 31 0, L_0x118051210;  1 drivers
L_0x1180510a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003131b00_0 .net *"_ivl_3", 1 0, L_0x1180510a8;  1 drivers
v0x600003131b90_0 .net *"_ivl_31", 0 0, L_0x600003202e40;  1 drivers
L_0x1180510f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003131c20_0 .net/2u *"_ivl_4", 3 0, L_0x1180510f0;  1 drivers
v0x600003131cb0_0 .net *"_ivl_6", 0 0, L_0x6000032032a0;  1 drivers
v0x600003131d40_0 .net "do_clear", 0 0, L_0x60000281e4c0;  1 drivers
v0x600003131dd0_0 .net "load_weight", 0 0, L_0x60000281e370;  1 drivers
v0x600003131e60_0 .net "weight_in", 7 0, L_0x6000032030c0;  1 drivers
L_0x600003203200 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x1180510a8;
L_0x6000032032a0 .cmp/eq 4, L_0x600003203200, L_0x1180510f0;
L_0x600003203160 .cmp/eq 3, v0x60000313ff00_0, L_0x118051138;
L_0x600003202f80 .cmp/eq 3, v0x60000313ff00_0, L_0x118051180;
L_0x600003203020 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x1180511c8;
L_0x600003202e40 .cmp/eq 32, L_0x600003203020, L_0x118051210;
S_0x125006060 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125005ef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22480 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d224c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003130990_0 .net *"_ivl_11", 0 0, L_0x600003202620;  1 drivers
v0x600003130a20_0 .net *"_ivl_12", 15 0, L_0x6000032026c0;  1 drivers
v0x600003130ab0_0 .net/s *"_ivl_4", 15 0, L_0x600003202ee0;  1 drivers
v0x600003130b40_0 .net/s *"_ivl_6", 15 0, L_0x600003202b20;  1 drivers
v0x600003130bd0_0 .net/s "a_signed", 7 0, v0x600003130d80_0;  1 drivers
v0x600003130c60_0 .net "act_in", 7 0, v0x60000312f720_0;  alias, 1 drivers
v0x600003130cf0_0 .var "act_out", 7 0;
v0x600003130d80_0 .var "act_reg", 7 0;
v0x600003130e10_0 .net "clear_acc", 0 0, L_0x60000281e4c0;  alias, 1 drivers
v0x600003130ea0_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003130f30_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003130fc0_0 .net "load_weight", 0 0, L_0x60000281e370;  alias, 1 drivers
v0x600003131050_0 .net/s "product", 15 0, L_0x600003202bc0;  1 drivers
v0x6000031310e0_0 .net/s "product_ext", 31 0, L_0x6000032024e0;  1 drivers
v0x600003131170_0 .net "psum_in", 31 0, v0x60000312bba0_0;  alias, 1 drivers
v0x600003131200_0 .var "psum_out", 31 0;
v0x600003131290_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003131320_0 .net/s "w_signed", 7 0, v0x600003131440_0;  1 drivers
v0x6000031313b0_0 .net "weight_in", 7 0, L_0x6000032030c0;  alias, 1 drivers
v0x600003131440_0 .var "weight_reg", 7 0;
L_0x600003202ee0 .extend/s 16, v0x600003130d80_0;
L_0x600003202b20 .extend/s 16, v0x600003131440_0;
L_0x600003202bc0 .arith/mult 16, L_0x600003202ee0, L_0x600003202b20;
L_0x600003202620 .part L_0x600003202bc0, 15, 1;
LS_0x6000032026c0_0_0 .concat [ 1 1 1 1], L_0x600003202620, L_0x600003202620, L_0x600003202620, L_0x600003202620;
LS_0x6000032026c0_0_4 .concat [ 1 1 1 1], L_0x600003202620, L_0x600003202620, L_0x600003202620, L_0x600003202620;
LS_0x6000032026c0_0_8 .concat [ 1 1 1 1], L_0x600003202620, L_0x600003202620, L_0x600003202620, L_0x600003202620;
LS_0x6000032026c0_0_12 .concat [ 1 1 1 1], L_0x600003202620, L_0x600003202620, L_0x600003202620, L_0x600003202620;
L_0x6000032026c0 .concat [ 4 4 4 4], LS_0x6000032026c0_0_0, LS_0x6000032026c0_0_4, LS_0x6000032026c0_0_8, LS_0x6000032026c0_0_12;
L_0x6000032024e0 .concat [ 16 16 0 0], L_0x600003202bc0, L_0x6000032026c0;
S_0x1250061d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x1250057c0;
 .timescale 0 0;
P_0x600001660cc0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000281e610 .functor AND 1, v0x60000314a1c0_0, L_0x6000032023a0, C4<1>, C4<1>;
L_0x60000281e680 .functor AND 1, L_0x600003202300, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281e6f0 .functor OR 1, L_0x600003202260, L_0x60000281e680, C4<0>, C4<0>;
L_0x60000281e760 .functor AND 1, L_0x1180524a0, L_0x60000281e6f0, C4<1>, C4<1>;
L_0x60000281e7d0 .functor AND 1, L_0x60000281e760, L_0x6000032021c0, C4<1>, C4<1>;
v0x600003132a30_0 .net *"_ivl_0", 3 0, L_0x600003202580;  1 drivers
L_0x1180512e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003132ac0_0 .net/2u *"_ivl_11", 2 0, L_0x1180512e8;  1 drivers
v0x600003132b50_0 .net *"_ivl_13", 0 0, L_0x600003202260;  1 drivers
L_0x118051330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003132be0_0 .net/2u *"_ivl_15", 2 0, L_0x118051330;  1 drivers
v0x600003132c70_0 .net *"_ivl_17", 0 0, L_0x600003202300;  1 drivers
v0x600003132d00_0 .net *"_ivl_20", 0 0, L_0x60000281e680;  1 drivers
v0x600003132d90_0 .net *"_ivl_22", 0 0, L_0x60000281e6f0;  1 drivers
v0x600003132e20_0 .net *"_ivl_24", 0 0, L_0x60000281e760;  1 drivers
v0x600003132eb0_0 .net *"_ivl_25", 31 0, L_0x600003202120;  1 drivers
L_0x118051378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003132f40_0 .net *"_ivl_28", 15 0, L_0x118051378;  1 drivers
L_0x1180513c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003132fd0_0 .net/2u *"_ivl_29", 31 0, L_0x1180513c0;  1 drivers
L_0x118051258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003133060_0 .net *"_ivl_3", 1 0, L_0x118051258;  1 drivers
v0x6000031330f0_0 .net *"_ivl_31", 0 0, L_0x6000032021c0;  1 drivers
L_0x1180512a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600003133180_0 .net/2u *"_ivl_4", 3 0, L_0x1180512a0;  1 drivers
v0x600003133210_0 .net *"_ivl_6", 0 0, L_0x6000032023a0;  1 drivers
v0x6000031332a0_0 .net "do_clear", 0 0, L_0x60000281e7d0;  1 drivers
v0x600003133330_0 .net "load_weight", 0 0, L_0x60000281e610;  1 drivers
v0x6000031333c0_0 .net "weight_in", 7 0, L_0x600003202440;  1 drivers
L_0x600003202580 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118051258;
L_0x6000032023a0 .cmp/eq 4, L_0x600003202580, L_0x1180512a0;
L_0x600003202260 .cmp/eq 3, v0x60000313ff00_0, L_0x1180512e8;
L_0x600003202300 .cmp/eq 3, v0x60000313ff00_0, L_0x118051330;
L_0x600003202120 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051378;
L_0x6000032021c0 .cmp/eq 32, L_0x600003202120, L_0x1180513c0;
S_0x12500eb70 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1250061d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22180 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d221c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003131ef0_0 .net *"_ivl_11", 0 0, L_0x600003201f40;  1 drivers
v0x600003131f80_0 .net *"_ivl_12", 15 0, L_0x600003201d60;  1 drivers
v0x600003132010_0 .net/s *"_ivl_4", 15 0, L_0x600003201fe0;  1 drivers
v0x6000031320a0_0 .net/s *"_ivl_6", 15 0, L_0x600003202080;  1 drivers
v0x600003132130_0 .net/s "a_signed", 7 0, v0x6000031322e0_0;  1 drivers
v0x6000031321c0_0 .net "act_in", 7 0, v0x600003130cf0_0;  alias, 1 drivers
v0x600003132250_0 .var "act_out", 7 0;
v0x6000031322e0_0 .var "act_reg", 7 0;
v0x600003132370_0 .net "clear_acc", 0 0, L_0x60000281e7d0;  alias, 1 drivers
v0x600003132400_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003132490_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003132520_0 .net "load_weight", 0 0, L_0x60000281e610;  alias, 1 drivers
v0x6000031325b0_0 .net/s "product", 15 0, L_0x600003201ea0;  1 drivers
v0x600003132640_0 .net/s "product_ext", 31 0, L_0x600003201e00;  1 drivers
v0x6000031326d0_0 .net "psum_in", 31 0, v0x60000312d170_0;  alias, 1 drivers
v0x600003132760_0 .var "psum_out", 31 0;
v0x6000031327f0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003132880_0 .net/s "w_signed", 7 0, v0x6000031329a0_0;  1 drivers
v0x600003132910_0 .net "weight_in", 7 0, L_0x600003202440;  alias, 1 drivers
v0x6000031329a0_0 .var "weight_reg", 7 0;
L_0x600003201fe0 .extend/s 16, v0x6000031322e0_0;
L_0x600003202080 .extend/s 16, v0x6000031329a0_0;
L_0x600003201ea0 .arith/mult 16, L_0x600003201fe0, L_0x600003202080;
L_0x600003201f40 .part L_0x600003201ea0, 15, 1;
LS_0x600003201d60_0_0 .concat [ 1 1 1 1], L_0x600003201f40, L_0x600003201f40, L_0x600003201f40, L_0x600003201f40;
LS_0x600003201d60_0_4 .concat [ 1 1 1 1], L_0x600003201f40, L_0x600003201f40, L_0x600003201f40, L_0x600003201f40;
LS_0x600003201d60_0_8 .concat [ 1 1 1 1], L_0x600003201f40, L_0x600003201f40, L_0x600003201f40, L_0x600003201f40;
LS_0x600003201d60_0_12 .concat [ 1 1 1 1], L_0x600003201f40, L_0x600003201f40, L_0x600003201f40, L_0x600003201f40;
L_0x600003201d60 .concat [ 4 4 4 4], LS_0x600003201d60_0_0, LS_0x600003201d60_0_4, LS_0x600003201d60_0_8, LS_0x600003201d60_0_12;
L_0x600003201e00 .concat [ 16 16 0 0], L_0x600003201ea0, L_0x600003201d60;
S_0x12500ece0 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001660dc0 .param/l "row" 1 7 213, +C4<010>;
S_0x12500ee50 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12500ece0;
 .timescale 0 0;
P_0x600001660e40 .param/l "col" 1 7 214, +C4<00>;
L_0x60000281e920 .functor AND 1, v0x60000314a1c0_0, L_0x600003201cc0, C4<1>, C4<1>;
L_0x60000281e990 .functor AND 1, L_0x6000032019a0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281ea00 .functor OR 1, L_0x600003201b80, L_0x60000281e990, C4<0>, C4<0>;
L_0x60000281ea70 .functor AND 1, L_0x1180524a0, L_0x60000281ea00, C4<1>, C4<1>;
L_0x60000281eae0 .functor AND 1, L_0x60000281ea70, L_0x600003201860, C4<1>, C4<1>;
v0x600003134000_0 .net *"_ivl_0", 2 0, L_0x600003201c20;  1 drivers
L_0x118051498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003134090_0 .net/2u *"_ivl_11", 2 0, L_0x118051498;  1 drivers
v0x600003134120_0 .net *"_ivl_13", 0 0, L_0x600003201b80;  1 drivers
L_0x1180514e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031341b0_0 .net/2u *"_ivl_15", 2 0, L_0x1180514e0;  1 drivers
v0x600003134240_0 .net *"_ivl_17", 0 0, L_0x6000032019a0;  1 drivers
v0x6000031342d0_0 .net *"_ivl_20", 0 0, L_0x60000281e990;  1 drivers
v0x600003134360_0 .net *"_ivl_22", 0 0, L_0x60000281ea00;  1 drivers
v0x6000031343f0_0 .net *"_ivl_24", 0 0, L_0x60000281ea70;  1 drivers
v0x600003134480_0 .net *"_ivl_25", 31 0, L_0x600003201a40;  1 drivers
L_0x118051528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003134510_0 .net *"_ivl_28", 15 0, L_0x118051528;  1 drivers
L_0x118051570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031345a0_0 .net/2u *"_ivl_29", 31 0, L_0x118051570;  1 drivers
L_0x118051408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003134630_0 .net *"_ivl_3", 0 0, L_0x118051408;  1 drivers
v0x6000031346c0_0 .net *"_ivl_31", 0 0, L_0x600003201860;  1 drivers
L_0x118051450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003134750_0 .net/2u *"_ivl_4", 2 0, L_0x118051450;  1 drivers
v0x6000031347e0_0 .net *"_ivl_6", 0 0, L_0x600003201cc0;  1 drivers
v0x600003134870_0 .net "do_clear", 0 0, L_0x60000281eae0;  1 drivers
v0x600003134900_0 .net "load_weight", 0 0, L_0x60000281e920;  1 drivers
v0x600003134990_0 .net "weight_in", 7 0, L_0x600003201ae0;  1 drivers
L_0x600003201c20 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118051408;
L_0x600003201cc0 .cmp/eq 3, L_0x600003201c20, L_0x118051450;
L_0x600003201b80 .cmp/eq 3, v0x60000313ff00_0, L_0x118051498;
L_0x6000032019a0 .cmp/eq 3, v0x60000313ff00_0, L_0x1180514e0;
L_0x600003201a40 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051528;
L_0x600003201860 .cmp/eq 32, L_0x600003201a40, L_0x118051570;
S_0x12500efc0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500ee50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22500 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22540 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003133450_0 .net *"_ivl_11", 0 0, L_0x6000032015e0;  1 drivers
v0x6000031334e0_0 .net *"_ivl_12", 15 0, L_0x600003201680;  1 drivers
v0x600003133570_0 .net/s *"_ivl_4", 15 0, L_0x600003201900;  1 drivers
v0x600003133600_0 .net/s *"_ivl_6", 15 0, L_0x600003201720;  1 drivers
v0x600003133690_0 .net/s "a_signed", 7 0, v0x600003133840_0;  1 drivers
v0x600003133720_0 .net "act_in", 7 0, L_0x60000281cfc0;  alias, 1 drivers
v0x6000031337b0_0 .var "act_out", 7 0;
v0x600003133840_0 .var "act_reg", 7 0;
v0x6000031338d0_0 .net "clear_acc", 0 0, L_0x60000281eae0;  alias, 1 drivers
v0x600003133960_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x6000031339f0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003133a80_0 .net "load_weight", 0 0, L_0x60000281e920;  alias, 1 drivers
v0x600003133b10_0 .net/s "product", 15 0, L_0x6000032017c0;  1 drivers
v0x600003133ba0_0 .net/s "product_ext", 31 0, L_0x6000032014a0;  1 drivers
v0x600003133c30_0 .net "psum_in", 31 0, v0x60000312e6d0_0;  alias, 1 drivers
v0x600003133cc0_0 .var "psum_out", 31 0;
v0x600003133d50_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003133de0_0 .net/s "w_signed", 7 0, v0x600003133f00_0;  1 drivers
v0x600003133e70_0 .net "weight_in", 7 0, L_0x600003201ae0;  alias, 1 drivers
v0x600003133f00_0 .var "weight_reg", 7 0;
L_0x600003201900 .extend/s 16, v0x600003133840_0;
L_0x600003201720 .extend/s 16, v0x600003133f00_0;
L_0x6000032017c0 .arith/mult 16, L_0x600003201900, L_0x600003201720;
L_0x6000032015e0 .part L_0x6000032017c0, 15, 1;
LS_0x600003201680_0_0 .concat [ 1 1 1 1], L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0;
LS_0x600003201680_0_4 .concat [ 1 1 1 1], L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0;
LS_0x600003201680_0_8 .concat [ 1 1 1 1], L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0;
LS_0x600003201680_0_12 .concat [ 1 1 1 1], L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0, L_0x6000032015e0;
L_0x600003201680 .concat [ 4 4 4 4], LS_0x600003201680_0_0, LS_0x600003201680_0_4, LS_0x600003201680_0_8, LS_0x600003201680_0_12;
L_0x6000032014a0 .concat [ 16 16 0 0], L_0x6000032017c0, L_0x600003201680;
S_0x12500f130 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12500ece0;
 .timescale 0 0;
P_0x600001660f40 .param/l "col" 1 7 214, +C4<01>;
L_0x60000281ec30 .functor AND 1, v0x60000314a1c0_0, L_0x600003201360, C4<1>, C4<1>;
L_0x60000281eca0 .functor AND 1, L_0x6000032012c0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281ed10 .functor OR 1, L_0x600003201220, L_0x60000281eca0, C4<0>, C4<0>;
L_0x60000281ed80 .functor AND 1, L_0x1180524a0, L_0x60000281ed10, C4<1>, C4<1>;
L_0x60000281edf0 .functor AND 1, L_0x60000281ed80, L_0x600003201180, C4<1>, C4<1>;
v0x600003135560_0 .net *"_ivl_0", 2 0, L_0x600003201540;  1 drivers
L_0x118051648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x6000031355f0_0 .net/2u *"_ivl_11", 2 0, L_0x118051648;  1 drivers
v0x600003135680_0 .net *"_ivl_13", 0 0, L_0x600003201220;  1 drivers
L_0x118051690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003135710_0 .net/2u *"_ivl_15", 2 0, L_0x118051690;  1 drivers
v0x6000031357a0_0 .net *"_ivl_17", 0 0, L_0x6000032012c0;  1 drivers
v0x600003135830_0 .net *"_ivl_20", 0 0, L_0x60000281eca0;  1 drivers
v0x6000031358c0_0 .net *"_ivl_22", 0 0, L_0x60000281ed10;  1 drivers
v0x600003135950_0 .net *"_ivl_24", 0 0, L_0x60000281ed80;  1 drivers
v0x6000031359e0_0 .net *"_ivl_25", 31 0, L_0x6000032010e0;  1 drivers
L_0x1180516d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003135a70_0 .net *"_ivl_28", 15 0, L_0x1180516d8;  1 drivers
L_0x118051720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003135b00_0 .net/2u *"_ivl_29", 31 0, L_0x118051720;  1 drivers
L_0x1180515b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003135b90_0 .net *"_ivl_3", 0 0, L_0x1180515b8;  1 drivers
v0x600003135c20_0 .net *"_ivl_31", 0 0, L_0x600003201180;  1 drivers
L_0x118051600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600003135cb0_0 .net/2u *"_ivl_4", 2 0, L_0x118051600;  1 drivers
v0x600003135d40_0 .net *"_ivl_6", 0 0, L_0x600003201360;  1 drivers
v0x600003135dd0_0 .net "do_clear", 0 0, L_0x60000281edf0;  1 drivers
v0x600003135e60_0 .net "load_weight", 0 0, L_0x60000281ec30;  1 drivers
v0x600003135ef0_0 .net "weight_in", 7 0, L_0x600003201400;  1 drivers
L_0x600003201540 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x1180515b8;
L_0x600003201360 .cmp/eq 3, L_0x600003201540, L_0x118051600;
L_0x600003201220 .cmp/eq 3, v0x60000313ff00_0, L_0x118051648;
L_0x6000032012c0 .cmp/eq 3, v0x60000313ff00_0, L_0x118051690;
L_0x6000032010e0 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x1180516d8;
L_0x600003201180 .cmp/eq 32, L_0x6000032010e0, L_0x118051720;
S_0x12500f2a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500f130;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003134a20_0 .net *"_ivl_11", 0 0, L_0x600003200f00;  1 drivers
v0x600003134ab0_0 .net *"_ivl_12", 15 0, L_0x6000032029e0;  1 drivers
v0x600003134b40_0 .net/s *"_ivl_4", 15 0, L_0x600003200fa0;  1 drivers
v0x600003134bd0_0 .net/s *"_ivl_6", 15 0, L_0x600003201040;  1 drivers
v0x600003134c60_0 .net/s "a_signed", 7 0, v0x600003134e10_0;  1 drivers
v0x600003134cf0_0 .net "act_in", 7 0, v0x6000031337b0_0;  alias, 1 drivers
v0x600003134d80_0 .var "act_out", 7 0;
v0x600003134e10_0 .var "act_reg", 7 0;
v0x600003134ea0_0 .net "clear_acc", 0 0, L_0x60000281edf0;  alias, 1 drivers
v0x600003134f30_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003134fc0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003135050_0 .net "load_weight", 0 0, L_0x60000281ec30;  alias, 1 drivers
v0x6000031350e0_0 .net/s "product", 15 0, L_0x600003200e60;  1 drivers
v0x600003135170_0 .net/s "product_ext", 31 0, L_0x600003202a80;  1 drivers
v0x600003135200_0 .net "psum_in", 31 0, v0x60000312fc30_0;  alias, 1 drivers
v0x600003135290_0 .var "psum_out", 31 0;
v0x600003135320_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x6000031353b0_0 .net/s "w_signed", 7 0, v0x6000031354d0_0;  1 drivers
v0x600003135440_0 .net "weight_in", 7 0, L_0x600003201400;  alias, 1 drivers
v0x6000031354d0_0 .var "weight_reg", 7 0;
L_0x600003200fa0 .extend/s 16, v0x600003134e10_0;
L_0x600003201040 .extend/s 16, v0x6000031354d0_0;
L_0x600003200e60 .arith/mult 16, L_0x600003200fa0, L_0x600003201040;
L_0x600003200f00 .part L_0x600003200e60, 15, 1;
LS_0x6000032029e0_0_0 .concat [ 1 1 1 1], L_0x600003200f00, L_0x600003200f00, L_0x600003200f00, L_0x600003200f00;
LS_0x6000032029e0_0_4 .concat [ 1 1 1 1], L_0x600003200f00, L_0x600003200f00, L_0x600003200f00, L_0x600003200f00;
LS_0x6000032029e0_0_8 .concat [ 1 1 1 1], L_0x600003200f00, L_0x600003200f00, L_0x600003200f00, L_0x600003200f00;
LS_0x6000032029e0_0_12 .concat [ 1 1 1 1], L_0x600003200f00, L_0x600003200f00, L_0x600003200f00, L_0x600003200f00;
L_0x6000032029e0 .concat [ 4 4 4 4], LS_0x6000032029e0_0_0, LS_0x6000032029e0_0_4, LS_0x6000032029e0_0_8, LS_0x6000032029e0_0_12;
L_0x600003202a80 .concat [ 16 16 0 0], L_0x600003200e60, L_0x6000032029e0;
S_0x12500f410 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12500ece0;
 .timescale 0 0;
P_0x600001661040 .param/l "col" 1 7 214, +C4<010>;
L_0x60000281ef40 .functor AND 1, v0x60000314a1c0_0, L_0x600003202940, C4<1>, C4<1>;
L_0x60000281efb0 .functor AND 1, L_0x600003200be0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281f020 .functor OR 1, L_0x600003200b40, L_0x60000281efb0, C4<0>, C4<0>;
L_0x60000281f090 .functor AND 1, L_0x1180524a0, L_0x60000281f020, C4<1>, C4<1>;
L_0x60000281f100 .functor AND 1, L_0x60000281f090, L_0x600003200dc0, C4<1>, C4<1>;
v0x600003136ac0_0 .net *"_ivl_0", 3 0, L_0x6000032028a0;  1 drivers
L_0x1180517f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003136b50_0 .net/2u *"_ivl_11", 2 0, L_0x1180517f8;  1 drivers
v0x600003136be0_0 .net *"_ivl_13", 0 0, L_0x600003200b40;  1 drivers
L_0x118051840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003136c70_0 .net/2u *"_ivl_15", 2 0, L_0x118051840;  1 drivers
v0x600003136d00_0 .net *"_ivl_17", 0 0, L_0x600003200be0;  1 drivers
v0x600003136d90_0 .net *"_ivl_20", 0 0, L_0x60000281efb0;  1 drivers
v0x600003136e20_0 .net *"_ivl_22", 0 0, L_0x60000281f020;  1 drivers
v0x600003136eb0_0 .net *"_ivl_24", 0 0, L_0x60000281f090;  1 drivers
v0x600003136f40_0 .net *"_ivl_25", 31 0, L_0x600003200d20;  1 drivers
L_0x118051888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003136fd0_0 .net *"_ivl_28", 15 0, L_0x118051888;  1 drivers
L_0x1180518d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003137060_0 .net/2u *"_ivl_29", 31 0, L_0x1180518d0;  1 drivers
L_0x118051768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031370f0_0 .net *"_ivl_3", 1 0, L_0x118051768;  1 drivers
v0x600003137180_0 .net *"_ivl_31", 0 0, L_0x600003200dc0;  1 drivers
L_0x1180517b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600003137210_0 .net/2u *"_ivl_4", 3 0, L_0x1180517b0;  1 drivers
v0x6000031372a0_0 .net *"_ivl_6", 0 0, L_0x600003202940;  1 drivers
v0x600003137330_0 .net "do_clear", 0 0, L_0x60000281f100;  1 drivers
v0x6000031373c0_0 .net "load_weight", 0 0, L_0x60000281ef40;  1 drivers
v0x600003137450_0 .net "weight_in", 7 0, L_0x600003202760;  1 drivers
L_0x6000032028a0 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118051768;
L_0x600003202940 .cmp/eq 4, L_0x6000032028a0, L_0x1180517b0;
L_0x600003200b40 .cmp/eq 3, v0x60000313ff00_0, L_0x1180517f8;
L_0x600003200be0 .cmp/eq 3, v0x60000313ff00_0, L_0x118051840;
L_0x600003200d20 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051888;
L_0x600003200dc0 .cmp/eq 32, L_0x600003200d20, L_0x1180518d0;
S_0x12500f580 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500f410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22400 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22440 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003135f80_0 .net *"_ivl_11", 0 0, L_0x60000320c140;  1 drivers
v0x600003136010_0 .net *"_ivl_12", 15 0, L_0x60000320c1e0;  1 drivers
v0x6000031360a0_0 .net/s *"_ivl_4", 15 0, L_0x600003203b60;  1 drivers
v0x600003136130_0 .net/s *"_ivl_6", 15 0, L_0x60000320c000;  1 drivers
v0x6000031361c0_0 .net/s "a_signed", 7 0, v0x600003136370_0;  1 drivers
v0x600003136250_0 .net "act_in", 7 0, v0x600003134d80_0;  alias, 1 drivers
v0x6000031362e0_0 .var "act_out", 7 0;
v0x600003136370_0 .var "act_reg", 7 0;
v0x600003136400_0 .net "clear_acc", 0 0, L_0x60000281f100;  alias, 1 drivers
v0x600003136490_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003136520_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x6000031365b0_0 .net "load_weight", 0 0, L_0x60000281ef40;  alias, 1 drivers
v0x600003136640_0 .net/s "product", 15 0, L_0x60000320c0a0;  1 drivers
v0x6000031366d0_0 .net/s "product_ext", 31 0, L_0x60000320c280;  1 drivers
v0x600003136760_0 .net "psum_in", 31 0, v0x600003131200_0;  alias, 1 drivers
v0x6000031367f0_0 .var "psum_out", 31 0;
v0x600003136880_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003136910_0 .net/s "w_signed", 7 0, v0x600003136a30_0;  1 drivers
v0x6000031369a0_0 .net "weight_in", 7 0, L_0x600003202760;  alias, 1 drivers
v0x600003136a30_0 .var "weight_reg", 7 0;
L_0x600003203b60 .extend/s 16, v0x600003136370_0;
L_0x60000320c000 .extend/s 16, v0x600003136a30_0;
L_0x60000320c0a0 .arith/mult 16, L_0x600003203b60, L_0x60000320c000;
L_0x60000320c140 .part L_0x60000320c0a0, 15, 1;
LS_0x60000320c1e0_0_0 .concat [ 1 1 1 1], L_0x60000320c140, L_0x60000320c140, L_0x60000320c140, L_0x60000320c140;
LS_0x60000320c1e0_0_4 .concat [ 1 1 1 1], L_0x60000320c140, L_0x60000320c140, L_0x60000320c140, L_0x60000320c140;
LS_0x60000320c1e0_0_8 .concat [ 1 1 1 1], L_0x60000320c140, L_0x60000320c140, L_0x60000320c140, L_0x60000320c140;
LS_0x60000320c1e0_0_12 .concat [ 1 1 1 1], L_0x60000320c140, L_0x60000320c140, L_0x60000320c140, L_0x60000320c140;
L_0x60000320c1e0 .concat [ 4 4 4 4], LS_0x60000320c1e0_0_0, LS_0x60000320c1e0_0_4, LS_0x60000320c1e0_0_8, LS_0x60000320c1e0_0_12;
L_0x60000320c280 .concat [ 16 16 0 0], L_0x60000320c0a0, L_0x60000320c1e0;
S_0x12500f6f0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12500ece0;
 .timescale 0 0;
P_0x600001661140 .param/l "col" 1 7 214, +C4<011>;
L_0x60000281f250 .functor AND 1, v0x60000314a1c0_0, L_0x60000320c3c0, C4<1>, C4<1>;
L_0x60000281f2c0 .functor AND 1, L_0x60000320c5a0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281f330 .functor OR 1, L_0x60000320c500, L_0x60000281f2c0, C4<0>, C4<0>;
L_0x60000281f3a0 .functor AND 1, L_0x1180524a0, L_0x60000281f330, C4<1>, C4<1>;
L_0x60000281f410 .functor AND 1, L_0x60000281f3a0, L_0x60000320c6e0, C4<1>, C4<1>;
v0x600003138090_0 .net *"_ivl_0", 3 0, L_0x60000320c320;  1 drivers
L_0x1180519a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003138120_0 .net/2u *"_ivl_11", 2 0, L_0x1180519a8;  1 drivers
v0x6000031381b0_0 .net *"_ivl_13", 0 0, L_0x60000320c500;  1 drivers
L_0x1180519f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003138240_0 .net/2u *"_ivl_15", 2 0, L_0x1180519f0;  1 drivers
v0x6000031382d0_0 .net *"_ivl_17", 0 0, L_0x60000320c5a0;  1 drivers
v0x600003138360_0 .net *"_ivl_20", 0 0, L_0x60000281f2c0;  1 drivers
v0x6000031383f0_0 .net *"_ivl_22", 0 0, L_0x60000281f330;  1 drivers
v0x600003138480_0 .net *"_ivl_24", 0 0, L_0x60000281f3a0;  1 drivers
v0x600003138510_0 .net *"_ivl_25", 31 0, L_0x60000320c640;  1 drivers
L_0x118051a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x6000031385a0_0 .net *"_ivl_28", 15 0, L_0x118051a38;  1 drivers
L_0x118051a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003138630_0 .net/2u *"_ivl_29", 31 0, L_0x118051a80;  1 drivers
L_0x118051918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x6000031386c0_0 .net *"_ivl_3", 1 0, L_0x118051918;  1 drivers
v0x600003138750_0 .net *"_ivl_31", 0 0, L_0x60000320c6e0;  1 drivers
L_0x118051960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x6000031387e0_0 .net/2u *"_ivl_4", 3 0, L_0x118051960;  1 drivers
v0x600003138870_0 .net *"_ivl_6", 0 0, L_0x60000320c3c0;  1 drivers
v0x600003138900_0 .net "do_clear", 0 0, L_0x60000281f410;  1 drivers
v0x600003138990_0 .net "load_weight", 0 0, L_0x60000281f250;  1 drivers
v0x600003138a20_0 .net "weight_in", 7 0, L_0x60000320c460;  1 drivers
L_0x60000320c320 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118051918;
L_0x60000320c3c0 .cmp/eq 4, L_0x60000320c320, L_0x118051960;
L_0x60000320c500 .cmp/eq 3, v0x60000313ff00_0, L_0x1180519a8;
L_0x60000320c5a0 .cmp/eq 3, v0x60000313ff00_0, L_0x1180519f0;
L_0x60000320c640 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051a38;
L_0x60000320c6e0 .cmp/eq 32, L_0x60000320c640, L_0x118051a80;
S_0x12500f860 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500f6f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22580 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d225c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x6000031374e0_0 .net *"_ivl_11", 0 0, L_0x60000320c960;  1 drivers
v0x600003137570_0 .net *"_ivl_12", 15 0, L_0x60000320ca00;  1 drivers
v0x600003137600_0 .net/s *"_ivl_4", 15 0, L_0x60000320c780;  1 drivers
v0x600003137690_0 .net/s *"_ivl_6", 15 0, L_0x60000320c820;  1 drivers
v0x600003137720_0 .net/s "a_signed", 7 0, v0x6000031378d0_0;  1 drivers
v0x6000031377b0_0 .net "act_in", 7 0, v0x6000031362e0_0;  alias, 1 drivers
v0x600003137840_0 .var "act_out", 7 0;
v0x6000031378d0_0 .var "act_reg", 7 0;
v0x600003137960_0 .net "clear_acc", 0 0, L_0x60000281f410;  alias, 1 drivers
v0x6000031379f0_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003137a80_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x600003137b10_0 .net "load_weight", 0 0, L_0x60000281f250;  alias, 1 drivers
v0x600003137ba0_0 .net/s "product", 15 0, L_0x60000320c8c0;  1 drivers
v0x600003137c30_0 .net/s "product_ext", 31 0, L_0x60000320caa0;  1 drivers
v0x600003137cc0_0 .net "psum_in", 31 0, v0x600003132760_0;  alias, 1 drivers
v0x600003137d50_0 .var "psum_out", 31 0;
v0x600003137de0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003137e70_0 .net/s "w_signed", 7 0, v0x600003138000_0;  1 drivers
v0x600003137f00_0 .net "weight_in", 7 0, L_0x60000320c460;  alias, 1 drivers
v0x600003138000_0 .var "weight_reg", 7 0;
L_0x60000320c780 .extend/s 16, v0x6000031378d0_0;
L_0x60000320c820 .extend/s 16, v0x600003138000_0;
L_0x60000320c8c0 .arith/mult 16, L_0x60000320c780, L_0x60000320c820;
L_0x60000320c960 .part L_0x60000320c8c0, 15, 1;
LS_0x60000320ca00_0_0 .concat [ 1 1 1 1], L_0x60000320c960, L_0x60000320c960, L_0x60000320c960, L_0x60000320c960;
LS_0x60000320ca00_0_4 .concat [ 1 1 1 1], L_0x60000320c960, L_0x60000320c960, L_0x60000320c960, L_0x60000320c960;
LS_0x60000320ca00_0_8 .concat [ 1 1 1 1], L_0x60000320c960, L_0x60000320c960, L_0x60000320c960, L_0x60000320c960;
LS_0x60000320ca00_0_12 .concat [ 1 1 1 1], L_0x60000320c960, L_0x60000320c960, L_0x60000320c960, L_0x60000320c960;
L_0x60000320ca00 .concat [ 4 4 4 4], LS_0x60000320ca00_0_0, LS_0x60000320ca00_0_4, LS_0x60000320ca00_0_8, LS_0x60000320ca00_0_12;
L_0x60000320caa0 .concat [ 16 16 0 0], L_0x60000320c8c0, L_0x60000320ca00;
S_0x12500f9d0 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661240 .param/l "row" 1 7 213, +C4<011>;
S_0x12500fb40 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x12500f9d0;
 .timescale 0 0;
P_0x6000016612c0 .param/l "col" 1 7 214, +C4<00>;
L_0x60000281f560 .functor AND 1, v0x60000314a1c0_0, L_0x60000320cbe0, C4<1>, C4<1>;
L_0x60000281f5d0 .functor AND 1, L_0x60000320cdc0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281f640 .functor OR 1, L_0x60000320cd20, L_0x60000281f5d0, C4<0>, C4<0>;
L_0x60000281f6b0 .functor AND 1, L_0x1180524a0, L_0x60000281f640, C4<1>, C4<1>;
L_0x60000281f720 .functor AND 1, L_0x60000281f6b0, L_0x60000320cf00, C4<1>, C4<1>;
v0x6000031395f0_0 .net *"_ivl_0", 2 0, L_0x60000320cb40;  1 drivers
L_0x118051b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600003139680_0 .net/2u *"_ivl_11", 2 0, L_0x118051b58;  1 drivers
v0x600003139710_0 .net *"_ivl_13", 0 0, L_0x60000320cd20;  1 drivers
L_0x118051ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x6000031397a0_0 .net/2u *"_ivl_15", 2 0, L_0x118051ba0;  1 drivers
v0x600003139830_0 .net *"_ivl_17", 0 0, L_0x60000320cdc0;  1 drivers
v0x6000031398c0_0 .net *"_ivl_20", 0 0, L_0x60000281f5d0;  1 drivers
v0x600003139950_0 .net *"_ivl_22", 0 0, L_0x60000281f640;  1 drivers
v0x6000031399e0_0 .net *"_ivl_24", 0 0, L_0x60000281f6b0;  1 drivers
v0x600003139a70_0 .net *"_ivl_25", 31 0, L_0x60000320ce60;  1 drivers
L_0x118051be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003139b00_0 .net *"_ivl_28", 15 0, L_0x118051be8;  1 drivers
L_0x118051c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600003139b90_0 .net/2u *"_ivl_29", 31 0, L_0x118051c30;  1 drivers
L_0x118051ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600003139c20_0 .net *"_ivl_3", 0 0, L_0x118051ac8;  1 drivers
v0x600003139cb0_0 .net *"_ivl_31", 0 0, L_0x60000320cf00;  1 drivers
L_0x118051b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003139d40_0 .net/2u *"_ivl_4", 2 0, L_0x118051b10;  1 drivers
v0x600003139dd0_0 .net *"_ivl_6", 0 0, L_0x60000320cbe0;  1 drivers
v0x600003139e60_0 .net "do_clear", 0 0, L_0x60000281f720;  1 drivers
v0x600003139ef0_0 .net "load_weight", 0 0, L_0x60000281f560;  1 drivers
v0x600003139f80_0 .net "weight_in", 7 0, L_0x60000320cc80;  1 drivers
L_0x60000320cb40 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118051ac8;
L_0x60000320cbe0 .cmp/eq 3, L_0x60000320cb40, L_0x118051b10;
L_0x60000320cd20 .cmp/eq 3, v0x60000313ff00_0, L_0x118051b58;
L_0x60000320cdc0 .cmp/eq 3, v0x60000313ff00_0, L_0x118051ba0;
L_0x60000320ce60 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051be8;
L_0x60000320cf00 .cmp/eq 32, L_0x60000320ce60, L_0x118051c30;
S_0x12500fcb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500fb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22600 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22640 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600003138ab0_0 .net *"_ivl_11", 0 0, L_0x60000320d180;  1 drivers
v0x600003138b40_0 .net *"_ivl_12", 15 0, L_0x60000320d220;  1 drivers
v0x600003138bd0_0 .net/s *"_ivl_4", 15 0, L_0x60000320cfa0;  1 drivers
v0x600003138c60_0 .net/s *"_ivl_6", 15 0, L_0x60000320d040;  1 drivers
v0x600003138cf0_0 .net/s "a_signed", 7 0, v0x600003138ea0_0;  1 drivers
v0x600003138d80_0 .net "act_in", 7 0, L_0x60000281d030;  alias, 1 drivers
v0x600003138e10_0 .var "act_out", 7 0;
v0x600003138ea0_0 .var "act_reg", 7 0;
v0x600003138f30_0 .net "clear_acc", 0 0, L_0x60000281f720;  alias, 1 drivers
v0x600003138fc0_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003139050_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x6000031390e0_0 .net "load_weight", 0 0, L_0x60000281f560;  alias, 1 drivers
v0x600003139170_0 .net/s "product", 15 0, L_0x60000320d0e0;  1 drivers
v0x600003139200_0 .net/s "product_ext", 31 0, L_0x60000320d2c0;  1 drivers
v0x600003139290_0 .net "psum_in", 31 0, v0x600003133cc0_0;  alias, 1 drivers
v0x600003139320_0 .var "psum_out", 31 0;
v0x6000031393b0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003139440_0 .net/s "w_signed", 7 0, v0x600003139560_0;  1 drivers
v0x6000031394d0_0 .net "weight_in", 7 0, L_0x60000320cc80;  alias, 1 drivers
v0x600003139560_0 .var "weight_reg", 7 0;
L_0x60000320cfa0 .extend/s 16, v0x600003138ea0_0;
L_0x60000320d040 .extend/s 16, v0x600003139560_0;
L_0x60000320d0e0 .arith/mult 16, L_0x60000320cfa0, L_0x60000320d040;
L_0x60000320d180 .part L_0x60000320d0e0, 15, 1;
LS_0x60000320d220_0_0 .concat [ 1 1 1 1], L_0x60000320d180, L_0x60000320d180, L_0x60000320d180, L_0x60000320d180;
LS_0x60000320d220_0_4 .concat [ 1 1 1 1], L_0x60000320d180, L_0x60000320d180, L_0x60000320d180, L_0x60000320d180;
LS_0x60000320d220_0_8 .concat [ 1 1 1 1], L_0x60000320d180, L_0x60000320d180, L_0x60000320d180, L_0x60000320d180;
LS_0x60000320d220_0_12 .concat [ 1 1 1 1], L_0x60000320d180, L_0x60000320d180, L_0x60000320d180, L_0x60000320d180;
L_0x60000320d220 .concat [ 4 4 4 4], LS_0x60000320d220_0_0, LS_0x60000320d220_0_4, LS_0x60000320d220_0_8, LS_0x60000320d220_0_12;
L_0x60000320d2c0 .concat [ 16 16 0 0], L_0x60000320d0e0, L_0x60000320d220;
S_0x12500fe20 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x12500f9d0;
 .timescale 0 0;
P_0x6000016613c0 .param/l "col" 1 7 214, +C4<01>;
L_0x60000281f870 .functor AND 1, v0x60000314a1c0_0, L_0x60000320d400, C4<1>, C4<1>;
L_0x60000281f8e0 .functor AND 1, L_0x60000320d5e0, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281f950 .functor OR 1, L_0x60000320d540, L_0x60000281f8e0, C4<0>, C4<0>;
L_0x60000281f9c0 .functor AND 1, L_0x1180524a0, L_0x60000281f950, C4<1>, C4<1>;
L_0x60000281fa30 .functor AND 1, L_0x60000281f9c0, L_0x60000320d720, C4<1>, C4<1>;
v0x60000313ab50_0 .net *"_ivl_0", 2 0, L_0x60000320d360;  1 drivers
L_0x118051d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000313abe0_0 .net/2u *"_ivl_11", 2 0, L_0x118051d08;  1 drivers
v0x60000313ac70_0 .net *"_ivl_13", 0 0, L_0x60000320d540;  1 drivers
L_0x118051d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000313ad00_0 .net/2u *"_ivl_15", 2 0, L_0x118051d50;  1 drivers
v0x60000313ad90_0 .net *"_ivl_17", 0 0, L_0x60000320d5e0;  1 drivers
v0x60000313ae20_0 .net *"_ivl_20", 0 0, L_0x60000281f8e0;  1 drivers
v0x60000313aeb0_0 .net *"_ivl_22", 0 0, L_0x60000281f950;  1 drivers
v0x60000313af40_0 .net *"_ivl_24", 0 0, L_0x60000281f9c0;  1 drivers
v0x60000313afd0_0 .net *"_ivl_25", 31 0, L_0x60000320d680;  1 drivers
L_0x118051d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313b060_0 .net *"_ivl_28", 15 0, L_0x118051d98;  1 drivers
L_0x118051de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313b0f0_0 .net/2u *"_ivl_29", 31 0, L_0x118051de0;  1 drivers
L_0x118051c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x60000313b180_0 .net *"_ivl_3", 0 0, L_0x118051c78;  1 drivers
v0x60000313b210_0 .net *"_ivl_31", 0 0, L_0x60000320d720;  1 drivers
L_0x118051cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x60000313b2a0_0 .net/2u *"_ivl_4", 2 0, L_0x118051cc0;  1 drivers
v0x60000313b330_0 .net *"_ivl_6", 0 0, L_0x60000320d400;  1 drivers
v0x60000313b3c0_0 .net "do_clear", 0 0, L_0x60000281fa30;  1 drivers
v0x60000313b450_0 .net "load_weight", 0 0, L_0x60000281f870;  1 drivers
v0x60000313b4e0_0 .net "weight_in", 7 0, L_0x60000320d4a0;  1 drivers
L_0x60000320d360 .concat [ 2 1 0 0], v0x60000314a130_0, L_0x118051c78;
L_0x60000320d400 .cmp/eq 3, L_0x60000320d360, L_0x118051cc0;
L_0x60000320d540 .cmp/eq 3, v0x60000313ff00_0, L_0x118051d08;
L_0x60000320d5e0 .cmp/eq 3, v0x60000313ff00_0, L_0x118051d50;
L_0x60000320d680 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051d98;
L_0x60000320d720 .cmp/eq 32, L_0x60000320d680, L_0x118051de0;
S_0x12500ff90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x12500fe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22680 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d226c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000313a010_0 .net *"_ivl_11", 0 0, L_0x60000320d9a0;  1 drivers
v0x60000313a0a0_0 .net *"_ivl_12", 15 0, L_0x60000320da40;  1 drivers
v0x60000313a130_0 .net/s *"_ivl_4", 15 0, L_0x60000320d7c0;  1 drivers
v0x60000313a1c0_0 .net/s *"_ivl_6", 15 0, L_0x60000320d860;  1 drivers
v0x60000313a250_0 .net/s "a_signed", 7 0, v0x60000313a400_0;  1 drivers
v0x60000313a2e0_0 .net "act_in", 7 0, v0x600003138e10_0;  alias, 1 drivers
v0x60000313a370_0 .var "act_out", 7 0;
v0x60000313a400_0 .var "act_reg", 7 0;
v0x60000313a490_0 .net "clear_acc", 0 0, L_0x60000281fa30;  alias, 1 drivers
v0x60000313a520_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000313a5b0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000313a640_0 .net "load_weight", 0 0, L_0x60000281f870;  alias, 1 drivers
v0x60000313a6d0_0 .net/s "product", 15 0, L_0x60000320d900;  1 drivers
v0x60000313a760_0 .net/s "product_ext", 31 0, L_0x60000320dae0;  1 drivers
v0x60000313a7f0_0 .net "psum_in", 31 0, v0x600003135290_0;  alias, 1 drivers
v0x60000313a880_0 .var "psum_out", 31 0;
v0x60000313a910_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000313a9a0_0 .net/s "w_signed", 7 0, v0x60000313aac0_0;  1 drivers
v0x60000313aa30_0 .net "weight_in", 7 0, L_0x60000320d4a0;  alias, 1 drivers
v0x60000313aac0_0 .var "weight_reg", 7 0;
L_0x60000320d7c0 .extend/s 16, v0x60000313a400_0;
L_0x60000320d860 .extend/s 16, v0x60000313aac0_0;
L_0x60000320d900 .arith/mult 16, L_0x60000320d7c0, L_0x60000320d860;
L_0x60000320d9a0 .part L_0x60000320d900, 15, 1;
LS_0x60000320da40_0_0 .concat [ 1 1 1 1], L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0;
LS_0x60000320da40_0_4 .concat [ 1 1 1 1], L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0;
LS_0x60000320da40_0_8 .concat [ 1 1 1 1], L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0;
LS_0x60000320da40_0_12 .concat [ 1 1 1 1], L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0, L_0x60000320d9a0;
L_0x60000320da40 .concat [ 4 4 4 4], LS_0x60000320da40_0_0, LS_0x60000320da40_0_4, LS_0x60000320da40_0_8, LS_0x60000320da40_0_12;
L_0x60000320dae0 .concat [ 16 16 0 0], L_0x60000320d900, L_0x60000320da40;
S_0x125010100 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x12500f9d0;
 .timescale 0 0;
P_0x6000016614c0 .param/l "col" 1 7 214, +C4<010>;
L_0x60000281fb80 .functor AND 1, v0x60000314a1c0_0, L_0x60000320dc20, C4<1>, C4<1>;
L_0x60000281fbf0 .functor AND 1, L_0x60000320de00, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281fc60 .functor OR 1, L_0x60000320dd60, L_0x60000281fbf0, C4<0>, C4<0>;
L_0x60000281fcd0 .functor AND 1, L_0x1180524a0, L_0x60000281fc60, C4<1>, C4<1>;
L_0x60000281fd40 .functor AND 1, L_0x60000281fcd0, L_0x60000320df40, C4<1>, C4<1>;
v0x60000313c120_0 .net *"_ivl_0", 3 0, L_0x60000320db80;  1 drivers
L_0x118051eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000313c1b0_0 .net/2u *"_ivl_11", 2 0, L_0x118051eb8;  1 drivers
v0x60000313c240_0 .net *"_ivl_13", 0 0, L_0x60000320dd60;  1 drivers
L_0x118051f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000313c2d0_0 .net/2u *"_ivl_15", 2 0, L_0x118051f00;  1 drivers
v0x60000313c360_0 .net *"_ivl_17", 0 0, L_0x60000320de00;  1 drivers
v0x60000313c3f0_0 .net *"_ivl_20", 0 0, L_0x60000281fbf0;  1 drivers
v0x60000313c480_0 .net *"_ivl_22", 0 0, L_0x60000281fc60;  1 drivers
v0x60000313c510_0 .net *"_ivl_24", 0 0, L_0x60000281fcd0;  1 drivers
v0x60000313c5a0_0 .net *"_ivl_25", 31 0, L_0x60000320dea0;  1 drivers
L_0x118051f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313c630_0 .net *"_ivl_28", 15 0, L_0x118051f48;  1 drivers
L_0x118051f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313c6c0_0 .net/2u *"_ivl_29", 31 0, L_0x118051f90;  1 drivers
L_0x118051e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000313c750_0 .net *"_ivl_3", 1 0, L_0x118051e28;  1 drivers
v0x60000313c7e0_0 .net *"_ivl_31", 0 0, L_0x60000320df40;  1 drivers
L_0x118051e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x60000313c870_0 .net/2u *"_ivl_4", 3 0, L_0x118051e70;  1 drivers
v0x60000313c900_0 .net *"_ivl_6", 0 0, L_0x60000320dc20;  1 drivers
v0x60000313c990_0 .net "do_clear", 0 0, L_0x60000281fd40;  1 drivers
v0x60000313ca20_0 .net "load_weight", 0 0, L_0x60000281fb80;  1 drivers
v0x60000313cab0_0 .net "weight_in", 7 0, L_0x60000320dcc0;  1 drivers
L_0x60000320db80 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118051e28;
L_0x60000320dc20 .cmp/eq 4, L_0x60000320db80, L_0x118051e70;
L_0x60000320dd60 .cmp/eq 3, v0x60000313ff00_0, L_0x118051eb8;
L_0x60000320de00 .cmp/eq 3, v0x60000313ff00_0, L_0x118051f00;
L_0x60000320dea0 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x118051f48;
L_0x60000320df40 .cmp/eq 32, L_0x60000320dea0, L_0x118051f90;
S_0x125010270 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x125010100;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22700 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d22740 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000313b570_0 .net *"_ivl_11", 0 0, L_0x60000320e1c0;  1 drivers
v0x60000313b600_0 .net *"_ivl_12", 15 0, L_0x60000320e260;  1 drivers
v0x60000313b690_0 .net/s *"_ivl_4", 15 0, L_0x60000320dfe0;  1 drivers
v0x60000313b720_0 .net/s *"_ivl_6", 15 0, L_0x60000320e080;  1 drivers
v0x60000313b7b0_0 .net/s "a_signed", 7 0, v0x60000313b960_0;  1 drivers
v0x60000313b840_0 .net "act_in", 7 0, v0x60000313a370_0;  alias, 1 drivers
v0x60000313b8d0_0 .var "act_out", 7 0;
v0x60000313b960_0 .var "act_reg", 7 0;
v0x60000313b9f0_0 .net "clear_acc", 0 0, L_0x60000281fd40;  alias, 1 drivers
v0x60000313ba80_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000313bb10_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000313bba0_0 .net "load_weight", 0 0, L_0x60000281fb80;  alias, 1 drivers
v0x60000313bc30_0 .net/s "product", 15 0, L_0x60000320e120;  1 drivers
v0x60000313bcc0_0 .net/s "product_ext", 31 0, L_0x60000320e300;  1 drivers
v0x60000313bd50_0 .net "psum_in", 31 0, v0x6000031367f0_0;  alias, 1 drivers
v0x60000313bde0_0 .var "psum_out", 31 0;
v0x60000313be70_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000313bf00_0 .net/s "w_signed", 7 0, v0x60000313c090_0;  1 drivers
v0x60000313c000_0 .net "weight_in", 7 0, L_0x60000320dcc0;  alias, 1 drivers
v0x60000313c090_0 .var "weight_reg", 7 0;
L_0x60000320dfe0 .extend/s 16, v0x60000313b960_0;
L_0x60000320e080 .extend/s 16, v0x60000313c090_0;
L_0x60000320e120 .arith/mult 16, L_0x60000320dfe0, L_0x60000320e080;
L_0x60000320e1c0 .part L_0x60000320e120, 15, 1;
LS_0x60000320e260_0_0 .concat [ 1 1 1 1], L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0;
LS_0x60000320e260_0_4 .concat [ 1 1 1 1], L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0;
LS_0x60000320e260_0_8 .concat [ 1 1 1 1], L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0;
LS_0x60000320e260_0_12 .concat [ 1 1 1 1], L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0, L_0x60000320e1c0;
L_0x60000320e260 .concat [ 4 4 4 4], LS_0x60000320e260_0_0, LS_0x60000320e260_0_4, LS_0x60000320e260_0_8, LS_0x60000320e260_0_12;
L_0x60000320e300 .concat [ 16 16 0 0], L_0x60000320e120, L_0x60000320e260;
S_0x1250107e0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x12500f9d0;
 .timescale 0 0;
P_0x6000016615c0 .param/l "col" 1 7 214, +C4<011>;
L_0x60000281fe90 .functor AND 1, v0x60000314a1c0_0, L_0x60000320e440, C4<1>, C4<1>;
L_0x60000281ff00 .functor AND 1, L_0x60000320e620, v0x600003148c60_0, C4<1>, C4<1>;
L_0x60000281ff70 .functor OR 1, L_0x60000320e580, L_0x60000281ff00, C4<0>, C4<0>;
L_0x600002817b10 .functor AND 1, L_0x1180524a0, L_0x60000281ff70, C4<1>, C4<1>;
L_0x600002817560 .functor AND 1, L_0x600002817b10, L_0x60000320e760, C4<1>, C4<1>;
v0x60000313d680_0 .net *"_ivl_0", 3 0, L_0x60000320e3a0;  1 drivers
L_0x118052068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x60000313d710_0 .net/2u *"_ivl_11", 2 0, L_0x118052068;  1 drivers
v0x60000313d7a0_0 .net *"_ivl_13", 0 0, L_0x60000320e580;  1 drivers
L_0x1180520b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x60000313d830_0 .net/2u *"_ivl_15", 2 0, L_0x1180520b0;  1 drivers
v0x60000313d8c0_0 .net *"_ivl_17", 0 0, L_0x60000320e620;  1 drivers
v0x60000313d950_0 .net *"_ivl_20", 0 0, L_0x60000281ff00;  1 drivers
v0x60000313d9e0_0 .net *"_ivl_22", 0 0, L_0x60000281ff70;  1 drivers
v0x60000313da70_0 .net *"_ivl_24", 0 0, L_0x600002817b10;  1 drivers
v0x60000313db00_0 .net *"_ivl_25", 31 0, L_0x60000320e6c0;  1 drivers
L_0x1180520f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313db90_0 .net *"_ivl_28", 15 0, L_0x1180520f8;  1 drivers
L_0x118052140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x60000313dc20_0 .net/2u *"_ivl_29", 31 0, L_0x118052140;  1 drivers
L_0x118051fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x60000313dcb0_0 .net *"_ivl_3", 1 0, L_0x118051fd8;  1 drivers
v0x60000313dd40_0 .net *"_ivl_31", 0 0, L_0x60000320e760;  1 drivers
L_0x118052020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x60000313ddd0_0 .net/2u *"_ivl_4", 3 0, L_0x118052020;  1 drivers
v0x60000313de60_0 .net *"_ivl_6", 0 0, L_0x60000320e440;  1 drivers
v0x60000313def0_0 .net "do_clear", 0 0, L_0x600002817560;  1 drivers
v0x60000313df80_0 .net "load_weight", 0 0, L_0x60000281fe90;  1 drivers
v0x60000313e010_0 .net "weight_in", 7 0, L_0x60000320e4e0;  1 drivers
L_0x60000320e3a0 .concat [ 2 2 0 0], v0x60000314a130_0, L_0x118051fd8;
L_0x60000320e440 .cmp/eq 4, L_0x60000320e3a0, L_0x118052020;
L_0x60000320e580 .cmp/eq 3, v0x60000313ff00_0, L_0x118052068;
L_0x60000320e620 .cmp/eq 3, v0x60000313ff00_0, L_0x1180520b0;
L_0x60000320e6c0 .concat [ 16 16 0 0], v0x60000313f600_0, L_0x1180520f8;
L_0x60000320e760 .cmp/eq 32, L_0x60000320e6c0, L_0x118052140;
S_0x125010950 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x1250107e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x600002d22780 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x600002d227c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x60000313cb40_0 .net *"_ivl_11", 0 0, L_0x60000320e9e0;  1 drivers
v0x60000313cbd0_0 .net *"_ivl_12", 15 0, L_0x60000320ea80;  1 drivers
v0x60000313cc60_0 .net/s *"_ivl_4", 15 0, L_0x60000320e800;  1 drivers
v0x60000313ccf0_0 .net/s *"_ivl_6", 15 0, L_0x60000320e8a0;  1 drivers
v0x60000313cd80_0 .net/s "a_signed", 7 0, v0x60000313cf30_0;  1 drivers
v0x60000313ce10_0 .net "act_in", 7 0, v0x60000313b8d0_0;  alias, 1 drivers
v0x60000313cea0_0 .var "act_out", 7 0;
v0x60000313cf30_0 .var "act_reg", 7 0;
v0x60000313cfc0_0 .net "clear_acc", 0 0, L_0x600002817560;  alias, 1 drivers
v0x60000313d050_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x60000313d0e0_0 .net "enable", 0 0, L_0x600002812760;  alias, 1 drivers
v0x60000313d170_0 .net "load_weight", 0 0, L_0x60000281fe90;  alias, 1 drivers
v0x60000313d200_0 .net/s "product", 15 0, L_0x60000320e940;  1 drivers
v0x60000313d290_0 .net/s "product_ext", 31 0, L_0x60000320eb20;  1 drivers
v0x60000313d320_0 .net "psum_in", 31 0, v0x600003137d50_0;  alias, 1 drivers
v0x60000313d3b0_0 .var "psum_out", 31 0;
v0x60000313d440_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x60000313d4d0_0 .net/s "w_signed", 7 0, v0x60000313d5f0_0;  1 drivers
v0x60000313d560_0 .net "weight_in", 7 0, L_0x60000320e4e0;  alias, 1 drivers
v0x60000313d5f0_0 .var "weight_reg", 7 0;
L_0x60000320e800 .extend/s 16, v0x60000313cf30_0;
L_0x60000320e8a0 .extend/s 16, v0x60000313d5f0_0;
L_0x60000320e940 .arith/mult 16, L_0x60000320e800, L_0x60000320e8a0;
L_0x60000320e9e0 .part L_0x60000320e940, 15, 1;
LS_0x60000320ea80_0_0 .concat [ 1 1 1 1], L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0;
LS_0x60000320ea80_0_4 .concat [ 1 1 1 1], L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0;
LS_0x60000320ea80_0_8 .concat [ 1 1 1 1], L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0;
LS_0x60000320ea80_0_12 .concat [ 1 1 1 1], L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0, L_0x60000320e9e0;
L_0x60000320ea80 .concat [ 4 4 4 4], LS_0x60000320ea80_0_0, LS_0x60000320ea80_0_4, LS_0x60000320ea80_0_8, LS_0x60000320ea80_0_12;
L_0x60000320eb20 .concat [ 16 16 0 0], L_0x60000320e940, L_0x60000320ea80;
S_0x125010ac0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x125006e30;
 .timescale 0 0;
P_0x6000016616c0 .param/l "row" 1 7 198, +C4<00>;
L_0x60000281cee0 .functor BUFZ 8, v0x600003127de0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125010c30 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661740 .param/l "row" 1 7 198, +C4<01>;
L_0x60000281cf50 .functor BUFZ 8, v0x600003128120_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125010da0 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x125006e30;
 .timescale 0 0;
P_0x6000016617c0 .param/l "row" 1 7 198, +C4<010>;
L_0x60000281cfc0 .functor BUFZ 8, v0x6000031283f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125010f10 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661840 .param/l "row" 1 7 198, +C4<011>;
L_0x60000281d030 .functor BUFZ 8, v0x6000031286c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x125011080 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x125006e30;
 .timescale 0 0;
P_0x6000016618c0 .param/l "col" 1 7 279, +C4<00>;
L_0x600002814540 .functor BUFZ 32, v0x600003127a80_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000313e0a0_0 .net *"_ivl_2", 31 0, L_0x600002814540;  1 drivers
S_0x1250111f0 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661940 .param/l "col" 1 7 279, +C4<01>;
L_0x6000028140e0 .functor BUFZ 32, v0x600003127ba0_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000313e130_0 .net *"_ivl_2", 31 0, L_0x6000028140e0;  1 drivers
S_0x125011360 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x125006e30;
 .timescale 0 0;
P_0x6000016619c0 .param/l "col" 1 7 279, +C4<010>;
L_0x6000028176b0 .functor BUFZ 32, v0x600003127cc0_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000313e1c0_0 .net *"_ivl_2", 31 0, L_0x6000028176b0;  1 drivers
S_0x1250114d0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661a40 .param/l "col" 1 7 279, +C4<011>;
L_0x600002817640 .functor BUFZ 32, L_0x6000028149a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x60000313e250_0 .net *"_ivl_2", 31 0, L_0x600002817640;  1 drivers
S_0x125011640 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661ac0 .param/l "col" 1 7 206, +C4<00>;
S_0x1250117b0 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661b40 .param/l "col" 1 7 206, +C4<01>;
S_0x125011920 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661bc0 .param/l "col" 1 7 206, +C4<010>;
S_0x125011a90 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x125006e30;
 .timescale 0 0;
P_0x600001661c40 .param/l "col" 1 7 206, +C4<011>;
S_0x125012000 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x125004480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x125012170 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x1250121b0 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x1250121f0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x125012230 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x125012270 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x1250122b0 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x600002820770 .functor BUFZ 256, v0x6000031429a0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000028207e0 .functor BUFZ 256, v0x6000031434e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002820850 .functor BUFZ 256, v0x6000031422e0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x6000031418c0_0 .var/i "b", 31 0;
v0x600003141950 .array "bank_addr", 3 0, 7 0;
v0x6000031419e0_0 .net "bank_dma", 1 0, L_0x6000032126c0;  1 drivers
v0x600003141a70_0 .var "bank_dma_d", 1 0;
v0x600003141b00_0 .net "bank_mxu_a", 1 0, L_0x6000032124e0;  1 drivers
v0x600003141b90_0 .var "bank_mxu_a_d", 1 0;
v0x600003141c20_0 .net "bank_mxu_o", 1 0, L_0x600003212580;  1 drivers
v0x600003141cb0_0 .net "bank_mxu_w", 1 0, L_0x600003212440;  1 drivers
v0x600003141d40_0 .var "bank_mxu_w_d", 1 0;
v0x600003141dd0 .array "bank_rdata", 3 0;
v0x600003141dd0_0 .net v0x600003141dd0 0, 255 0, v0x600003140510_0; 1 drivers
v0x600003141dd0_1 .net v0x600003141dd0 1, 255 0, v0x600003140a20_0; 1 drivers
v0x600003141dd0_2 .net v0x600003141dd0 2, 255 0, v0x600003140f30_0; 1 drivers
v0x600003141dd0_3 .net v0x600003141dd0 3, 255 0, v0x600003141440_0; 1 drivers
v0x600003141e60_0 .var "bank_re", 3 0;
v0x600003141ef0_0 .net "bank_vpu", 1 0, L_0x600003212620;  1 drivers
v0x600003141f80_0 .var "bank_vpu_d", 1 0;
v0x600003142010 .array "bank_wdata", 3 0, 255 0;
v0x6000031420a0_0 .var "bank_we", 3 0;
v0x600003142130_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x6000031421c0_0 .net "dma_addr", 19 0, v0x6000031243f0_0;  alias, 1 drivers
v0x600003142250_0 .net "dma_rdata", 255 0, L_0x600002820850;  alias, 1 drivers
v0x6000031422e0_0 .var "dma_rdata_reg", 255 0;
v0x600003142370_0 .net "dma_re", 0 0, L_0x600002820230;  alias, 1 drivers
v0x600003142400_0 .net "dma_ready", 0 0, L_0x600003212d00;  alias, 1 drivers
v0x600003142490_0 .net "dma_wdata", 255 0, L_0x600002820150;  alias, 1 drivers
v0x600003142520_0 .net "dma_we", 0 0, L_0x6000028201c0;  alias, 1 drivers
v0x6000031425b0_0 .var "grant_dma", 3 0;
v0x600003142640_0 .var "grant_mxu_a", 3 0;
v0x6000031426d0_0 .var "grant_mxu_o", 3 0;
v0x600003142760_0 .var "grant_mxu_w", 3 0;
v0x6000031427f0_0 .var "grant_vpu", 3 0;
v0x600003142880_0 .net "mxu_a_addr", 19 0, L_0x60000320f8e0;  alias, 1 drivers
v0x600003142910_0 .net "mxu_a_rdata", 255 0, L_0x600002820770;  alias, 1 drivers
v0x6000031429a0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600003142a30_0 .net "mxu_a_re", 0 0, L_0x60000320f980;  alias, 1 drivers
v0x600003142ac0_0 .net "mxu_a_ready", 0 0, L_0x600003212bc0;  alias, 1 drivers
v0x600003142b50_0 .net "mxu_o_addr", 19 0, L_0x60000320fb60;  alias, 1 drivers
v0x600003142be0_0 .net "mxu_o_ready", 0 0, L_0x600003212c60;  alias, 1 drivers
v0x600003142c70_0 .net "mxu_o_wdata", 255 0, L_0x60000320fd40;  alias, 1 drivers
v0x600003142d00_0 .net "mxu_o_we", 0 0, L_0x600002813c60;  alias, 1 drivers
v0x600003142d90_0 .net "mxu_w_addr", 19 0, L_0x60000320f660;  alias, 1 drivers
v0x600003142e20_0 .net "mxu_w_rdata", 255 0, v0x600003142eb0_0;  alias, 1 drivers
v0x600003142eb0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600003142f40_0 .net "mxu_w_re", 0 0, L_0x60000320f700;  alias, 1 drivers
v0x600003142fd0_0 .net "mxu_w_ready", 0 0, L_0x600003212a80;  alias, 1 drivers
v0x600003143060_0 .var "req_dma", 3 0;
v0x6000031430f0_0 .var "req_mxu_a", 3 0;
v0x600003143180_0 .var "req_mxu_o", 3 0;
v0x600003143210_0 .var "req_mxu_w", 3 0;
v0x6000031432a0_0 .var "req_vpu", 3 0;
v0x600003143330_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x6000031433c0_0 .net "vpu_addr", 19 0, v0x600003144cf0_0;  alias, 1 drivers
v0x600003143450_0 .net "vpu_rdata", 255 0, L_0x6000028207e0;  alias, 1 drivers
v0x6000031434e0_0 .var "vpu_rdata_reg", 255 0;
v0x600003143570_0 .net "vpu_re", 0 0, L_0x600002820000;  alias, 1 drivers
v0x600003143600_0 .net "vpu_ready", 0 0, L_0x600003212b20;  alias, 1 drivers
v0x600003143690_0 .net "vpu_wdata", 255 0, L_0x600002812d10;  alias, 1 drivers
v0x600003143720_0 .net "vpu_we", 0 0, L_0x600002812d80;  alias, 1 drivers
v0x6000031437b0_0 .net "word_dma", 7 0, L_0x6000032129e0;  1 drivers
v0x600003143840_0 .net "word_mxu_a", 7 0, L_0x600003212800;  1 drivers
v0x6000031438d0_0 .net "word_mxu_o", 7 0, L_0x6000032128a0;  1 drivers
v0x600003143960_0 .net "word_mxu_w", 7 0, L_0x600003212760;  1 drivers
v0x6000031439f0_0 .net "word_vpu", 7 0, L_0x600003212940;  1 drivers
E_0x600001662440/0 .event anyedge, v0x600003141d40_0, v0x600003140510_0, v0x600003140a20_0, v0x600003140f30_0;
E_0x600001662440/1 .event anyedge, v0x600003141440_0, v0x600003141b90_0, v0x600003141f80_0, v0x600003141a70_0;
E_0x600001662440 .event/or E_0x600001662440/0, E_0x600001662440/1;
E_0x6000016624c0/0 .event anyedge, v0x600003143210_0, v0x6000031430f0_0, v0x600003143180_0, v0x6000031432a0_0;
E_0x6000016624c0/1 .event anyedge, v0x600003143060_0, v0x600003142760_0, v0x600003143960_0, v0x600003142640_0;
E_0x6000016624c0/2 .event anyedge, v0x600003143840_0, v0x6000031426d0_0, v0x6000031438d0_0, v0x600003142c70_0;
E_0x6000016624c0/3 .event anyedge, v0x6000031427f0_0, v0x6000031439f0_0, v0x600003143690_0, v0x600003143720_0;
E_0x6000016624c0/4 .event anyedge, v0x600003143570_0, v0x6000031425b0_0, v0x6000031437b0_0, v0x6000031246c0_0;
E_0x6000016624c0/5 .event anyedge, v0x6000031247e0_0, v0x600003124510_0;
E_0x6000016624c0 .event/or E_0x6000016624c0/0, E_0x6000016624c0/1, E_0x6000016624c0/2, E_0x6000016624c0/3, E_0x6000016624c0/4, E_0x6000016624c0/5;
E_0x600001662500/0 .event anyedge, v0x600003142f40_0, v0x600003141cb0_0, v0x600003142a30_0, v0x600003141b00_0;
E_0x600001662500/1 .event anyedge, v0x600003142d00_0, v0x600003141c20_0, v0x600003143720_0, v0x600003143570_0;
E_0x600001662500/2 .event anyedge, v0x600003141ef0_0, v0x6000031247e0_0, v0x600003124510_0, v0x6000031419e0_0;
E_0x600001662500 .event/or E_0x600001662500/0, E_0x600001662500/1, E_0x600001662500/2;
L_0x600003211f40 .part v0x6000031420a0_0, 0, 1;
L_0x600003211fe0 .part v0x600003141e60_0, 0, 1;
L_0x600003212080 .part v0x6000031420a0_0, 1, 1;
L_0x600003212120 .part v0x600003141e60_0, 1, 1;
L_0x6000032121c0 .part v0x6000031420a0_0, 2, 1;
L_0x600003212260 .part v0x600003141e60_0, 2, 1;
L_0x600003212300 .part v0x6000031420a0_0, 3, 1;
L_0x6000032123a0 .part v0x600003141e60_0, 3, 1;
L_0x600003212440 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x60000320f660 (v0x600003141680_0) S_0x1250130e0;
L_0x6000032124e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x60000320f8e0 (v0x600003141680_0) S_0x1250130e0;
L_0x600003212580 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, L_0x60000320fb60 (v0x600003141680_0) S_0x1250130e0;
L_0x600003212620 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x600003144cf0_0 (v0x600003141680_0) S_0x1250130e0;
L_0x6000032126c0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_bank, 2, v0x6000031243f0_0 (v0x600003141680_0) S_0x1250130e0;
L_0x600003212760 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x60000320f660 (v0x6000031417a0_0) S_0x125013250;
L_0x600003212800 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x60000320f8e0 (v0x6000031417a0_0) S_0x125013250;
L_0x6000032128a0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, L_0x60000320fb60 (v0x6000031417a0_0) S_0x125013250;
L_0x600003212940 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x600003144cf0_0 (v0x6000031417a0_0) S_0x125013250;
L_0x6000032129e0 .ufunc/vec4 TD_tb_tpc.dut.sram_inst.get_word, 8, v0x6000031243f0_0 (v0x6000031417a0_0) S_0x125013250;
L_0x600003212a80 .part/v v0x600003142760_0, L_0x600003212440, 1;
L_0x600003212bc0 .part/v v0x600003142640_0, L_0x6000032124e0, 1;
L_0x600003212c60 .part/v v0x6000031426d0_0, L_0x600003212580, 1;
L_0x600003212b20 .part/v v0x6000031427f0_0, L_0x600003212620, 1;
L_0x600003212d00 .part/v v0x6000031425b0_0, L_0x6000032126c0, 1;
S_0x125012560 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x125012000;
 .timescale 0 0;
P_0x600001662540 .param/l "i" 1 9 184, +C4<00>;
S_0x1250126d0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125012560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d21800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d21840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003141950_0 .array/port v0x600003141950, 0;
v0x6000031402d0_0 .net "addr", 7 0, v0x600003141950_0;  1 drivers
v0x600003140360_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x6000031403f0_0 .var/i "i", 31 0;
v0x600003140480 .array "mem", 255 0, 255 0;
v0x600003140510_0 .var "rdata", 255 0;
v0x6000031405a0_0 .net "re", 0 0, L_0x600003211fe0;  1 drivers
v0x600003142010_0 .array/port v0x600003142010, 0;
v0x600003140630_0 .net "wdata", 255 0, v0x600003142010_0;  1 drivers
v0x6000031406c0_0 .net "we", 0 0, L_0x600003211f40;  1 drivers
E_0x600001662640 .event posedge, v0x600003123720_0;
S_0x125012840 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x125012000;
 .timescale 0 0;
P_0x6000016626c0 .param/l "i" 1 9 184, +C4<01>;
S_0x1250129b0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125012840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d22800 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d22840 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003141950_1 .array/port v0x600003141950, 1;
v0x6000031407e0_0 .net "addr", 7 0, v0x600003141950_1;  1 drivers
v0x600003140870_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003140900_0 .var/i "i", 31 0;
v0x600003140990 .array "mem", 255 0, 255 0;
v0x600003140a20_0 .var "rdata", 255 0;
v0x600003140ab0_0 .net "re", 0 0, L_0x600003212120;  1 drivers
v0x600003142010_1 .array/port v0x600003142010, 1;
v0x600003140b40_0 .net "wdata", 255 0, v0x600003142010_1;  1 drivers
v0x600003140bd0_0 .net "we", 0 0, L_0x600003212080;  1 drivers
S_0x125012b20 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x125012000;
 .timescale 0 0;
P_0x600001662800 .param/l "i" 1 9 184, +C4<010>;
S_0x125012c90 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125012b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d22880 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d228c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003141950_2 .array/port v0x600003141950, 2;
v0x600003140cf0_0 .net "addr", 7 0, v0x600003141950_2;  1 drivers
v0x600003140d80_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003140e10_0 .var/i "i", 31 0;
v0x600003140ea0 .array "mem", 255 0, 255 0;
v0x600003140f30_0 .var "rdata", 255 0;
v0x600003140fc0_0 .net "re", 0 0, L_0x600003212260;  1 drivers
v0x600003142010_2 .array/port v0x600003142010, 2;
v0x600003141050_0 .net "wdata", 255 0, v0x600003142010_2;  1 drivers
v0x6000031410e0_0 .net "we", 0 0, L_0x6000032121c0;  1 drivers
S_0x125012e00 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x125012000;
 .timescale 0 0;
P_0x600001662940 .param/l "i" 1 9 184, +C4<011>;
S_0x125012f70 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x125012e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x600002d22900 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x600002d22940 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600003141950_3 .array/port v0x600003141950, 3;
v0x600003141200_0 .net "addr", 7 0, v0x600003141950_3;  1 drivers
v0x600003141290_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003141320_0 .var/i "i", 31 0;
v0x6000031413b0 .array "mem", 255 0, 255 0;
v0x600003141440_0 .var "rdata", 255 0;
v0x6000031414d0_0 .net "re", 0 0, L_0x6000032123a0;  1 drivers
v0x600003142010_3 .array/port v0x600003142010, 3;
v0x600003141560_0 .net "wdata", 255 0, v0x600003142010_3;  1 drivers
v0x6000031415f0_0 .net "we", 0 0, L_0x600003212300;  1 drivers
S_0x1250130e0 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x125012000;
 .timescale 0 0;
v0x600003141680_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x1250130e0
TD_tb_tpc.dut.sram_inst.get_bank ;
    %load/vec4 v0x600003141680_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600003141680_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x125013250 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x125012000;
 .timescale 0 0;
v0x6000031417a0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x125013250
TD_tb_tpc.dut.sram_inst.get_word ;
    %load/vec4 v0x6000031417a0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x1250135c0 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x125004480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x125814e00 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x125814e40 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x125814e80 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x125814ec0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x125814f00 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x125814f40 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x125814f80 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x125814fc0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x125815000 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x125815040 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x125815080 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x1258150c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x125815100 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x125815140 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x125815180 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x1258151c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x125815200 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x125815240 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x125815280 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x1258152c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x125815300 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x125815340 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x125815380 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x1258153c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x125815400 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x125815440 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x125815480 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x1258154c0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x125815500 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x600002812f40 .functor BUFZ 256, L_0x600003211720, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002812ed0 .functor BUFZ 256, L_0x600003211860, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002812e60 .functor BUFZ 1, v0x600003144480_0, C4<0>, C4<0>, C4<0>;
L_0x600002812d10 .functor BUFZ 256, v0x600003145050_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x600002812d80 .functor BUFZ 1, v0x600003145170_0, C4<0>, C4<0>, C4<0>;
L_0x600002820000 .functor BUFZ 1, v0x600003144ea0_0, C4<0>, C4<0>, C4<0>;
v0x600003143a80_0 .net *"_ivl_48", 255 0, L_0x600003211720;  1 drivers
v0x600003143b10_0 .net *"_ivl_50", 6 0, L_0x6000032117c0;  1 drivers
L_0x118052848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003143ba0_0 .net *"_ivl_53", 1 0, L_0x118052848;  1 drivers
v0x600003143c30_0 .net *"_ivl_56", 255 0, L_0x600003211860;  1 drivers
v0x600003143cc0_0 .net *"_ivl_58", 6 0, L_0x600003211900;  1 drivers
L_0x118052890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600003143d50_0 .net *"_ivl_61", 1 0, L_0x118052890;  1 drivers
L_0x1180528d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600003143de0_0 .net/2u *"_ivl_64", 2 0, L_0x1180528d8;  1 drivers
v0x600003143e70_0 .var "addr_reg", 19 0;
v0x600003143f00_0 .var "alu_result", 255 0;
v0x600003144000_0 .net "clk", 0 0, v0x60000314aeb0_0;  alias, 1 drivers
v0x600003144090_0 .net "cmd", 127 0, v0x6000031277b0_0;  alias, 1 drivers
v0x600003144120_0 .net "cmd_done", 0 0, L_0x600002812e60;  alias, 1 drivers
v0x6000031441b0_0 .net "cmd_ready", 0 0, L_0x6000032119a0;  alias, 1 drivers
v0x600003144240_0 .var "cmd_reg", 127 0;
v0x6000031442d0_0 .net "cmd_valid", 0 0, L_0x60000281c230;  alias, 1 drivers
v0x600003144360_0 .net "count", 15 0, L_0x600003211680;  1 drivers
v0x6000031443f0_0 .var "count_reg", 15 0;
v0x600003144480_0 .var "done_reg", 0 0;
v0x600003144510_0 .var "elem_count", 15 0;
v0x6000031445a0_0 .net "imm", 15 0, L_0x600003211540;  1 drivers
v0x600003144630_0 .var "imm_reg", 15 0;
v0x6000031446c0_0 .var/i "lane", 31 0;
v0x600003144750 .array "lane_a", 15 0;
v0x600003144750_0 .net v0x600003144750 0, 15 0, L_0x60000320fe80; 1 drivers
v0x600003144750_1 .net v0x600003144750 1, 15 0, L_0x600003202800; 1 drivers
v0x600003144750_2 .net v0x600003144750 2, 15 0, L_0x6000032100a0; 1 drivers
v0x600003144750_3 .net v0x600003144750 3, 15 0, L_0x6000032101e0; 1 drivers
v0x600003144750_4 .net v0x600003144750 4, 15 0, L_0x600003210320; 1 drivers
v0x600003144750_5 .net v0x600003144750 5, 15 0, L_0x600003210460; 1 drivers
v0x600003144750_6 .net v0x600003144750 6, 15 0, L_0x6000032105a0; 1 drivers
v0x600003144750_7 .net v0x600003144750 7, 15 0, L_0x6000032106e0; 1 drivers
v0x600003144750_8 .net v0x600003144750 8, 15 0, L_0x600003210820; 1 drivers
v0x600003144750_9 .net v0x600003144750 9, 15 0, L_0x600003210960; 1 drivers
v0x600003144750_10 .net v0x600003144750 10, 15 0, L_0x600003210b40; 1 drivers
v0x600003144750_11 .net v0x600003144750 11, 15 0, L_0x600003210be0; 1 drivers
v0x600003144750_12 .net v0x600003144750 12, 15 0, L_0x600003210d20; 1 drivers
v0x600003144750_13 .net v0x600003144750 13, 15 0, L_0x600003210e60; 1 drivers
v0x600003144750_14 .net v0x600003144750 14, 15 0, L_0x600003210fa0; 1 drivers
v0x600003144750_15 .net v0x600003144750 15, 15 0, L_0x6000032110e0; 1 drivers
v0x6000031447e0 .array "lane_b", 15 0;
v0x6000031447e0_0 .net v0x6000031447e0 0, 15 0, L_0x60000320ff20; 1 drivers
v0x6000031447e0_1 .net v0x6000031447e0 1, 15 0, L_0x600003210000; 1 drivers
v0x6000031447e0_2 .net v0x6000031447e0 2, 15 0, L_0x600003210140; 1 drivers
v0x6000031447e0_3 .net v0x6000031447e0 3, 15 0, L_0x600003210280; 1 drivers
v0x6000031447e0_4 .net v0x6000031447e0 4, 15 0, L_0x6000032103c0; 1 drivers
v0x6000031447e0_5 .net v0x6000031447e0 5, 15 0, L_0x600003210500; 1 drivers
v0x6000031447e0_6 .net v0x6000031447e0 6, 15 0, L_0x600003210640; 1 drivers
v0x6000031447e0_7 .net v0x6000031447e0 7, 15 0, L_0x600003210780; 1 drivers
v0x6000031447e0_8 .net v0x6000031447e0 8, 15 0, L_0x6000032108c0; 1 drivers
v0x6000031447e0_9 .net v0x6000031447e0 9, 15 0, L_0x600003210aa0; 1 drivers
v0x6000031447e0_10 .net v0x6000031447e0 10, 15 0, L_0x600003210a00; 1 drivers
v0x6000031447e0_11 .net v0x6000031447e0 11, 15 0, L_0x600003210c80; 1 drivers
v0x6000031447e0_12 .net v0x6000031447e0 12, 15 0, L_0x600003210dc0; 1 drivers
v0x6000031447e0_13 .net v0x6000031447e0 13, 15 0, L_0x600003210f00; 1 drivers
v0x6000031447e0_14 .net v0x6000031447e0 14, 15 0, L_0x600003211040; 1 drivers
v0x6000031447e0_15 .net v0x6000031447e0 15, 15 0, L_0x600003211180; 1 drivers
v0x600003144870 .array "lane_result", 15 0, 15 0;
v0x600003144900_0 .net "mem_addr", 19 0, L_0x6000032115e0;  1 drivers
v0x600003144990_0 .var "mem_addr_reg", 19 0;
v0x600003144a20_0 .net "opcode", 7 0, L_0x600003211220;  1 drivers
v0x600003144ab0_0 .var "reduce_result", 15 0;
v0x600003144b40 .array "reduce_tree", 79 0, 15 0;
v0x600003144bd0_0 .net "rst_n", 0 0, v0x60000314b570_0;  alias, 1 drivers
v0x600003144c60_0 .net "sram_addr", 19 0, v0x600003144cf0_0;  alias, 1 drivers
v0x600003144cf0_0 .var "sram_addr_reg", 19 0;
v0x600003144d80_0 .net "sram_rdata", 255 0, L_0x6000028207e0;  alias, 1 drivers
v0x600003144e10_0 .net "sram_re", 0 0, L_0x600002820000;  alias, 1 drivers
v0x600003144ea0_0 .var "sram_re_reg", 0 0;
v0x600003144f30_0 .net "sram_ready", 0 0, L_0x600003212b20;  alias, 1 drivers
v0x600003144fc0_0 .net "sram_wdata", 255 0, L_0x600002812d10;  alias, 1 drivers
v0x600003145050_0 .var "sram_wdata_reg", 255 0;
v0x6000031450e0_0 .net "sram_we", 0 0, L_0x600002812d80;  alias, 1 drivers
v0x600003145170_0 .var "sram_we_reg", 0 0;
v0x600003145200_0 .var/i "stage", 31 0;
v0x600003145290_0 .var "state", 2 0;
v0x600003145320_0 .net "subop", 7 0, L_0x6000032112c0;  1 drivers
v0x6000031453b0_0 .var "subop_reg", 7 0;
v0x600003145440_0 .net "vd", 4 0, L_0x600003211360;  1 drivers
v0x6000031454d0_0 .var "vd_reg", 4 0;
v0x600003145560 .array "vrf", 31 0, 255 0;
v0x6000031455f0_0 .net "vs1", 4 0, L_0x600003211400;  1 drivers
v0x600003145680_0 .net "vs1_data", 255 0, L_0x600002812f40;  1 drivers
v0x600003145710_0 .var "vs1_reg", 4 0;
v0x6000031457a0_0 .net "vs2", 4 0, L_0x6000032114a0;  1 drivers
v0x600003145830_0 .net "vs2_data", 255 0, L_0x600002812ed0;  1 drivers
v0x6000031458c0_0 .var "vs2_reg", 4 0;
E_0x600001663240/0 .event anyedge, v0x600003144750_0, v0x600003144750_1, v0x600003144750_2, v0x600003144750_3;
E_0x600001663240/1 .event anyedge, v0x600003144750_4, v0x600003144750_5, v0x600003144750_6, v0x600003144750_7;
E_0x600001663240/2 .event anyedge, v0x600003144750_8, v0x600003144750_9, v0x600003144750_10, v0x600003144750_11;
E_0x600001663240/3 .event anyedge, v0x600003144750_12, v0x600003144750_13, v0x600003144750_14, v0x600003144750_15;
v0x600003144b40_0 .array/port v0x600003144b40, 0;
v0x600003144b40_1 .array/port v0x600003144b40, 1;
v0x600003144b40_2 .array/port v0x600003144b40, 2;
E_0x600001663240/4 .event anyedge, v0x6000031453b0_0, v0x600003144b40_0, v0x600003144b40_1, v0x600003144b40_2;
v0x600003144b40_3 .array/port v0x600003144b40, 3;
v0x600003144b40_4 .array/port v0x600003144b40, 4;
v0x600003144b40_5 .array/port v0x600003144b40, 5;
v0x600003144b40_6 .array/port v0x600003144b40, 6;
E_0x600001663240/5 .event anyedge, v0x600003144b40_3, v0x600003144b40_4, v0x600003144b40_5, v0x600003144b40_6;
v0x600003144b40_7 .array/port v0x600003144b40, 7;
v0x600003144b40_8 .array/port v0x600003144b40, 8;
v0x600003144b40_9 .array/port v0x600003144b40, 9;
v0x600003144b40_10 .array/port v0x600003144b40, 10;
E_0x600001663240/6 .event anyedge, v0x600003144b40_7, v0x600003144b40_8, v0x600003144b40_9, v0x600003144b40_10;
v0x600003144b40_11 .array/port v0x600003144b40, 11;
v0x600003144b40_12 .array/port v0x600003144b40, 12;
v0x600003144b40_13 .array/port v0x600003144b40, 13;
v0x600003144b40_14 .array/port v0x600003144b40, 14;
E_0x600001663240/7 .event anyedge, v0x600003144b40_11, v0x600003144b40_12, v0x600003144b40_13, v0x600003144b40_14;
v0x600003144b40_15 .array/port v0x600003144b40, 15;
v0x600003144b40_16 .array/port v0x600003144b40, 16;
v0x600003144b40_17 .array/port v0x600003144b40, 17;
v0x600003144b40_18 .array/port v0x600003144b40, 18;
E_0x600001663240/8 .event anyedge, v0x600003144b40_15, v0x600003144b40_16, v0x600003144b40_17, v0x600003144b40_18;
v0x600003144b40_19 .array/port v0x600003144b40, 19;
v0x600003144b40_20 .array/port v0x600003144b40, 20;
v0x600003144b40_21 .array/port v0x600003144b40, 21;
v0x600003144b40_22 .array/port v0x600003144b40, 22;
E_0x600001663240/9 .event anyedge, v0x600003144b40_19, v0x600003144b40_20, v0x600003144b40_21, v0x600003144b40_22;
v0x600003144b40_23 .array/port v0x600003144b40, 23;
v0x600003144b40_24 .array/port v0x600003144b40, 24;
v0x600003144b40_25 .array/port v0x600003144b40, 25;
v0x600003144b40_26 .array/port v0x600003144b40, 26;
E_0x600001663240/10 .event anyedge, v0x600003144b40_23, v0x600003144b40_24, v0x600003144b40_25, v0x600003144b40_26;
v0x600003144b40_27 .array/port v0x600003144b40, 27;
v0x600003144b40_28 .array/port v0x600003144b40, 28;
v0x600003144b40_29 .array/port v0x600003144b40, 29;
v0x600003144b40_30 .array/port v0x600003144b40, 30;
E_0x600001663240/11 .event anyedge, v0x600003144b40_27, v0x600003144b40_28, v0x600003144b40_29, v0x600003144b40_30;
v0x600003144b40_31 .array/port v0x600003144b40, 31;
v0x600003144b40_32 .array/port v0x600003144b40, 32;
v0x600003144b40_33 .array/port v0x600003144b40, 33;
v0x600003144b40_34 .array/port v0x600003144b40, 34;
E_0x600001663240/12 .event anyedge, v0x600003144b40_31, v0x600003144b40_32, v0x600003144b40_33, v0x600003144b40_34;
v0x600003144b40_35 .array/port v0x600003144b40, 35;
v0x600003144b40_36 .array/port v0x600003144b40, 36;
v0x600003144b40_37 .array/port v0x600003144b40, 37;
v0x600003144b40_38 .array/port v0x600003144b40, 38;
E_0x600001663240/13 .event anyedge, v0x600003144b40_35, v0x600003144b40_36, v0x600003144b40_37, v0x600003144b40_38;
v0x600003144b40_39 .array/port v0x600003144b40, 39;
v0x600003144b40_40 .array/port v0x600003144b40, 40;
v0x600003144b40_41 .array/port v0x600003144b40, 41;
v0x600003144b40_42 .array/port v0x600003144b40, 42;
E_0x600001663240/14 .event anyedge, v0x600003144b40_39, v0x600003144b40_40, v0x600003144b40_41, v0x600003144b40_42;
v0x600003144b40_43 .array/port v0x600003144b40, 43;
v0x600003144b40_44 .array/port v0x600003144b40, 44;
v0x600003144b40_45 .array/port v0x600003144b40, 45;
v0x600003144b40_46 .array/port v0x600003144b40, 46;
E_0x600001663240/15 .event anyedge, v0x600003144b40_43, v0x600003144b40_44, v0x600003144b40_45, v0x600003144b40_46;
v0x600003144b40_47 .array/port v0x600003144b40, 47;
v0x600003144b40_48 .array/port v0x600003144b40, 48;
v0x600003144b40_49 .array/port v0x600003144b40, 49;
v0x600003144b40_50 .array/port v0x600003144b40, 50;
E_0x600001663240/16 .event anyedge, v0x600003144b40_47, v0x600003144b40_48, v0x600003144b40_49, v0x600003144b40_50;
v0x600003144b40_51 .array/port v0x600003144b40, 51;
v0x600003144b40_52 .array/port v0x600003144b40, 52;
v0x600003144b40_53 .array/port v0x600003144b40, 53;
v0x600003144b40_54 .array/port v0x600003144b40, 54;
E_0x600001663240/17 .event anyedge, v0x600003144b40_51, v0x600003144b40_52, v0x600003144b40_53, v0x600003144b40_54;
v0x600003144b40_55 .array/port v0x600003144b40, 55;
v0x600003144b40_56 .array/port v0x600003144b40, 56;
v0x600003144b40_57 .array/port v0x600003144b40, 57;
v0x600003144b40_58 .array/port v0x600003144b40, 58;
E_0x600001663240/18 .event anyedge, v0x600003144b40_55, v0x600003144b40_56, v0x600003144b40_57, v0x600003144b40_58;
v0x600003144b40_59 .array/port v0x600003144b40, 59;
v0x600003144b40_60 .array/port v0x600003144b40, 60;
v0x600003144b40_61 .array/port v0x600003144b40, 61;
v0x600003144b40_62 .array/port v0x600003144b40, 62;
E_0x600001663240/19 .event anyedge, v0x600003144b40_59, v0x600003144b40_60, v0x600003144b40_61, v0x600003144b40_62;
v0x600003144b40_63 .array/port v0x600003144b40, 63;
v0x600003144b40_64 .array/port v0x600003144b40, 64;
v0x600003144b40_65 .array/port v0x600003144b40, 65;
v0x600003144b40_66 .array/port v0x600003144b40, 66;
E_0x600001663240/20 .event anyedge, v0x600003144b40_63, v0x600003144b40_64, v0x600003144b40_65, v0x600003144b40_66;
v0x600003144b40_67 .array/port v0x600003144b40, 67;
v0x600003144b40_68 .array/port v0x600003144b40, 68;
v0x600003144b40_69 .array/port v0x600003144b40, 69;
v0x600003144b40_70 .array/port v0x600003144b40, 70;
E_0x600001663240/21 .event anyedge, v0x600003144b40_67, v0x600003144b40_68, v0x600003144b40_69, v0x600003144b40_70;
v0x600003144b40_71 .array/port v0x600003144b40, 71;
v0x600003144b40_72 .array/port v0x600003144b40, 72;
v0x600003144b40_73 .array/port v0x600003144b40, 73;
v0x600003144b40_74 .array/port v0x600003144b40, 74;
E_0x600001663240/22 .event anyedge, v0x600003144b40_71, v0x600003144b40_72, v0x600003144b40_73, v0x600003144b40_74;
v0x600003144b40_75 .array/port v0x600003144b40, 75;
v0x600003144b40_76 .array/port v0x600003144b40, 76;
v0x600003144b40_77 .array/port v0x600003144b40, 77;
v0x600003144b40_78 .array/port v0x600003144b40, 78;
E_0x600001663240/23 .event anyedge, v0x600003144b40_75, v0x600003144b40_76, v0x600003144b40_77, v0x600003144b40_78;
v0x600003144b40_79 .array/port v0x600003144b40, 79;
E_0x600001663240/24 .event anyedge, v0x600003144b40_79;
E_0x600001663240 .event/or E_0x600001663240/0, E_0x600001663240/1, E_0x600001663240/2, E_0x600001663240/3, E_0x600001663240/4, E_0x600001663240/5, E_0x600001663240/6, E_0x600001663240/7, E_0x600001663240/8, E_0x600001663240/9, E_0x600001663240/10, E_0x600001663240/11, E_0x600001663240/12, E_0x600001663240/13, E_0x600001663240/14, E_0x600001663240/15, E_0x600001663240/16, E_0x600001663240/17, E_0x600001663240/18, E_0x600001663240/19, E_0x600001663240/20, E_0x600001663240/21, E_0x600001663240/22, E_0x600001663240/23, E_0x600001663240/24;
L_0x60000320fe80 .part L_0x600002812f40, 0, 16;
L_0x60000320ff20 .part L_0x600002812ed0, 0, 16;
L_0x600003202800 .part L_0x600002812f40, 16, 16;
L_0x600003210000 .part L_0x600002812ed0, 16, 16;
L_0x6000032100a0 .part L_0x600002812f40, 32, 16;
L_0x600003210140 .part L_0x600002812ed0, 32, 16;
L_0x6000032101e0 .part L_0x600002812f40, 48, 16;
L_0x600003210280 .part L_0x600002812ed0, 48, 16;
L_0x600003210320 .part L_0x600002812f40, 64, 16;
L_0x6000032103c0 .part L_0x600002812ed0, 64, 16;
L_0x600003210460 .part L_0x600002812f40, 80, 16;
L_0x600003210500 .part L_0x600002812ed0, 80, 16;
L_0x6000032105a0 .part L_0x600002812f40, 96, 16;
L_0x600003210640 .part L_0x600002812ed0, 96, 16;
L_0x6000032106e0 .part L_0x600002812f40, 112, 16;
L_0x600003210780 .part L_0x600002812ed0, 112, 16;
L_0x600003210820 .part L_0x600002812f40, 128, 16;
L_0x6000032108c0 .part L_0x600002812ed0, 128, 16;
L_0x600003210960 .part L_0x600002812f40, 144, 16;
L_0x600003210aa0 .part L_0x600002812ed0, 144, 16;
L_0x600003210b40 .part L_0x600002812f40, 160, 16;
L_0x600003210a00 .part L_0x600002812ed0, 160, 16;
L_0x600003210be0 .part L_0x600002812f40, 176, 16;
L_0x600003210c80 .part L_0x600002812ed0, 176, 16;
L_0x600003210d20 .part L_0x600002812f40, 192, 16;
L_0x600003210dc0 .part L_0x600002812ed0, 192, 16;
L_0x600003210e60 .part L_0x600002812f40, 208, 16;
L_0x600003210f00 .part L_0x600002812ed0, 208, 16;
L_0x600003210fa0 .part L_0x600002812f40, 224, 16;
L_0x600003211040 .part L_0x600002812ed0, 224, 16;
L_0x6000032110e0 .part L_0x600002812f40, 240, 16;
L_0x600003211180 .part L_0x600002812ed0, 240, 16;
L_0x600003211220 .part v0x6000031277b0_0, 120, 8;
L_0x6000032112c0 .part v0x6000031277b0_0, 112, 8;
L_0x600003211360 .part v0x6000031277b0_0, 107, 5;
L_0x600003211400 .part v0x6000031277b0_0, 102, 5;
L_0x6000032114a0 .part v0x6000031277b0_0, 97, 5;
L_0x600003211540 .part v0x6000031277b0_0, 32, 16;
L_0x6000032115e0 .part v0x6000031277b0_0, 76, 20;
L_0x600003211680 .part v0x6000031277b0_0, 48, 16;
L_0x600003211720 .array/port v0x600003145560, L_0x6000032117c0;
L_0x6000032117c0 .concat [ 5 2 0 0], v0x600003145710_0, L_0x118052848;
L_0x600003211860 .array/port v0x600003145560, L_0x600003211900;
L_0x600003211900 .concat [ 5 2 0 0], v0x6000031458c0_0, L_0x118052890;
L_0x6000032119a0 .cmp/eq 3, v0x600003145290_0, L_0x1180528d8;
S_0x125013a40 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663280 .param/l "i" 1 10 137, +C4<00>;
v0x600003144870_0 .array/port v0x600003144870, 0;
v0x600003144870_1 .array/port v0x600003144870, 1;
v0x600003144870_2 .array/port v0x600003144870, 2;
v0x600003144870_3 .array/port v0x600003144870, 3;
E_0x600001663300/0 .event anyedge, v0x600003144870_0, v0x600003144870_1, v0x600003144870_2, v0x600003144870_3;
v0x600003144870_4 .array/port v0x600003144870, 4;
v0x600003144870_5 .array/port v0x600003144870, 5;
v0x600003144870_6 .array/port v0x600003144870, 6;
v0x600003144870_7 .array/port v0x600003144870, 7;
E_0x600001663300/1 .event anyedge, v0x600003144870_4, v0x600003144870_5, v0x600003144870_6, v0x600003144870_7;
v0x600003144870_8 .array/port v0x600003144870, 8;
v0x600003144870_9 .array/port v0x600003144870, 9;
v0x600003144870_10 .array/port v0x600003144870, 10;
v0x600003144870_11 .array/port v0x600003144870, 11;
E_0x600001663300/2 .event anyedge, v0x600003144870_8, v0x600003144870_9, v0x600003144870_10, v0x600003144870_11;
v0x600003144870_12 .array/port v0x600003144870, 12;
v0x600003144870_13 .array/port v0x600003144870, 13;
v0x600003144870_14 .array/port v0x600003144870, 14;
v0x600003144870_15 .array/port v0x600003144870, 15;
E_0x600001663300/3 .event anyedge, v0x600003144870_12, v0x600003144870_13, v0x600003144870_14, v0x600003144870_15;
E_0x600001663300 .event/or E_0x600001663300/0, E_0x600001663300/1, E_0x600001663300/2, E_0x600001663300/3;
E_0x600001663340/0 .event anyedge, v0x6000031453b0_0, v0x600003144750_0, v0x600003144750_1, v0x600003144750_2;
E_0x600001663340/1 .event anyedge, v0x600003144750_3, v0x600003144750_4, v0x600003144750_5, v0x600003144750_6;
E_0x600001663340/2 .event anyedge, v0x600003144750_7, v0x600003144750_8, v0x600003144750_9, v0x600003144750_10;
E_0x600001663340/3 .event anyedge, v0x600003144750_11, v0x600003144750_12, v0x600003144750_13, v0x600003144750_14;
E_0x600001663340/4 .event anyedge, v0x600003144750_15, v0x6000031447e0_0, v0x6000031447e0_1, v0x6000031447e0_2;
E_0x600001663340/5 .event anyedge, v0x6000031447e0_3, v0x6000031447e0_4, v0x6000031447e0_5, v0x6000031447e0_6;
E_0x600001663340/6 .event anyedge, v0x6000031447e0_7, v0x6000031447e0_8, v0x6000031447e0_9, v0x6000031447e0_10;
E_0x600001663340/7 .event anyedge, v0x6000031447e0_11, v0x6000031447e0_12, v0x6000031447e0_13, v0x6000031447e0_14;
E_0x600001663340/8 .event anyedge, v0x6000031447e0_15, v0x600003144630_0;
E_0x600001663340 .event/or E_0x600001663340/0, E_0x600001663340/1, E_0x600001663340/2, E_0x600001663340/3, E_0x600001663340/4, E_0x600001663340/5, E_0x600001663340/6, E_0x600001663340/7, E_0x600001663340/8;
S_0x125013bb0 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663380 .param/l "i" 1 10 137, +C4<01>;
S_0x125013d20 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663400 .param/l "i" 1 10 137, +C4<010>;
S_0x125013e90 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663480 .param/l "i" 1 10 137, +C4<011>;
S_0x125014000 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663540 .param/l "i" 1 10 137, +C4<0100>;
S_0x125014170 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x6000016635c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x1250142e0 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663640 .param/l "i" 1 10 137, +C4<0110>;
S_0x125014450 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x6000016636c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x1250145c0 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663500 .param/l "i" 1 10 137, +C4<01000>;
S_0x125014730 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663780 .param/l "i" 1 10 137, +C4<01001>;
S_0x1250148a0 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663800 .param/l "i" 1 10 137, +C4<01010>;
S_0x125014a10 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663880 .param/l "i" 1 10 137, +C4<01011>;
S_0x125014b80 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663900 .param/l "i" 1 10 137, +C4<01100>;
S_0x125014cf0 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663980 .param/l "i" 1 10 137, +C4<01101>;
S_0x125014e60 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663a00 .param/l "i" 1 10 137, +C4<01110>;
S_0x125014fd0 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x1250135c0;
 .timescale 0 0;
P_0x600001663a80 .param/l "i" 1 10 137, +C4<01111>;
S_0x1250155c0 .scope task, "load_instr" "load_instr" 3 70, 3 70 0, S_0x12500d270;
 .timescale -9 -12;
v0x60000314a250_0 .var "addr", 11 0;
v0x60000314a2e0_0 .var "instr", 127 0;
E_0x600001664000 .event negedge, v0x600003123720_0;
TD_tb_tpc.load_instr ;
    %wait E_0x600001664000;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x60000314a250_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000314b060_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %load/vec4 v0x60000314a2e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x60000314b0f0_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b2a0_0, 0, 1;
    %wait E_0x600001662640;
T_2.0 ;
    %load/vec4 v0x60000314b210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.1, 8;
    %wait E_0x600001662640;
    %jmp T_2.0;
T_2.1 ;
    %wait E_0x600001664000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b180_0, 0, 1;
    %end;
S_0x1250157c0 .scope task, "run_tpc" "run_tpc" 3 87, 3 87 0, S_0x12500d270;
 .timescale -9 -12;
v0x60000314a370_0 .var "pc", 19 0;
TD_tb_tpc.run_tpc ;
    %wait E_0x600001664000;
    %load/vec4 v0x60000314a370_0;
    %store/vec4 v0x60000314b9f0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b960_0, 0, 1;
    %wait E_0x600001662640;
    %wait E_0x600001664000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b960_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000314b720_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x60000314b840_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x60000314b720_0;
    %cmpi/s 200, 0, 32;
    %flag_get/vec4 5;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz T_3.3, 8;
    %wait E_0x600001662640;
    %load/vec4 v0x60000314b720_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314b720_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x125009d50;
T_4 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003127180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003127060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031270f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003126fd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600003126c70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003127060_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x600003127060_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003127060_0, 0;
T_4.2 ;
    %load/vec4 v0x600003127840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000031270f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %load/vec4 v0x6000031270f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x6000031270f0_0, 0;
T_4.5 ;
    %load/vec4 v0x600003125f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600003126fd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0x600003126fd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600003126fd0_0, 0;
T_4.8 ;
    %load/vec4 v0x600003126e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.13, 9;
    %load/vec4 v0x600003126d00_0;
    %and;
T_4.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v0x600003127060_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003127060_0, 0;
T_4.11 ;
    %load/vec4 v0x6000031279f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.16, 9;
    %load/vec4 v0x6000031278d0_0;
    %and;
T_4.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.14, 8;
    %load/vec4 v0x6000031270f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x6000031270f0_0, 0;
T_4.14 ;
    %load/vec4 v0x600003126130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0x600003126010_0;
    %and;
T_4.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.17, 8;
    %load/vec4 v0x600003126fd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600003126fd0_0, 0;
T_4.17 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x125009d50;
T_5 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003127180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031267f0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003126520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031266d0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003126be0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126e20_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031277b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031279f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003125ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003127600_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003125cb0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003125d40_0, 0;
    %fork t_1, S_0x125006cc0;
    %jmp t_0;
    .scope S_0x125006cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003124a20_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600003124a20_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600003124a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003126a30, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600003124a20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003126910, 0, 4;
    %load/vec4 v0x600003124a20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003124a20_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %end;
    .scope S_0x125009d50;
t_0 %join;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600003126e20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x600003126d00_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126e20_0, 0;
T_5.4 ;
    %load/vec4 v0x6000031279f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x6000031278d0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031279f0_0, 0;
T_5.7 ;
    %load/vec4 v0x600003126130_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v0x600003126010_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126130_0, 0;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031266d0_0, 0;
    %load/vec4 v0x600003127330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.24;
T_5.13 ;
    %load/vec4 v0x600003127210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.25, 8;
    %load/vec4 v0x6000031272a0_0;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.25 ;
    %jmp T_5.24;
T_5.14 ;
    %load/vec4 v0x600003126f40_0;
    %assign/vec4 v0x600003126520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031266d0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.24;
T_5.15 ;
    %load/vec4 v0x600003126760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.27, 8;
    %load/vec4 v0x6000031265b0_0;
    %assign/vec4 v0x6000031267f0_0, 0;
    %load/vec4 v0x6000031265b0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600003125cb0_0, 0;
    %load/vec4 v0x6000031265b0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600003125d40_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.27 ;
    %jmp T_5.24;
T_5.16 ;
    %load/vec4 v0x600003125cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.29 ;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.34 ;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_5.40, 5;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003126a30, 0, 4;
    %load/vec4 v0x6000031267f0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003126910, 0, 4;
    %load/vec4 v0x6000031269a0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.41;
T_5.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.41 ;
    %jmp T_5.39;
T_5.35 ;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.42, 5;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003126910, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003126910, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003126910, 0, 4;
    %load/vec4 v0x6000031269a0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600003126a30, 4;
    %assign/vec4 v0x600003126f40_0, 0;
    %jmp T_5.45;
T_5.44 ;
    %load/vec4 v0x6000031269a0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
T_5.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.43;
T_5.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.43 ;
    %jmp T_5.39;
T_5.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003127600_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.39;
T_5.37 ;
    %load/vec4 v0x600003125b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126250_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.46 ;
    %jmp T_5.39;
T_5.39 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.17 ;
    %load/vec4 v0x600003125b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.48 ;
    %jmp T_5.24;
T_5.18 ;
    %load/vec4 v0x600003125cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.52, 6;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.54;
T_5.50 ;
    %load/vec4 v0x6000031267f0_0;
    %assign/vec4 v0x600003126be0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126e20_0, 0;
    %load/vec4 v0x600003126d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.55, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.55 ;
    %jmp T_5.54;
T_5.51 ;
    %load/vec4 v0x6000031267f0_0;
    %assign/vec4 v0x6000031277b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031279f0_0, 0;
    %load/vec4 v0x6000031278d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.57, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.57 ;
    %jmp T_5.54;
T_5.52 ;
    %load/vec4 v0x6000031267f0_0;
    %assign/vec4 v0x600003125ef0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003126130_0, 0;
    %load/vec4 v0x600003126010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.59, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.59 ;
    %jmp T_5.54;
T_5.54 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.19 ;
    %load/vec4 v0x600003125d40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_5.64, 6;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
    %jmp T_5.66;
T_5.61 ;
    %load/vec4 v0x600003126ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.67, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.67 ;
    %jmp T_5.66;
T_5.62 ;
    %load/vec4 v0x600003127690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.69, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.69 ;
    %jmp T_5.66;
T_5.63 ;
    %load/vec4 v0x600003125dd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.71, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.71 ;
    %jmp T_5.66;
T_5.64 ;
    %load/vec4 v0x600003125b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.73, 8;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.73 ;
    %jmp T_5.66;
T_5.66 ;
    %pop/vec4 1;
    %jmp T_5.24;
T_5.20 ;
    %load/vec4 v0x600003127450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003127600_0, 0;
    %load/vec4 v0x600003126f40_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.75 ;
    %jmp T_5.24;
T_5.21 ;
    %load/vec4 v0x600003127210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.77, 8;
    %load/vec4 v0x6000031272a0_0;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126250_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.77 ;
    %jmp T_5.24;
T_5.22 ;
    %load/vec4 v0x600003127210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003126370_0, 0;
    %load/vec4 v0x6000031272a0_0;
    %assign/vec4 v0x600003126f40_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x6000031269a0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003127330_0, 0;
T_5.79 ;
    %jmp T_5.24;
T_5.24 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x125008010;
T_6 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003127de0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x60000313fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313fd50, 4;
    %assign/vec4 v0x600003127de0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1250082f0;
T_7 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003128090_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600003128090_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003128090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003128000, 0, 4;
    %load/vec4 v0x600003128090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128090_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003128120_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x60000313fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313fd50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003128000, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003128090_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600003128090_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600003128090_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003128000, 4;
    %ix/getv/s 3, v0x600003128090_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003128000, 0, 4;
    %load/vec4 v0x600003128090_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128090_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003128000, 4;
    %assign/vec4 v0x600003128120_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1250085d0;
T_8 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003128360_0, 0, 32;
T_8.2 ;
    %load/vec4 v0x600003128360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003128360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031282d0, 0, 4;
    %load/vec4 v0x600003128360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128360_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031283f0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x60000313fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313fd50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031282d0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003128360_0, 0, 32;
T_8.6 ;
    %load/vec4 v0x600003128360_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_8.7, 5;
    %load/vec4 v0x600003128360_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031282d0, 4;
    %ix/getv/s 3, v0x600003128360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031282d0, 0, 4;
    %load/vec4 v0x600003128360_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128360_0, 0, 32;
    %jmp T_8.6;
T_8.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031282d0, 4;
    %assign/vec4 v0x6000031283f0_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1250088b0;
T_9 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003128630_0, 0, 32;
T_9.2 ;
    %load/vec4 v0x600003128630_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600003128630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031285a0, 0, 4;
    %load/vec4 v0x600003128630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128630_0, 0, 32;
    %jmp T_9.2;
T_9.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031286c0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x60000313fcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313fd50, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031285a0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003128630_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x600003128630_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x600003128630_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x6000031285a0, 4;
    %ix/getv/s 3, v0x600003128630_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031285a0, 0, 4;
    %load/vec4 v0x600003128630_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003128630_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031285a0, 4;
    %assign/vec4 v0x6000031286c0_0, 0;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x125008d00;
T_10 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003129170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003129320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003128c60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003128bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031290e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600003128ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600003129290_0;
    %assign/vec4 v0x600003129320_0, 0;
T_10.2 ;
    %load/vec4 v0x600003128e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600003128b40_0;
    %assign/vec4 v0x600003128c60_0, 0;
    %load/vec4 v0x600003128c60_0;
    %assign/vec4 v0x600003128bd0_0, 0;
    %load/vec4 v0x600003128cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600003128fc0_0;
    %assign/vec4 v0x6000031290e0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600003129050_0;
    %load/vec4 v0x600003128fc0_0;
    %add;
    %assign/vec4 v0x6000031290e0_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x125004c00;
T_11 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000312a6d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312a880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312a1c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312a130_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000312a640_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x60000312a400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x60000312a7f0_0;
    %assign/vec4 v0x60000312a880_0, 0;
T_11.2 ;
    %load/vec4 v0x60000312a370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x60000312a0a0_0;
    %assign/vec4 v0x60000312a1c0_0, 0;
    %load/vec4 v0x60000312a1c0_0;
    %assign/vec4 v0x60000312a130_0, 0;
    %load/vec4 v0x60000312a250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x60000312a520_0;
    %assign/vec4 v0x60000312a640_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x60000312a5b0_0;
    %load/vec4 v0x60000312a520_0;
    %add;
    %assign/vec4 v0x60000312a640_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x125005370;
T_12 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000312bc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312bde0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312b720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312b690_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000312bba0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x60000312b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x60000312bd50_0;
    %assign/vec4 v0x60000312bde0_0, 0;
T_12.2 ;
    %load/vec4 v0x60000312b8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x60000312b600_0;
    %assign/vec4 v0x60000312b720_0, 0;
    %load/vec4 v0x60000312b720_0;
    %assign/vec4 v0x60000312b690_0, 0;
    %load/vec4 v0x60000312b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x60000312ba80_0;
    %assign/vec4 v0x60000312bba0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x60000312bb10_0;
    %load/vec4 v0x60000312ba80_0;
    %add;
    %assign/vec4 v0x60000312bba0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x125005650;
T_13 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000312d200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312d3b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312ccf0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312cc60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000312d170_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x60000312cf30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x60000312d320_0;
    %assign/vec4 v0x60000312d3b0_0, 0;
T_13.2 ;
    %load/vec4 v0x60000312cea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x60000312cbd0_0;
    %assign/vec4 v0x60000312ccf0_0, 0;
    %load/vec4 v0x60000312ccf0_0;
    %assign/vec4 v0x60000312cc60_0, 0;
    %load/vec4 v0x60000312cd80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x60000312d050_0;
    %assign/vec4 v0x60000312d170_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x60000312d0e0_0;
    %load/vec4 v0x60000312d050_0;
    %add;
    %assign/vec4 v0x60000312d170_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x125005aa0;
T_14 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000312e760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312e910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312e250_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312e1c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000312e6d0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x60000312e490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x60000312e880_0;
    %assign/vec4 v0x60000312e910_0, 0;
T_14.2 ;
    %load/vec4 v0x60000312e400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x60000312e130_0;
    %assign/vec4 v0x60000312e250_0, 0;
    %load/vec4 v0x60000312e250_0;
    %assign/vec4 v0x60000312e1c0_0, 0;
    %load/vec4 v0x60000312e2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x60000312e5b0_0;
    %assign/vec4 v0x60000312e6d0_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x60000312e640_0;
    %load/vec4 v0x60000312e5b0_0;
    %add;
    %assign/vec4 v0x60000312e6d0_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x125005d80;
T_15 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000312fcc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312fe70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312f7b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000312f720_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000312fc30_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x60000312f9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x60000312fde0_0;
    %assign/vec4 v0x60000312fe70_0, 0;
T_15.2 ;
    %load/vec4 v0x60000312f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x60000312f690_0;
    %assign/vec4 v0x60000312f7b0_0, 0;
    %load/vec4 v0x60000312f7b0_0;
    %assign/vec4 v0x60000312f720_0, 0;
    %load/vec4 v0x60000312f840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x60000312fb10_0;
    %assign/vec4 v0x60000312fc30_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x60000312fba0_0;
    %load/vec4 v0x60000312fb10_0;
    %add;
    %assign/vec4 v0x60000312fc30_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x125006060;
T_16 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003131290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003131440_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003130d80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003130cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003131200_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600003130fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x6000031313b0_0;
    %assign/vec4 v0x600003131440_0, 0;
T_16.2 ;
    %load/vec4 v0x600003130f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600003130c60_0;
    %assign/vec4 v0x600003130d80_0, 0;
    %load/vec4 v0x600003130d80_0;
    %assign/vec4 v0x600003130cf0_0, 0;
    %load/vec4 v0x600003130e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x6000031310e0_0;
    %assign/vec4 v0x600003131200_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600003131170_0;
    %load/vec4 v0x6000031310e0_0;
    %add;
    %assign/vec4 v0x600003131200_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x12500eb70;
T_17 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031327f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031329a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031322e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003132250_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003132760_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600003132520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600003132910_0;
    %assign/vec4 v0x6000031329a0_0, 0;
T_17.2 ;
    %load/vec4 v0x600003132490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x6000031321c0_0;
    %assign/vec4 v0x6000031322e0_0, 0;
    %load/vec4 v0x6000031322e0_0;
    %assign/vec4 v0x600003132250_0, 0;
    %load/vec4 v0x600003132370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600003132640_0;
    %assign/vec4 v0x600003132760_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x6000031326d0_0;
    %load/vec4 v0x600003132640_0;
    %add;
    %assign/vec4 v0x600003132760_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x12500efc0;
T_18 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003133d50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003133f00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003133840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031337b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003133cc0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600003133a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600003133e70_0;
    %assign/vec4 v0x600003133f00_0, 0;
T_18.2 ;
    %load/vec4 v0x6000031339f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600003133720_0;
    %assign/vec4 v0x600003133840_0, 0;
    %load/vec4 v0x600003133840_0;
    %assign/vec4 v0x6000031337b0_0, 0;
    %load/vec4 v0x6000031338d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600003133ba0_0;
    %assign/vec4 v0x600003133cc0_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600003133c30_0;
    %load/vec4 v0x600003133ba0_0;
    %add;
    %assign/vec4 v0x600003133cc0_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x12500f2a0;
T_19 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003135320_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031354d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003134e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003134d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003135290_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600003135050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600003135440_0;
    %assign/vec4 v0x6000031354d0_0, 0;
T_19.2 ;
    %load/vec4 v0x600003134fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600003134cf0_0;
    %assign/vec4 v0x600003134e10_0, 0;
    %load/vec4 v0x600003134e10_0;
    %assign/vec4 v0x600003134d80_0, 0;
    %load/vec4 v0x600003134ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600003135170_0;
    %assign/vec4 v0x600003135290_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600003135200_0;
    %load/vec4 v0x600003135170_0;
    %add;
    %assign/vec4 v0x600003135290_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x12500f580;
T_20 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003136880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003136a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003136370_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031362e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x6000031367f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x6000031365b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x6000031369a0_0;
    %assign/vec4 v0x600003136a30_0, 0;
T_20.2 ;
    %load/vec4 v0x600003136520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600003136250_0;
    %assign/vec4 v0x600003136370_0, 0;
    %load/vec4 v0x600003136370_0;
    %assign/vec4 v0x6000031362e0_0, 0;
    %load/vec4 v0x600003136400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x6000031366d0_0;
    %assign/vec4 v0x6000031367f0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600003136760_0;
    %load/vec4 v0x6000031366d0_0;
    %add;
    %assign/vec4 v0x6000031367f0_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12500f860;
T_21 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003137de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003138000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031378d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003137840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003137d50_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600003137b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600003137f00_0;
    %assign/vec4 v0x600003138000_0, 0;
T_21.2 ;
    %load/vec4 v0x600003137a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x6000031377b0_0;
    %assign/vec4 v0x6000031378d0_0, 0;
    %load/vec4 v0x6000031378d0_0;
    %assign/vec4 v0x600003137840_0, 0;
    %load/vec4 v0x600003137960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600003137c30_0;
    %assign/vec4 v0x600003137d50_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600003137cc0_0;
    %load/vec4 v0x600003137c30_0;
    %add;
    %assign/vec4 v0x600003137d50_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x12500fcb0;
T_22 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031393b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003139560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003138ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003138e10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003139320_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x6000031390e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x6000031394d0_0;
    %assign/vec4 v0x600003139560_0, 0;
T_22.2 ;
    %load/vec4 v0x600003139050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600003138d80_0;
    %assign/vec4 v0x600003138ea0_0, 0;
    %load/vec4 v0x600003138ea0_0;
    %assign/vec4 v0x600003138e10_0, 0;
    %load/vec4 v0x600003138f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600003139200_0;
    %assign/vec4 v0x600003139320_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600003139290_0;
    %load/vec4 v0x600003139200_0;
    %add;
    %assign/vec4 v0x600003139320_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x12500ff90;
T_23 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313a910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313aac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313a400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313a370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000313a880_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x60000313a640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x60000313aa30_0;
    %assign/vec4 v0x60000313aac0_0, 0;
T_23.2 ;
    %load/vec4 v0x60000313a5b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x60000313a2e0_0;
    %assign/vec4 v0x60000313a400_0, 0;
    %load/vec4 v0x60000313a400_0;
    %assign/vec4 v0x60000313a370_0, 0;
    %load/vec4 v0x60000313a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x60000313a760_0;
    %assign/vec4 v0x60000313a880_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x60000313a7f0_0;
    %load/vec4 v0x60000313a760_0;
    %add;
    %assign/vec4 v0x60000313a880_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x125010270;
T_24 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313be70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313b960_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313b8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000313bde0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x60000313bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x60000313c000_0;
    %assign/vec4 v0x60000313c090_0, 0;
T_24.2 ;
    %load/vec4 v0x60000313bb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x60000313b840_0;
    %assign/vec4 v0x60000313b960_0, 0;
    %load/vec4 v0x60000313b960_0;
    %assign/vec4 v0x60000313b8d0_0, 0;
    %load/vec4 v0x60000313b9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x60000313bcc0_0;
    %assign/vec4 v0x60000313bde0_0, 0;
    %jmp T_24.7;
T_24.6 ;
    %load/vec4 v0x60000313bd50_0;
    %load/vec4 v0x60000313bcc0_0;
    %add;
    %assign/vec4 v0x60000313bde0_0, 0;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x125010950;
T_25 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313d440_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313d5f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313cf30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x60000313cea0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x60000313d3b0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x60000313d170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0x60000313d560_0;
    %assign/vec4 v0x60000313d5f0_0, 0;
T_25.2 ;
    %load/vec4 v0x60000313d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %load/vec4 v0x60000313ce10_0;
    %assign/vec4 v0x60000313cf30_0, 0;
    %load/vec4 v0x60000313cf30_0;
    %assign/vec4 v0x60000313cea0_0, 0;
    %load/vec4 v0x60000313cfc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x60000313d290_0;
    %assign/vec4 v0x60000313d3b0_0, 0;
    %jmp T_25.7;
T_25.6 ;
    %load/vec4 v0x60000313d320_0;
    %load/vec4 v0x60000313d290_0;
    %add;
    %assign/vec4 v0x60000313d3b0_0, 0;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x125007490;
T_26 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003127b10_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600003127b10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003127b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127a80, 0, 4;
    %load/vec4 v0x600003127b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127b10_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x60000313f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313f960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127a80, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003127b10_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600003127b10_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600003127b10_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003127a80, 4;
    %ix/getv/s 3, v0x600003127b10_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127a80, 0, 4;
    %load/vec4 v0x600003127b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127b10_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x125007770;
T_27 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003127c30_0, 0, 32;
T_27.2 ;
    %load/vec4 v0x600003127c30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003127c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127ba0, 0, 4;
    %load/vec4 v0x600003127c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127c30_0, 0, 32;
    %jmp T_27.2;
T_27.3 ;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x60000313f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313f960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127ba0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003127c30_0, 0, 32;
T_27.6 ;
    %load/vec4 v0x600003127c30_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_27.7, 5;
    %load/vec4 v0x600003127c30_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003127ba0, 4;
    %ix/getv/s 3, v0x600003127c30_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127ba0, 0, 4;
    %load/vec4 v0x600003127c30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127c30_0, 0, 32;
    %jmp T_27.6;
T_27.7 ;
T_27.4 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x125007a50;
T_28 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003127d50_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x600003127d50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600003127d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127cc0, 0, 4;
    %load/vec4 v0x600003127d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127d50_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x60000313f8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x60000313f960, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127cc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003127d50_0, 0, 32;
T_28.6 ;
    %load/vec4 v0x600003127d50_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_28.7, 5;
    %load/vec4 v0x600003127d50_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600003127cc0, 4;
    %ix/getv/s 3, v0x600003127d50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003127cc0, 0, 4;
    %load/vec4 v0x600003127d50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003127d50_0, 0, 32;
    %jmp T_28.6;
T_28.7 ;
T_28.4 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x125006e30;
T_29 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x60000313fc30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x60000313ff00_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x60000313f600_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x600003140000_0;
    %assign/vec4 v0x60000313ff00_0, 0;
    %load/vec4 v0x60000313f690_0;
    %assign/vec4 v0x60000313f600_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x125006e30;
T_30 ;
    %wait E_0x600001660080;
    %load/vec4 v0x60000313ff00_0;
    %store/vec4 v0x600003140000_0, 0, 3;
    %load/vec4 v0x60000313f600_0;
    %store/vec4 v0x60000313f690_0, 0, 16;
    %load/vec4 v0x60000313ff00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_30.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_30.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_30.4, 6;
    %jmp T_30.5;
T_30.0 ;
    %load/vec4 v0x60000313fe70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.6, 8;
    %load/vec4 v0x6000031401b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_30.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_30.9, 8;
T_30.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_30.9, 8;
 ; End of false expr.
    %blend;
T_30.9;
    %store/vec4 v0x600003140000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
T_30.6 ;
    %jmp T_30.5;
T_30.1 ;
    %load/vec4 v0x6000031401b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600003140000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
T_30.10 ;
    %jmp T_30.5;
T_30.2 ;
    %load/vec4 v0x60000313f600_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
    %load/vec4 v0x60000313f450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x60000313f600_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600003140000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
T_30.12 ;
    %jmp T_30.5;
T_30.3 ;
    %load/vec4 v0x60000313f600_0;
    %addi 1, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
    %load/vec4 v0x60000313f840_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x60000313f600_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_30.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600003140000_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x60000313f690_0, 0, 16;
T_30.14 ;
    %jmp T_30.5;
T_30.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600003140000_0, 0, 3;
    %jmp T_30.5;
T_30.5 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x125013a40;
T_31 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x125013a40;
T_32 ;
    %wait E_0x600001663300;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x125013bb0;
T_33 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x125013bb0;
T_34 ;
    %wait E_0x600001663300;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x125013d20;
T_35 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x125013d20;
T_36 ;
    %wait E_0x600001663300;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x125013e90;
T_37 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x125013e90;
T_38 ;
    %wait E_0x600001663300;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x125014000;
T_39 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x125014000;
T_40 ;
    %wait E_0x600001663300;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x125014170;
T_41 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x125014170;
T_42 ;
    %wait E_0x600001663300;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x1250142e0;
T_43 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x1250142e0;
T_44 ;
    %wait E_0x600001663300;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x125014450;
T_45 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x125014450;
T_46 ;
    %wait E_0x600001663300;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x1250145c0;
T_47 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x1250145c0;
T_48 ;
    %wait E_0x600001663300;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x125014730;
T_49 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x125014730;
T_50 ;
    %wait E_0x600001663300;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1250148a0;
T_51 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x1250148a0;
T_52 ;
    %wait E_0x600001663300;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x125014a10;
T_53 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x125014a10;
T_54 ;
    %wait E_0x600001663300;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x125014b80;
T_55 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x125014b80;
T_56 ;
    %wait E_0x600001663300;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x125014cf0;
T_57 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x125014cf0;
T_58 ;
    %wait E_0x600001663300;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x125014e60;
T_59 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x125014e60;
T_60 ;
    %wait E_0x600001663300;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x125014fd0;
T_61 ;
    %wait E_0x600001663340;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x6000031447e0, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.11, 8;
T_61.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_61.11, 8;
 ; End of false expr.
    %blend;
T_61.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_61.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_61.13, 8;
T_61.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %jmp/0 T_61.13, 8;
 ; End of false expr.
    %blend;
T_61.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144750, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.7 ;
    %load/vec4 v0x600003144630_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600003144870, 4, 0;
    %jmp T_61.9;
T_61.9 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x125014fd0;
T_62 ;
    %wait E_0x600001663300;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144870, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600003143f00_0, 4, 16;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1250135c0;
T_63 ;
    %wait E_0x600001663240;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031446c0_0, 0, 32;
T_63.0 ;
    %load/vec4 v0x6000031446c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_63.1, 5;
    %ix/getv/s 4, v0x6000031446c0_0;
    %load/vec4a v0x600003144750, 4;
    %ix/getv/s 4, v0x6000031446c0_0;
    %store/vec4a v0x600003144b40, 4, 0;
    %load/vec4 v0x6000031446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031446c0_0, 0, 32;
    %jmp T_63.0;
T_63.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600003145200_0, 0, 32;
T_63.2 ;
    %load/vec4 v0x600003145200_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_63.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031446c0_0, 0, 32;
T_63.4 ;
    %load/vec4 v0x6000031446c0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600003145200_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_63.5, 5;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %load/vec4 v0x600003145200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003144b40, 4, 0;
    %jmp T_63.10;
T_63.6 ;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %add;
    %load/vec4 v0x600003145200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003144b40, 4, 0;
    %jmp T_63.10;
T_63.7 ;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.11, 8;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %jmp/1 T_63.12, 8;
T_63.11 ; End of true expr.
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %jmp/0 T_63.12, 8;
 ; End of false expr.
    %blend;
T_63.12;
    %load/vec4 v0x600003145200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003144b40, 4, 0;
    %jmp T_63.10;
T_63.8 ;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_63.13, 8;
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %jmp/1 T_63.14, 8;
T_63.13 ; End of true expr.
    %load/vec4 v0x600003145200_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600003144b40, 4;
    %jmp/0 T_63.14, 8;
 ; End of false expr.
    %blend;
T_63.14;
    %load/vec4 v0x600003145200_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x6000031446c0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600003144b40, 4, 0;
    %jmp T_63.10;
T_63.10 ;
    %pop/vec4 1;
    %load/vec4 v0x6000031446c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031446c0_0, 0, 32;
    %jmp T_63.4;
T_63.5 ;
    %load/vec4 v0x600003145200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003145200_0, 0, 32;
    %jmp T_63.2;
T_63.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600003144b40, 4;
    %store/vec4 v0x600003144ab0_0, 0, 16;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1250135c0;
T_64 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x600003144bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600003144240_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003144510_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003143e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003145170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003144ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003144480_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000031453b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031454d0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600003145710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031458c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003144630_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003144990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x6000031443f0_0, 0;
    %jmp T_64.1;
T_64.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003145170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003144ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003144480_0, 0;
    %load/vec4 v0x600003145290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_64.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.10;
T_64.2 ;
    %load/vec4 v0x6000031442d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.11, 8;
    %load/vec4 v0x600003144090_0;
    %assign/vec4 v0x600003144240_0, 0;
    %load/vec4 v0x600003145320_0;
    %assign/vec4 v0x6000031453b0_0, 0;
    %load/vec4 v0x600003145440_0;
    %assign/vec4 v0x6000031454d0_0, 0;
    %load/vec4 v0x6000031455f0_0;
    %assign/vec4 v0x600003145710_0, 0;
    %load/vec4 v0x6000031457a0_0;
    %assign/vec4 v0x6000031458c0_0, 0;
    %load/vec4 v0x6000031445a0_0;
    %assign/vec4 v0x600003144630_0, 0;
    %load/vec4 v0x600003144900_0;
    %assign/vec4 v0x600003144990_0, 0;
    %load/vec4 v0x600003144360_0;
    %assign/vec4 v0x6000031443f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
T_64.11 ;
    %jmp T_64.10;
T_64.3 ;
    %load/vec4 v0x6000031443f0_0;
    %assign/vec4 v0x600003144510_0, 0;
    %load/vec4 v0x600003144990_0;
    %assign/vec4 v0x600003143e70_0, 0;
    %load/vec4 v0x6000031453b0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_64.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_64.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_64.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_64.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_64.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003144ea0_0, 0;
    %load/vec4 v0x600003144990_0;
    %assign/vec4 v0x600003144cf0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003145170_0, 0;
    %load/vec4 v0x600003144990_0;
    %assign/vec4 v0x600003144cf0_0, 0;
    %load/vec4 v0x600003145680_0;
    %assign/vec4 v0x600003145050_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.19;
T_64.19 ;
    %pop/vec4 1;
    %jmp T_64.10;
T_64.4 ;
    %load/vec4 v0x600003143f00_0;
    %load/vec4 v0x6000031454d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003145560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.10;
T_64.5 ;
    %load/vec4 v0x600003144f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.20, 8;
    %load/vec4 v0x6000031453b0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_64.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.23;
T_64.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
T_64.23 ;
T_64.20 ;
    %jmp T_64.10;
T_64.6 ;
    %load/vec4 v0x600003144d80_0;
    %load/vec4 v0x6000031454d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003145560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.10;
T_64.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600003144ab0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x6000031454d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003145560, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.10;
T_64.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003144480_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003145290_0, 0;
    %jmp T_64.10;
T_64.10 ;
    %pop/vec4 1;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x125009be0;
T_65 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031242d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003124120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031241b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031239f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003124240_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003123a80_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003123e70_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600003124090_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003123cc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003123d50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031186c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600003118630_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003123b10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x6000031243f0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600003124750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003124870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031245a0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003122a30_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600003122640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003122b50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003122760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003122d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003122910_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x6000031232a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031233c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003123570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031230f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003123ba0_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003124870_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031245a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003123ba0_0, 0;
    %load/vec4 v0x600003124900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_65.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_65.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_65.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_65.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_65.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_65.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_65.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_65.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_65.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.17;
T_65.2 ;
    %load/vec4 v0x600003123960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.18, 8;
    %load/vec4 v0x600003124990_0;
    %assign/vec4 v0x600003124120_0, 0;
    %load/vec4 v0x600003123c30_0;
    %assign/vec4 v0x600003123cc0_0, 0;
    %load/vec4 v0x600003123f00_0;
    %assign/vec4 v0x6000031186c0_0, 0;
    %load/vec4 v0x600003123690_0;
    %assign/vec4 v0x600003124240_0, 0;
    %load/vec4 v0x600003123600_0;
    %assign/vec4 v0x600003123a80_0, 0;
    %load/vec4 v0x600003123de0_0;
    %assign/vec4 v0x600003123e70_0, 0;
    %load/vec4 v0x600003124000_0;
    %assign/vec4 v0x600003124090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.18 ;
    %jmp T_65.17;
T_65.3 ;
    %load/vec4 v0x600003123cc0_0;
    %assign/vec4 v0x600003123d50_0, 0;
    %load/vec4 v0x6000031186c0_0;
    %assign/vec4 v0x600003118630_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031241b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031239f0_0, 0;
    %load/vec4 v0x600003124120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.23;
T_65.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.23;
T_65.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.23;
T_65.23 ;
    %pop/vec4 1;
    %jmp T_65.17;
T_65.4 ;
    %load/vec4 v0x600003123d50_0;
    %assign/vec4 v0x600003122640_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003122760_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003122910_0, 0;
    %load/vec4 v0x6000031227f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.26, 9;
    %load/vec4 v0x600003122910_0;
    %and;
T_65.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003122910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031230f0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.24 ;
    %jmp T_65.17;
T_65.5 ;
    %load/vec4 v0x600003123180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.29, 9;
    %load/vec4 v0x6000031230f0_0;
    %and;
T_65.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.27, 8;
    %load/vec4 v0x600003122f40_0;
    %assign/vec4 v0x600003123b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031230f0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.27 ;
    %jmp T_65.17;
T_65.6 ;
    %load/vec4 v0x600003118630_0;
    %assign/vec4 v0x6000031243f0_0, 0;
    %load/vec4 v0x600003123b10_0;
    %assign/vec4 v0x600003124750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003124870_0, 0;
    %load/vec4 v0x600003124630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.30 ;
    %jmp T_65.17;
T_65.7 ;
    %load/vec4 v0x600003118630_0;
    %assign/vec4 v0x6000031243f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031245a0_0, 0;
    %load/vec4 v0x600003124630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.32 ;
    %jmp T_65.17;
T_65.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.17;
T_65.9 ;
    %load/vec4 v0x600003124480_0;
    %assign/vec4 v0x600003123b10_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.17;
T_65.10 ;
    %load/vec4 v0x600003123d50_0;
    %assign/vec4 v0x600003122a30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600003122b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003122d00_0, 0;
    %load/vec4 v0x600003122be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.36, 9;
    %load/vec4 v0x600003122d00_0;
    %and;
T_65.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003122d00_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.34 ;
    %jmp T_65.17;
T_65.11 ;
    %load/vec4 v0x600003123b10_0;
    %assign/vec4 v0x6000031232a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x6000031233c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003123570_0, 0;
    %load/vec4 v0x600003123450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.39, 9;
    %load/vec4 v0x600003123570_0;
    %and;
T_65.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003123570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031233c0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.37 ;
    %jmp T_65.17;
T_65.12 ;
    %load/vec4 v0x600003122eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
T_65.40 ;
    %jmp T_65.17;
T_65.13 ;
    %load/vec4 v0x6000031239f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031239f0_0, 0;
    %load/vec4 v0x600003123d50_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600003123d50_0, 0;
    %load/vec4 v0x600003118630_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600003118630_0, 0;
    %load/vec4 v0x600003123a80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031239f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.43;
T_65.42 ;
    %load/vec4 v0x600003124120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.47;
T_65.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.47;
T_65.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.47;
T_65.47 ;
    %pop/vec4 1;
T_65.43 ;
    %jmp T_65.17;
T_65.14 ;
    %load/vec4 v0x6000031241b0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x6000031241b0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x6000031239f0_0, 0;
    %load/vec4 v0x600003124240_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x6000031241b0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_65.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.49;
T_65.48 ;
    %load/vec4 v0x600003123cc0_0;
    %load/vec4 v0x6000031241b0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600003123e70_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600003123d50_0, 0;
    %load/vec4 v0x6000031186c0_0;
    %load/vec4 v0x6000031241b0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600003124090_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600003118630_0, 0;
    %load/vec4 v0x600003124120_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.53;
T_65.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
T_65.49 ;
    %jmp T_65.17;
T_65.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003123ba0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600003124900_0, 0;
    %jmp T_65.17;
T_65.17 ;
    %pop/vec4 1;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1250126d0;
T_66 ;
    %wait E_0x600001662640;
    %load/vec4 v0x6000031406c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600003140630_0;
    %load/vec4 v0x6000031402d0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003140480, 0, 4;
T_66.0 ;
    %load/vec4 v0x6000031405a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x6000031402d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003140480, 4;
    %assign/vec4 v0x600003140510_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x1250126d0;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031403f0_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x6000031403f0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031403f0_0;
    %store/vec4a v0x600003140480, 4, 0;
    %load/vec4 v0x6000031403f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031403f0_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x1250129b0;
T_68 ;
    %wait E_0x600001662640;
    %load/vec4 v0x600003140bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600003140b40_0;
    %load/vec4 v0x6000031407e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003140990, 0, 4;
T_68.0 ;
    %load/vec4 v0x600003140ab0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x6000031407e0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003140990, 4;
    %assign/vec4 v0x600003140a20_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x1250129b0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003140900_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600003140900_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003140900_0;
    %store/vec4a v0x600003140990, 4, 0;
    %load/vec4 v0x600003140900_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003140900_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x125012c90;
T_70 ;
    %wait E_0x600001662640;
    %load/vec4 v0x6000031410e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600003141050_0;
    %load/vec4 v0x600003140cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003140ea0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600003140fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600003140cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600003140ea0, 4;
    %assign/vec4 v0x600003140f30_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x125012c90;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003140e10_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600003140e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003140e10_0;
    %store/vec4a v0x600003140ea0, 4, 0;
    %load/vec4 v0x600003140e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003140e10_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x125012f70;
T_72 ;
    %wait E_0x600001662640;
    %load/vec4 v0x6000031415f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %load/vec4 v0x600003141560_0;
    %load/vec4 v0x600003141200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x6000031413b0, 0, 4;
T_72.0 ;
    %load/vec4 v0x6000031414d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %load/vec4 v0x600003141200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x6000031413b0, 4;
    %assign/vec4 v0x600003141440_0, 0;
T_72.2 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x125012f70;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600003141320_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600003141320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600003141320_0;
    %store/vec4a v0x6000031413b0, 4, 0;
    %load/vec4 v0x600003141320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600003141320_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x125012000;
T_74 ;
    %wait E_0x600001662500;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031418c0_0, 0, 32;
T_74.0 ;
    %load/vec4 v0x6000031418c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_74.1, 5;
    %load/vec4 v0x600003142f40_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.2, 8;
    %load/vec4 v0x600003141cb0_0;
    %pad/u 32;
    %load/vec4 v0x6000031418c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.2;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003143210_0, 4, 1;
    %load/vec4 v0x600003142a30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.3, 8;
    %load/vec4 v0x600003141b00_0;
    %pad/u 32;
    %load/vec4 v0x6000031418c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.3;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031430f0_0, 4, 1;
    %load/vec4 v0x600003142d00_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_74.4, 8;
    %load/vec4 v0x600003141c20_0;
    %pad/u 32;
    %load/vec4 v0x6000031418c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.4;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003143180_0, 4, 1;
    %load/vec4 v0x600003143720_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.6, 8;
    %load/vec4 v0x600003143570_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.6;
    %flag_get/vec4 8;
    %jmp/0 T_74.5, 8;
    %load/vec4 v0x600003141ef0_0;
    %pad/u 32;
    %load/vec4 v0x6000031418c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.5;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031432a0_0, 4, 1;
    %load/vec4 v0x600003142520_0;
    %flag_set/vec4 8;
    %jmp/1 T_74.8, 8;
    %load/vec4 v0x600003142370_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_74.8;
    %flag_get/vec4 8;
    %jmp/0 T_74.7, 8;
    %load/vec4 v0x6000031419e0_0;
    %pad/u 32;
    %load/vec4 v0x6000031418c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_74.7;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003143060_0, 4, 1;
    %load/vec4 v0x6000031418c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031418c0_0, 0, 32;
    %jmp T_74.0;
T_74.1 ;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x125012000;
T_75 ;
    %wait E_0x6000016624c0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000031418c0_0, 0, 32;
T_75.0 ;
    %load/vec4 v0x6000031418c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_75.1, 5;
    %load/vec4 v0x600003143210_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003142760_0, 4, 1;
    %load/vec4 v0x6000031430f0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.2, 8;
    %load/vec4 v0x600003143210_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.2;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003142640_0, 4, 1;
    %load/vec4 v0x600003143180_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.4, 9;
    %load/vec4 v0x600003143210_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.3, 8;
    %load/vec4 v0x6000031430f0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.3;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031426d0_0, 4, 1;
    %load/vec4 v0x6000031432a0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.7, 10;
    %load/vec4 v0x600003143210_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.6, 9;
    %load/vec4 v0x6000031430f0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.5, 8;
    %load/vec4 v0x600003143180_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.5;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031427f0_0, 4, 1;
    %load/vec4 v0x600003143060_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_75.11, 11;
    %load/vec4 v0x600003143210_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_75.10, 10;
    %load/vec4 v0x6000031430f0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_75.9, 9;
    %load/vec4 v0x600003143180_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_75.8, 8;
    %load/vec4 v0x6000031432a0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %nor/r;
    %and;
T_75.8;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031425b0_0, 4, 1;
    %load/vec4 v0x600003142760_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.12, 8;
    %load/vec4 v0x600003143960_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
    %jmp T_75.13;
T_75.12 ;
    %load/vec4 v0x600003142640_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.14, 8;
    %load/vec4 v0x600003143840_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
    %jmp T_75.15;
T_75.14 ;
    %load/vec4 v0x6000031426d0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.16, 8;
    %load/vec4 v0x6000031438d0_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %load/vec4 v0x600003142c70_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
    %jmp T_75.17;
T_75.16 ;
    %load/vec4 v0x6000031427f0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.18, 8;
    %load/vec4 v0x6000031439f0_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %load/vec4 v0x600003143690_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %load/vec4 v0x600003143720_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %load/vec4 v0x600003143570_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
    %jmp T_75.19;
T_75.18 ;
    %load/vec4 v0x6000031425b0_0;
    %load/vec4 v0x6000031418c0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.20, 8;
    %load/vec4 v0x6000031437b0_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %load/vec4 v0x600003142490_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %load/vec4 v0x600003142520_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %load/vec4 v0x600003142370_0;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
    %jmp T_75.21;
T_75.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003141950, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4a v0x600003142010, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x6000031420a0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x6000031418c0_0;
    %store/vec4 v0x600003141e60_0, 4, 1;
T_75.21 ;
T_75.19 ;
T_75.17 ;
T_75.15 ;
T_75.13 ;
    %load/vec4 v0x6000031418c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x6000031418c0_0, 0, 32;
    %jmp T_75.0;
T_75.1 ;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x125012000;
T_76 ;
    %wait E_0x600001662640;
    %load/vec4 v0x600003141cb0_0;
    %assign/vec4 v0x600003141d40_0, 0;
    %load/vec4 v0x600003141b00_0;
    %assign/vec4 v0x600003141b90_0, 0;
    %load/vec4 v0x600003141ef0_0;
    %assign/vec4 v0x600003141f80_0, 0;
    %load/vec4 v0x6000031419e0_0;
    %assign/vec4 v0x600003141a70_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_0x125012000;
T_77 ;
    %wait E_0x600001662440;
    %load/vec4 v0x600003141d40_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003141dd0, 4;
    %store/vec4 v0x600003142eb0_0, 0, 256;
    %load/vec4 v0x600003141b90_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003141dd0, 4;
    %store/vec4 v0x6000031429a0_0, 0, 256;
    %load/vec4 v0x600003141f80_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003141dd0, 4;
    %store/vec4 v0x6000031434e0_0, 0, 256;
    %load/vec4 v0x600003141a70_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600003141dd0, 4;
    %store/vec4 v0x6000031422e0_0, 0, 256;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_0x125004480;
T_78 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x6000031478d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003147960_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600003147c30_0;
    %assign/vec4 v0x600003147960_0, 0;
    %load/vec4 v0x600003147c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.2, 8;
    %load/vec4 v0x600003147b10_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600003147840, 4;
    %assign/vec4 v0x6000031478d0_0, 0;
T_78.2 ;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x125004480;
T_79 ;
    %wait E_0x600001662640;
    %load/vec4 v0x600003149320_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.3, 10;
    %load/vec4 v0x600003149290_0;
    %and;
T_79.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.2, 9;
    %load/vec4 v0x600003149200_0;
    %and;
T_79.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %load/vec4 v0x600003149170_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x6000031490e0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600003147840, 0, 4;
T_79.0 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x125004480;
T_80 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x60000314a1c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x60000314a130_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000031466d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003146760_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148c60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600003146640_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x600003148cf0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x60000314a1c0_0, 0;
    %load/vec4 v0x6000031483f0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x60000314a130_0, 0;
    %load/vec4 v0x600003148cf0_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000031466d0_0, 0;
    %load/vec4 v0x6000031466d0_0;
    %assign/vec4 v0x600003146760_0, 0;
    %load/vec4 v0x600003148bd0_0;
    %assign/vec4 v0x600003148c60_0, 0;
    %load/vec4 v0x600003148090_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600003146640_0, 0;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_0x125004480;
T_81 ;
    %wait E_0x60000165f7c0;
    %load/vec4 v0x6000031495f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003148480_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003148990_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031483f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003148a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148510_0, 0;
    %jmp T_81.1;
T_81.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148bd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148510_0, 0;
    %load/vec4 v0x600003149950_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_81.5, 10;
    %load/vec4 v0x6000031487e0_0;
    %and;
T_81.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_81.4, 9;
    %load/vec4 v0x600003148cf0_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_81.6, 4;
    %load/vec4 v0x600003148cf0_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_81.6;
    %and;
T_81.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.2, 8;
    %load/vec4 v0x600003148990_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003148990_0, 0;
T_81.2 ;
    %load/vec4 v0x600003148cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_81.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_81.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_81.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_81.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_81.11, 6;
    %jmp T_81.12;
T_81.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003148a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003148990_0, 0;
    %load/vec4 v0x600003147de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600003148a20_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x6000031483f0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
T_81.13 ;
    %jmp T_81.12;
T_81.8 ;
    %load/vec4 v0x600003148fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.15, 8;
    %load/vec4 v0x6000031483f0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x6000031483f0_0, 0;
    %load/vec4 v0x6000031483f0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003148bd0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600003148480_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
T_81.17 ;
T_81.15 ;
    %jmp T_81.12;
T_81.9 ;
    %load/vec4 v0x6000031481b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.19, 8;
    %load/vec4 v0x600003148480_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600003148480_0, 0;
T_81.19 ;
    %load/vec4 v0x600003149830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
T_81.21 ;
    %jmp T_81.12;
T_81.10 ;
    %load/vec4 v0x600003148990_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_81.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
T_81.23 ;
    %jmp T_81.12;
T_81.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600003148510_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600003148cf0_0, 0;
    %jmp T_81.12;
T_81.12 ;
    %pop/vec4 1;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x12500d270;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b570_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b960_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000314b9f0_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314afd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b600_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000314b0f0_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000314b060_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b180_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b450_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314a760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314a520_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314a9a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314abe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314aac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x60000314a910_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x60000314aa30_0, 0, 256;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
    %end;
    .thread T_82, $init;
    .scope S_0x12500d270;
T_83 ;
    %delay 5000, 0;
    %load/vec4 v0x60000314aeb0_0;
    %inv;
    %store/vec4 v0x60000314aeb0_0, 0, 1;
    %jmp T_83;
    .thread T_83;
    .scope S_0x12500d270;
T_84 ;
    %vpi_call/w 3 105 "$display", "\000" {0 0 0};
    %vpi_call/w 3 106 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 107 "$display", "\342\225\221           TPC Integration Testbench                        \342\225\221" {0 0 0};
    %vpi_call/w 3 108 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b570_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 113 "$display", "\000" {0 0 0};
    %vpi_call/w 3 114 "$display", "[TEST 1] Reset State" {0 0 0};
    %load/vec4 v0x60000314b7b0_0;
    %nor/r;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_84.4, 11;
    %load/vec4 v0x60000314b840_0;
    %nor/r;
    %and;
T_84.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_84.3, 10;
    %load/vec4 v0x60000314b8d0_0;
    %nor/r;
    %and;
T_84.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.2, 9;
    %load/vec4 v0x60000314b210_0;
    %and;
T_84.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.0, 8;
    %vpi_call/w 3 115 "$display", "  PASS: TPC idle" {0 0 0};
    %jmp T_84.1;
T_84.0 ;
    %vpi_call/w 3 116 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
T_84.1 ;
    %vpi_call/w 3 119 "$display", "\000" {0 0 0};
    %vpi_call/w 3 120 "$display", "[TEST 2] Load Instructions via NoC" {0 0 0};
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 1, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 2, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %vpi_call/w 3 124 "$display", "  PASS: 3 instructions loaded (NOP, NOP, HALT)" {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 129 "$display", "\000" {0 0 0};
    %vpi_call/w 3 130 "$display", "[TEST 3] Execute NOP, NOP, HALT" {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x60000314a370_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x1250157c0;
    %join;
    %load/vec4 v0x60000314b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_84.7, 9;
    %load/vec4 v0x60000314b8d0_0;
    %nor/r;
    %and;
T_84.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.5, 8;
    %vpi_call/w 3 132 "$display", "  PASS: Program completed (%0d cycles)", v0x60000314b720_0 {0 0 0};
    %jmp T_84.6;
T_84.5 ;
    %vpi_call/w 3 133 "$display", "  FAIL: done=%b error=%b", v0x60000314b840_0, v0x60000314b8d0_0 {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
T_84.6 ;
    %delay 100000, 0;
    %vpi_call/w 3 138 "$display", "\000" {0 0 0};
    %vpi_call/w 3 139 "$display", "[TEST 4] Busy During Execution" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 17, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 18, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 19, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %wait E_0x600001664000;
    %pushi/vec4 16, 0, 20;
    %store/vec4 v0x60000314b9f0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x60000314b960_0, 0, 1;
    %wait E_0x600001662640;
    %wait E_0x600001664000;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x60000314b960_0, 0, 1;
    %delay 30000, 0;
    %load/vec4 v0x60000314b7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.8, 8;
    %vpi_call/w 3 152 "$display", "  PASS: TPC busy during execution" {0 0 0};
    %jmp T_84.9;
T_84.8 ;
    %vpi_call/w 3 153 "$display", "  FAIL: not busy" {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
T_84.9 ;
T_84.10 ;
    %load/vec4 v0x60000314b840_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_84.11, 8;
    %wait E_0x600001662640;
    %jmp T_84.10;
T_84.11 ;
    %delay 100000, 0;
    %vpi_call/w 3 159 "$display", "\000" {0 0 0};
    %vpi_call/w 3 160 "$display", "[TEST 5] Multiple Programs" {0 0 0};
    %pushi/vec4 32, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 33, 0, 12;
    %store/vec4 v0x60000314a250_0, 0, 12;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %store/vec4 v0x60000314a2e0_0, 0, 128;
    %fork TD_tb_tpc.load_instr, S_0x1250155c0;
    %join;
    %pushi/vec4 32, 0, 20;
    %store/vec4 v0x60000314a370_0, 0, 20;
    %fork TD_tb_tpc.run_tpc, S_0x1250157c0;
    %join;
    %load/vec4 v0x60000314b840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.12, 8;
    %vpi_call/w 3 164 "$display", "  PASS: Second program completed" {0 0 0};
    %jmp T_84.13;
T_84.12 ;
    %vpi_call/w 3 165 "$display", "  FAIL" {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
T_84.13 ;
    %delay 100000, 0;
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
    %vpi_call/w 3 171 "$display", "[TEST 6] Error-Free Completion" {0 0 0};
    %load/vec4 v0x60000314b8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_84.14, 8;
    %vpi_call/w 3 172 "$display", "  PASS: No errors" {0 0 0};
    %jmp T_84.15;
T_84.14 ;
    %vpi_call/w 3 173 "$display", "  FAIL: error flag set" {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x60000314af40_0, 0, 32;
T_84.15 ;
    %vpi_call/w 3 176 "$display", "\000" {0 0 0};
    %vpi_call/w 3 177 "$display", "\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220" {0 0 0};
    %vpi_call/w 3 178 "$display", "Tests: 6, Errors: %0d", v0x60000314af40_0 {0 0 0};
    %load/vec4 v0x60000314af40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_84.16, 4;
    %vpi_call/w 3 179 "$display", ">>> ALL TESTS PASSED! <<<" {0 0 0};
    %jmp T_84.17;
T_84.16 ;
    %vpi_call/w 3 180 "$display", ">>> SOME TESTS FAILED <<<" {0 0 0};
T_84.17 ;
    %vpi_call/w 3 181 "$display", "\000" {0 0 0};
    %vpi_call/w 3 182 "$finish" {0 0 0};
    %end;
    .thread T_84;
    .scope S_0x12500d270;
T_85 ;
    %vpi_call/w 3 185 "$dumpfile", "tpc.vcd" {0 0 0};
    %vpi_call/w 3 185 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x12500d270 {0 0 0};
    %end;
    .thread T_85;
    .scope S_0x12500d270;
T_86 ;
    %delay 100000000, 0;
    %vpi_call/w 3 186 "$display", "TIMEOUT!" {0 0 0};
    %vpi_call/w 3 186 "$finish" {0 0 0};
    %end;
    .thread T_86;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_tpc.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
