// Seed: 1607123464
module module_0 (
    input wor id_0,
    input wire id_1,
    input supply0 id_2,
    input wor id_3,
    input supply0 id_4,
    input supply0 id_5,
    input supply1 id_6
);
  supply1 id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input wor id_2,
    input tri id_3,
    input wand id_4,
    output supply1 id_5,
    input supply1 id_6,
    output logic id_7,
    input wand id_8,
    input tri id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12
);
  always @(posedge 1'b0) id_7 = #1 1 && id_8;
  wire id_14;
  module_0 modCall_1 (
      id_8,
      id_10,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6
  );
  assign id_7 = id_8 ==? id_2;
endmodule
