// Seed: 3382568971
module module_0 (
    output reg id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    output id_5,
    output id_6
);
  always @(posedge 1 or 1 - 1) id_0 <= 1;
endmodule
module module_1;
  logic id_7;
  wor   id_8;
  assign id_8[1'b0] = id_3;
  logic id_9;
  assign id_0 = {id_4{id_3}};
  logic id_10;
  logic id_11, id_12;
  logic id_13;
endmodule
