// Seed: 465707203
module module_0 (
    output wire id_0,
    output supply0 id_1,
    input tri id_2,
    output wor id_3,
    output tri0 id_4
);
  id_6(
      1, 1 === 1, ~id_4
  );
  assign id_4 = id_2;
  wire id_7;
  wire id_8;
  initial assume ((("")));
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri  id_0,
    input  tri0 id_1,
    input  tri  id_2,
    output wire id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
  wire id_6;
  assign id_3 = 1'h0;
endmodule
