# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL-1065} -limit 10000
create_project -in_memory -part xc7a100tcsg324-1

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.cache/wt [current_project]
set_property parent.project_path D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_repo_paths d:/tmp/csexperiment_mips/project_singal_cpu/project_singal_cpu.srcs [current_project]
set_property ip_output_repo d:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
add_files d:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Test_6_Instr.coe
read_verilog -library xil_defaultlib {
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/ALU.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ctrl.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Ext.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MUX.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Instr_Mem.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/PC.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Mem.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/Next_PC.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/MIPS.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/RegFile.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/clk_div.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/seg7x16.v
  D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/imports/Project_Singal_CPU/TESTBENCH.v
}
read_ip -quiet d:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci
set_property used_in_implementation false [get_files -all d:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/Instr_Mem_ooc.xdc]
set_property is_locked true [get_files d:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/sources_1/ip/Instr_Mem/Instr_Mem.xci]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/constrs_1/imports/Project_Singal_CPU/icf.xdc
set_property used_in_implementation false [get_files D:/tmp/CSExperiment_MIPS/Project_Singal_CPU/Project_Singal_CPU.srcs/constrs_1/imports/Project_Singal_CPU/icf.xdc]


synth_design -top TESTBENCH -part xc7a100tcsg324-1


write_checkpoint -force -noxdef TESTBENCH.dcp

catch { report_utilization -file TESTBENCH_utilization_synth.rpt -pb TESTBENCH_utilization_synth.pb }
