[
  {
    "page": 3,
    "block_id": 0,
    "type": "TOC",
    "text": "**NVIDIA BLACKWELL ARCHITECTUREâ€™S ROLE IN THE AGE OF AI REASONING.....27**",
    "bbox_normalized": {
      "xmin": 0.245396875,
      "ymin": 0.2375,
      "xmax": 0.7525645833333333,
      "ymax": 0.2453
    },
    "bbox_pixels": {
      "x0": 376,
      "y0": 486,
      "x1": 1155,
      "y1": 502
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 1,
    "type": "TOC",
    "text": "**APPENDIX A .....29**",
    "bbox_normalized": {
      "xmin": 0.245396875,
      "ymin": 0.2523,
      "xmax": 0.7525645833333333,
      "ymax": 0.2609
    },
    "bbox_pixels": {
      "x0": 376,
      "y0": 516,
      "x1": 1155,
      "y1": 534
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 2,
    "type": "TOC",
    "text": "Advanced Parallelism Techniques in AI Inference for Trillion-Parameter Models .....29",
    "bbox_normalized": {
      "xmin": 0.245396875,
      "ymin": 0.268,
      "xmax": 0.7525645833333333,
      "ymax": 0.2773
    },
    "bbox_pixels": {
      "x0": 376,
      "y0": 548,
      "x1": 1155,
      "y1": 567
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 3,
    "type": "TOC",
    "text": "Parallelism Techniques in AI Inference .....29",
    "bbox_normalized": {
      "xmin": 0.25794999999999996,
      "ymin": 0.2836,
      "xmax": 0.7525645833333333,
      "ymax": 0.2922
    },
    "bbox_pixels": {
      "x0": 396,
      "y0": 580,
      "x1": 1155,
      "y1": 598
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 4,
    "type": "TOC",
    "text": "Combining Parallelism Techniques .....29",
    "bbox_normalized": {
      "xmin": 0.25794999999999996,
      "ymin": 0.2992,
      "xmax": 0.7525645833333333,
      "ymax": 0.3078
    },
    "bbox_pixels": {
      "x0": 396,
      "y0": 612,
      "x1": 1155,
      "y1": 630
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 5,
    "type": "TOC",
    "text": "Maximizing Throughput and Managing Operational Phases .....29",
    "bbox_normalized": {
      "xmin": 0.25794999999999996,
      "ymin": 0.3141,
      "xmax": 0.7525645833333333,
      "ymax": 0.3234
    },
    "bbox_pixels": {
      "x0": 396,
      "y0": 643,
      "x1": 1155,
      "y1": 662
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 6,
    "type": "TOC",
    "text": "Conclusion.....30",
    "bbox_normalized": {
      "xmin": 0.245396875,
      "ymin": 0.3305,
      "xmax": 0.7525645833333333,
      "ymax": 0.3375
    },
    "bbox_pixels": {
      "x0": 376,
      "y0": 676,
      "x1": 1155,
      "y1": 691
    },
    "is_valid": true
  },
  {
    "page": 3,
    "block_id": 7,
    "type": "Page-footer",
    "text": "NVIDIA Blackwell Architecture Technical Brief iii",
    "bbox_normalized": {
      "xmin": 0.245396875,
      "ymin": 0.7719,
      "xmax": 0.7525645833333333,
      "ymax": 0.7906
    },
    "bbox_pixels": {
      "x0": 376,
      "y0": 1580,
      "x1": 1155,
      "y1": 1619
    },
    "is_valid": true
  }
]