// Seed: 1255879187
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    input wand id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output tri1 id_6,
    output tri id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10
);
  id_12 :
  assert property (@(posedge -1 or id_12) -1)
  else;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12
  );
endmodule
