#-----------------------------------------------------------
# Vivado v2014.1 (64-bit)
# SW Build 881834 on Fri Apr  4 14:12:35 MDT 2014
# IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
# Start of session at: Sun Mar 29 16:03:21 2015
# Process ID: 9052
# Log file: C:/game_repo/cam_vga_full_test/vivado.log
# Journal file: C:/game_repo/cam_vga_full_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\game_repo\cam_vga_full_test\dm_test.xpr}
INFO: [Project 1-313] Project file moved from 'D:/game_repo/cam_vga_full_test' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/board.prj', nor could it be found using path 'D:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/board.prj'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/myip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/testip_1.0'. The path is contained within another repository.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/delta_calc_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.1/data/ip'.
WARNING: [IP_Flow 19-3549] Detected incompatibility between IP mb_delta_calc_0_0 and its definition xilinx.com:user:delta_calc:1.0
WARNING: [BD 41-1303] One or more IPs have been locked in the design 'mb.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1107.551 ; gain = 281.355
open_bd_design {C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd}
Adding component instance block -- xilinx.com:ip:microblaze:9.3 - microblaze_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:xlconcat:2.0 - microblaze_0_xlconcat
Adding component instance block -- xilinx.com:ip:mdm:3.1 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:mig_7series:2.0 - mig_7series_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.2 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding component instance block -- xilinx.com:ip:util_vector_logic:1.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_tft:2.0 - axi_tft_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_2
Adding component instance block -- xilinx.com:user:ov7670_top:1.0 - ov7670_top_0
Adding component instance block -- xilinx.com:user:delta_calc:1.0 - delta_calc_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - lmb_bram
Successfully read diagram <mb> from BD file <C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 1355.973 ; gain = 248.422
set_property ip_repo_paths  c:/game_repo/ip_repo [current_fileset]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1367.063 ; gain = 0.000
open_bd_design {C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd}
ipx::edit_ip_in_project -upgrade true -name {delta_calc_v1_0_project} -directory {C:/game_repo/ip_repo/delta_calc_1.0/delta_calc_v1_0_project} {c:/game_repo/ip_repo/delta_calc_1.0/component.xml}
CRITICAL WARNING: [Project 1-19] Could not find the file 'd:/game_repo/ip_repo/delta_calc_1.0/component.xml'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'd:/game_repo/ip_repo/delta_calc_1.0'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-12] File 'c:/game_repo/ip_repo/delta_calc_1.0/component.xml' cannot be added to the project because it already exists in the project, skipping this file
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/game_repo/ip_repo/delta_calc_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
WARNING: [IP_Flow 19-2207] Repository 'c:/game_repo/ip_repo' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2014.1/data/ip'.
ipx::update_ip_instances
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/game_repo/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/game_repo/ip_repo/delta_calc_1.0'. The path is contained within another repository.
update_ip_catalog: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1425.699 ; gain = 0.000
INFO: [IP_Flow 19-3422] Upgraded mb_delta_calc_0_0 (delta_calc_v1.0 1.0) from revision 16 to revision 19
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/ip/mb_delta_calc_0_0/mb_delta_calc_0_0.upgrade_log'.
Wrote  : <C:/game_repo/cam_vga_full_test/dm_test.srcs/sources_1/bd/mb/mb.bd> 
ipx::update_ip_instances: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1444.738 ; gain = 19.039
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 29 16:05:50 2015...
