$date
	Sat Oct 22 23:01:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#209391
b10011 !
1"
#209394
b10011 &
b10011 %
1$
#209395
0"
#209398
b111010 &
b111010 %
#209402
b11101 &
b11101 %
#209406
b1011000 &
b1011000 %
#209410
b101100 &
b101100 %
#209414
b10110 &
b10110 %
#209418
b1011 &
b1011 %
#209422
b100010 &
b100010 %
#209426
b10001 &
b10001 %
#209430
b110100 &
b110100 %
#209434
b11010 &
b11010 %
#209438
b1101 &
b1101 %
#209442
b101000 &
b101000 %
#209446
b10100 &
b10100 %
#209450
b1010 &
b1010 %
#209454
b101 &
b101 %
#209458
b10000 &
b10000 %
#209462
b1000 &
b1000 %
#209466
b100 &
b100 %
#209470
b10 &
b10 %
#209474
b1 &
b1 %
1#
#209478
b0 &
0#
b0 %
0$
#1183228
b10100 !
1"
#1183230
b10100 &
b10100 %
1$
#1183231
0"
#1183234
b1010 &
b1010 %
#1183238
b101 &
b101 %
#1183242
b10000 &
b10000 %
#1183246
b1000 &
b1000 %
#1183250
b100 &
b100 %
#1183254
b10 &
b10 %
#1183258
b1 &
b1 %
1#
#1183262
b0 &
0#
b0 %
0$
#2240773
1"
#2240774
b10100 &
b10100 %
1$
#2240775
0"
#2240778
b1010 &
b1010 %
#2240782
b101 &
b101 %
#2240786
b10000 &
b10000 %
#2240790
b1000 &
b1000 %
#2240794
b100 &
b100 %
#2240798
b10 &
b10 %
#2240802
b1 &
b1 %
1#
#2240806
b0 &
0#
b0 %
0$
#4500012
