
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                 12.500000   18.070000 v input external delay
     1    0.002583    0.000000    0.000000   18.070000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000059    0.000030   18.070030 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008257    0.106655    0.184746   18.254776 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.106655    0.000417   18.255194 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004338    0.050436    0.093744   18.348938 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.050436    0.000064   18.349001 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             18.349001   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.008797   30.159283 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.231839   30.391121 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000874   30.391996 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.291998   clock uncertainty
                                  0.000000   30.291998   clock reconvergence pessimism
                                  0.466412   30.758408   library recovery time
                                             30.758408   data required time
---------------------------------------------------------------------------------------------
                                             30.758408   data required time
                                            -18.349001   data arrival time
---------------------------------------------------------------------------------------------
                                             12.409408   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003072    0.840000    0.000000   10.180000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.840085    0.000044   10.180044 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002184    0.101476    1.539059   11.719104 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.101476    0.000047   11.719151 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004848    0.127501    1.228859   12.948009 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.127501    0.000187   12.948196 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.015531    0.067124    0.306846   13.255043 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.067145    0.001192   13.256235 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075067    0.700998    1.761832   15.018067 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.701477    0.017630   15.035698 v SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                             15.035698   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.766433   29.655794   library setup time
                                             29.655794   data required time
---------------------------------------------------------------------------------------------
                                             29.655794   data required time
                                            -15.035698   data arrival time
---------------------------------------------------------------------------------------------
                                             14.620096   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003251    0.840000    0.000000   10.180000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.840094    0.000050   10.180050 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002282    0.102367    1.540800   11.720850 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.102367    0.000067   11.720917 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002393    0.102516    1.188289   12.909205 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.102516    0.000047   12.909253 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020296    0.078493    0.306628   13.215880 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.078545    0.001953   13.217834 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070292    0.661462    1.733443   14.951276 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.662027    0.018364   14.969640 v SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                             14.969640   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.756531   29.665695   library setup time
                                             29.665695   data required time
---------------------------------------------------------------------------------------------
                                             29.665695   data required time
                                            -14.969640   data arrival time
---------------------------------------------------------------------------------------------
                                             14.696054   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003759    0.840000    0.000000   10.180000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.840124    0.000065   10.180065 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002246    0.102035    1.540161   11.720226 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.102035    0.000067   11.720293 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002649    0.104390    1.192667   12.912960 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.104390    0.000081   12.913041 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.015988    0.068191    0.296645   13.209685 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.068211    0.001168   13.210854 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069431    0.656671    1.725333   14.936186 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.656988    0.014042   14.950228 v SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                             14.950228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.755266   29.666960   library setup time
                                             29.666960   data required time
---------------------------------------------------------------------------------------------
                                             29.666960   data required time
                                            -14.950228   data arrival time
---------------------------------------------------------------------------------------------
                                             14.716731   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003466    0.840000    0.000000   10.180000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.840089    0.000047   10.180047 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003060    0.108170    1.554509   11.734557 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.108170    0.000095   11.734652 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002665    0.104540    1.196086   12.930737 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.104540    0.000077   12.930815 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019924    0.097545    0.317019   13.247834 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.097576    0.001733   13.249567 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059633    0.572535    1.673801   14.923368 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.572812    0.012291   14.935658 v SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                             14.935658   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.734138   29.688087   library setup time
                                             29.688087   data required time
---------------------------------------------------------------------------------------------
                                             29.688087   data required time
                                            -14.935658   data arrival time
---------------------------------------------------------------------------------------------
                                             14.752429   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002859    0.840000    0.000000   10.180000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.840076    0.000040   10.180040 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003316    0.110401    1.559021   11.739060 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.110401    0.000105   11.739165 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003705    0.114790    1.215718   12.954884 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.114790    0.000120   12.955004 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034849    0.141450    0.362724   13.317728 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.141863    0.005714   13.323442 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048737    0.483606    1.624223   14.947665 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.483727    0.007800   14.955465 v SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                             14.955465   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.710370   29.711855   library setup time
                                             29.711855   data required time
---------------------------------------------------------------------------------------------
                                             29.711855   data required time
                                            -14.955465   data arrival time
---------------------------------------------------------------------------------------------
                                             14.756391   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003351    0.840000    0.000000   10.180000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.840096    0.000051   10.180051 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002673    0.105199    1.547694   11.727744 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.105199    0.000086   11.727831 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003998    0.118558    1.218270   12.946100 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.118558    0.000125   12.946226 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.028871    0.093076    0.332840   13.279066 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.093360    0.004662   13.283729 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055301    0.536538    1.642848   14.926576 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.536745    0.010408   14.936984 v SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                             14.936984   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.725085   29.697142   library setup time
                                             29.697142   data required time
---------------------------------------------------------------------------------------------
                                             29.697142   data required time
                                            -14.936984   data arrival time
---------------------------------------------------------------------------------------------
                                             14.760158   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002859    0.840000    0.000000   10.180000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.840076    0.000040   10.180040 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003354    0.110767    1.559695   11.739735 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.110767    0.000107   11.739841 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003768    0.115578    1.217020   12.956861 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.115578    0.000123   12.956985 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037089    0.147871    0.369210   13.326195 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.148111    0.005571   13.331765 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045752    0.458701    1.607606   14.939371 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.458800    0.006954   14.946325 v SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                             14.946325   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.701957   29.720268   library setup time
                                             29.720268   data required time
---------------------------------------------------------------------------------------------
                                             29.720268   data required time
                                            -14.946325   data arrival time
---------------------------------------------------------------------------------------------
                                             14.773943   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002636    0.840000    0.000000   10.180000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.840064    0.000034   10.180034 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003690    0.114453    1.565615   11.745649 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.114453    0.000118   11.745768 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003466    0.111982    1.213535   12.959303 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.113471    0.000120   12.959422 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042541    0.165128    0.382116   13.341538 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.165570    0.006571   13.348109 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042534    0.431764    1.595538   14.943646 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.431824    0.005462   14.949109 v SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                             14.949109   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.692852   29.729374   library setup time
                                             29.729374   data required time
---------------------------------------------------------------------------------------------
                                             29.729374   data required time
                                            -14.949109   data arrival time
---------------------------------------------------------------------------------------------
                                             14.780265   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003629    0.840000    0.000000   10.180000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.840106    0.000056   10.180057 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002787    0.106026    1.549715   11.729772 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.106026    0.000084   11.729856 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005485    0.133550    1.238822   12.968678 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.133550    0.000194   12.968871 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.028601    0.121714    0.356223   13.325093 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.121892    0.004369   13.329462 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046249    0.462866    1.597529   14.926991 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.462984    0.007566   14.934557 v SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                             14.934557   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.703369   29.718855   library setup time
                                             29.718855   data required time
---------------------------------------------------------------------------------------------
                                             29.718855   data required time
                                            -14.934557   data arrival time
---------------------------------------------------------------------------------------------
                                             14.784299   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003046    0.840000    0.000000   10.180000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.840085    0.000044   10.180044 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001703    0.097112    1.530564   11.710608 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.097112    0.000049   11.710658 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002454    0.102919    1.186685   12.897343 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.102919    0.000074   12.897416 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017859    0.090547    0.309252   13.206668 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.090571    0.001503   13.208171 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.059068    0.569916    1.666977   14.875148 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.570127    0.010847   14.885995 v SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                             14.885995   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.733464   29.688763   library setup time
                                             29.688763   data required time
---------------------------------------------------------------------------------------------
                                             29.688763   data required time
                                            -14.885995   data arrival time
---------------------------------------------------------------------------------------------
                                             14.802768   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003148    0.840000    0.000000   10.180000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.840091    0.000048   10.180048 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001713    0.097210    1.530754   11.710802 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.097210    0.000051   11.710853 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002482    0.103121    1.187240   12.898092 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.103121    0.000071   12.898164 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017175    0.088214    0.307110   13.205274 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.088238    0.001489   13.206762 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058775    0.567275    1.664416   14.871179 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.567472    0.010530   14.881709 v SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                             14.881709   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.732797   29.689428   library setup time
                                             29.689428   data required time
---------------------------------------------------------------------------------------------
                                             29.689428   data required time
                                            -14.881709   data arrival time
---------------------------------------------------------------------------------------------
                                             14.807720   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002447    0.840000    0.000000   10.180000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.840058    0.000030   10.180031 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002257    0.102136    1.540332   11.720363 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.102136    0.000068   11.720430 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002406    0.102603    1.188404   12.908834 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.102603    0.000071   12.908905 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034329    0.139764    0.355502   13.264408 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.140137    0.005334   13.269741 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048739    0.482019    1.623518   14.893259 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.482149    0.008041   14.901300 v SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                             14.901300   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.709837   29.712389   library setup time
                                             29.712389   data required time
---------------------------------------------------------------------------------------------
                                             29.712389   data required time
                                            -14.901300   data arrival time
---------------------------------------------------------------------------------------------
                                             14.811088   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003134    0.840000    0.000000   10.180000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.840084    0.000044   10.180044 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002840    0.106424    1.550633   11.730678 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.106424    0.000091   11.730768 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002221    0.101006    1.187313   12.918081 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.101006    0.000044   12.918125 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035556    0.143028    0.358234   13.276360 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.143229    0.005007   13.281366 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046958    0.468628    1.613544   14.894911 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.468724    0.006954   14.901865 v SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                             14.901865   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.705306   29.716919   library setup time
                                             29.716919   data required time
---------------------------------------------------------------------------------------------
                                             29.716919   data required time
                                            -14.901865   data arrival time
---------------------------------------------------------------------------------------------
                                             14.815055   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003495    0.840000    0.000000   10.180000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.840112    0.000059   10.180058 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096481    1.529365   11.709424 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.096481    0.000033   11.709456 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002195    0.100733    1.181774   12.891231 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.100733    0.000044   12.891275 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018218    0.091638    0.309592   13.200868 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.091658    0.001379   13.202247 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056314    0.546583    1.650134   14.852381 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.546730    0.009090   14.861470 v SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                             14.861470   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.727591   29.694635   library setup time
                                             29.694635   data required time
---------------------------------------------------------------------------------------------
                                             29.694635   data required time
                                            -14.861470   data arrival time
---------------------------------------------------------------------------------------------
                                             14.833164   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002754    0.840000    0.000000   10.180000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.840071    0.000037   10.180037 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001591    0.096084    1.528584   11.708622 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.096084    0.000032   11.708654 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002754    0.105186    1.191488   12.900142 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.105186    0.000083   12.900226 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035331    0.142304    0.359596   13.259821 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.142664    0.005229   13.265050 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046757    0.467102    1.611445   14.876495 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.467211    0.007313   14.883808 v SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                             14.883808   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.704796   29.717430   library setup time
                                             29.717430   data required time
---------------------------------------------------------------------------------------------
                                             29.717430   data required time
                                            -14.883808   data arrival time
---------------------------------------------------------------------------------------------
                                             14.833621   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002933    0.840000    0.000000   10.180000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.840077    0.000041   10.180041 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002422    0.103527    1.543253   11.723293 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.103527    0.000073   11.723367 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002144    0.100250    1.184452   12.907818 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.100250    0.000043   12.907861 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037743    0.149920    0.363339   13.271199 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.150294    0.005603   13.276802 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044870    0.451333    1.602922   14.879725 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.451424    0.006620   14.886344 v SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                             14.886344   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.699467   29.722759   library setup time
                                             29.722759   data required time
---------------------------------------------------------------------------------------------
                                             29.722759   data required time
                                            -14.886344   data arrival time
---------------------------------------------------------------------------------------------
                                             14.836414   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002775    0.840000    0.000000   10.180000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.840073    0.000038   10.180038 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001942    0.099291    1.534785   11.714823 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.099291    0.000058   11.714881 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003180    0.108929    1.200703   12.915584 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.108929    0.000101   12.915685 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013884    0.077252    0.298953   13.214638 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.077267    0.001139   13.215776 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055229    0.537660    1.635231   14.851007 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.537812    0.009106   14.860113 v SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                             14.860113   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.725353   29.696873   library setup time
                                             29.696873   data required time
---------------------------------------------------------------------------------------------
                                             29.696873   data required time
                                            -14.860113   data arrival time
---------------------------------------------------------------------------------------------
                                             14.836760   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003641    0.840000    0.000000   10.180000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.840114    0.000060   10.180059 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002100    0.100723    1.537591   11.717651 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.100723    0.000063   11.717714 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002387    0.102468    1.187349   12.905064 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.102468    0.000072   12.905135 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015230    0.081741    0.300281   13.205416 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.081757    0.001193   13.206609 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054678    0.533117    1.633508   14.840117 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.533301    0.009863   14.849979 v SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                             14.849979   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.724220   29.698006   library setup time
                                             29.698006   data required time
---------------------------------------------------------------------------------------------
                                             29.698006   data required time
                                            -14.849979   data arrival time
---------------------------------------------------------------------------------------------
                                             14.848025   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004115    0.840000    0.000000   10.180000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.840137    0.000072   10.180072 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002713    0.105485    1.548415   11.728487 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.105485    0.000086   11.728573 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002241    0.101199    1.187194   12.915767 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.101199    0.000045   12.915812 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032149    0.132301    0.349701   13.265512 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.132475    0.004515   13.270027 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044848    0.451049    1.594091   14.864119 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.451132    0.006423   14.870542 v SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                             14.870542   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.699369   29.722857   library setup time
                                             29.722857   data required time
---------------------------------------------------------------------------------------------
                                             29.722857   data required time
                                            -14.870542   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852314   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003401    0.840000    0.000000   10.180000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.840101    0.000053   10.180054 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002038    0.100161    1.536489   11.716543 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.100161    0.000061   11.716604 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002543    0.103581    1.189829   12.906433 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.103581    0.000052   12.906485 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.032689    0.100528    0.331476   13.237961 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.101135    0.005806   13.243767 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049102    0.485087    1.605723   14.849489 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.485257    0.009081   14.858570 v SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                             14.858570   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.710886   29.711340   library setup time
                                             29.711340   data required time
---------------------------------------------------------------------------------------------
                                             29.711340   data required time
                                            -14.858570   data arrival time
---------------------------------------------------------------------------------------------
                                             14.852770   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002339    0.840000    0.000000   10.180000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.840056    0.000029   10.180030 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002059    0.100345    1.536834   11.716864 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.100345    0.000060   11.716924 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003004    0.107331    1.198110   12.915034 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.107331    0.000091   12.915125 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.035482    0.106004    0.338052   13.253177 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.106616    0.006072   13.259249 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047024    0.469101    1.595701   14.854950 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.469203    0.007145   14.862095 v SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                             14.862095   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.705468   29.716759   library setup time
                                             29.716759   data required time
---------------------------------------------------------------------------------------------
                                             29.716759   data required time
                                            -14.862095   data arrival time
---------------------------------------------------------------------------------------------
                                             14.854663   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003412    0.840000    0.000000   10.180000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.840099    0.000052   10.180053 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002102    0.100736    1.537610   11.717663 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.100736    0.000064   11.717727 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002910    0.106514    1.196638   12.914365 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.106514    0.000089   12.914454 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.034428    0.103857    0.336384   13.250838 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.104163    0.005101   13.255939 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047185    0.470652    1.594809   14.850748 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.470783    0.008003   14.858751 v SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                             14.858751   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.706001   29.716225   library setup time
                                             29.716225   data required time
---------------------------------------------------------------------------------------------
                                             29.716225   data required time
                                            -14.858751   data arrival time
---------------------------------------------------------------------------------------------
                                             14.857474   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003113    0.840000    0.000000   10.180000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.840082    0.000043   10.180043 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002044    0.100212    1.536582   11.716625 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.100212    0.000060   11.716685 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002333    0.102065    1.186117   12.902802 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.102065    0.000068   12.902871 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.036845    0.147091    0.361921   13.264792 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.147334    0.005564   13.270357 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043141    0.436937    1.589972   14.860329 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.437015    0.006144   14.866472 v SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                             14.866472   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.694605   29.727621   library setup time
                                             29.727621   data required time
---------------------------------------------------------------------------------------------
                                             29.727621   data required time
                                            -14.866472   data arrival time
---------------------------------------------------------------------------------------------
                                             14.861148   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003462    0.840000    0.000000   10.180000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.840105    0.000055   10.180056 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001973    0.099567    1.535335   11.715390 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.099567    0.000059   11.715448 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002390    0.102490    1.186817   12.902266 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.102490    0.000048   12.902313 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.032981    0.101096    0.331561   13.233874 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.101621    0.005408   13.239282 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048086    0.476661    1.599346   14.838628 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.476810    0.008465   14.847093 v SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                             14.847093   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.708035   29.714191   library setup time
                                             29.714191   data required time
---------------------------------------------------------------------------------------------
                                             29.714191   data required time
                                            -14.847093   data arrival time
---------------------------------------------------------------------------------------------
                                             14.867098   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002726    0.840000    0.000000   10.180000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.840068    0.000036   10.180036 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002060    0.100355    1.536867   11.716903 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.100355    0.000044   11.716946 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003198    0.109106    1.201565   12.918511 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.109106    0.000100   12.918612 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.039505    0.114015    0.345339   13.263950 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.114839    0.007478   13.271428 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043544    0.440334    1.575975   14.847403 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.440460    0.007652   14.855055 v SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                             14.855055   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.695767   29.726460   library setup time
                                             29.726460   data required time
---------------------------------------------------------------------------------------------
                                             29.726460   data required time
                                            -14.855055   data arrival time
---------------------------------------------------------------------------------------------
                                             14.871404   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003101    0.840000    0.000000   10.180000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.840086    0.000045   10.180045 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001722    0.097286    1.530899   11.710944 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.097286    0.000051   11.710995 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002534    0.103499    1.188200   12.899195 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.103499    0.000076   12.899271 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014572    0.079524    0.298711   13.197983 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.079533    0.000965   13.198948 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050115    0.494979    1.602228   14.801176 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.495098    0.007821   14.808997 v SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                             14.808997   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.714207   29.708017   library setup time
                                             29.708017   data required time
---------------------------------------------------------------------------------------------
                                             29.708017   data required time
                                            -14.808997   data arrival time
---------------------------------------------------------------------------------------------
                                             14.899021   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002720    0.840000    0.000000   10.180000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.840067    0.000036   10.180036 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003563    0.112988    1.563361   11.743397 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.112988    0.000127   11.743524 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003945    0.117916    1.221297   12.964821 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.117916    0.000144   12.964965 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.010919    0.076029    0.299920   13.264885 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.076030    0.000495   13.265379 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042370    0.430328    1.549837   14.815216 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.430368    0.004651   14.819867 v SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                             14.819867   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.692361   29.729864   library setup time
                                             29.729864   data required time
---------------------------------------------------------------------------------------------
                                             29.729864   data required time
                                            -14.819867   data arrival time
---------------------------------------------------------------------------------------------
                                             14.909997   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.004003    0.840000    0.000000   10.180000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.840130    0.000068   10.180069 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001634    0.096481    1.529372   11.709441 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.096481    0.000033   11.709474 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002841    0.105901    1.193237   12.902710 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.105901    0.000085   12.902796 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012662    0.073380    0.293525   13.196321 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.073384    0.000660   13.196980 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047774    0.475305    1.584373   14.781353 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.475383    0.006398   14.787752 v SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                             14.787752   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.707554   29.714672   library setup time
                                             29.714672   data required time
---------------------------------------------------------------------------------------------
                                             29.714672   data required time
                                            -14.787752   data arrival time
---------------------------------------------------------------------------------------------
                                             14.926921   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002989    0.840000    0.000000   10.180000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.840083    0.000044   10.180044 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.099196    1.534604   11.714648 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.099196    0.000056   11.714705 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002041    0.099253    1.180412   12.895117 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.099253    0.000043   12.895159 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.011298    0.077624    0.292054   13.187214 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.077627    0.000620   13.187834 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046292    0.462986    1.576405   14.764238 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.463060    0.006203   14.770441 v SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                             14.770441   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.703395   29.718830   library setup time
                                             29.718830   data required time
---------------------------------------------------------------------------------------------
                                             29.718830   data required time
                                            -14.770441   data arrival time
---------------------------------------------------------------------------------------------
                                             14.948390   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.002662    0.840000    0.000000   10.180000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.840065    0.000034   10.180034 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002384    0.103288    1.542587   11.722621 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.103288    0.000073   11.722693 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001739    0.096340    1.177137   12.899831 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.096340    0.000035   12.899865 v input15/A (sky130_fd_sc_hd__buf_2)
     1    0.014918    0.092984    0.306271   13.206136 v input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.092993    0.001002   13.207138 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040422    0.414373    1.544581   14.751719 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.414431    0.005272   14.756991 v SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                             14.756991   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.686982   29.735243   library setup time
                                             29.735243   data required time
---------------------------------------------------------------------------------------------
                                             29.735243   data required time
                                            -14.756991   data arrival time
---------------------------------------------------------------------------------------------
                                             14.978252   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003013    0.840000    0.000000   10.180000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.840078    0.000041   10.180041 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002192    0.101554    1.539203   11.719244 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.101554    0.000063   11.719307 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002843    0.105952    1.195879   12.915186 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.105952    0.000091   12.915277 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.009020    0.068429    0.285535   13.200812 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.068431    0.000484   13.201297 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040328    0.413524    1.532482   14.733778 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.413562    0.004455   14.738234 v SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                             14.738234   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.686689   29.735537   library setup time
                                             29.735537   data required time
---------------------------------------------------------------------------------------------
                                             29.735537   data required time
                                            -14.738234   data arrival time
---------------------------------------------------------------------------------------------
                                             14.997302   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.610000   10.180000 v input external delay
     1    0.003479    0.840000    0.000000   10.180000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.840106    0.000055   10.180056 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001947    0.099340    1.534891   11.714947 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.099340    0.000058   11.715004 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001729    0.096244    1.174946   12.889951 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.096244    0.000035   12.889985 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.010458    0.074152    0.286923   13.176908 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.074153    0.000514   13.177423 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.030822    0.347298    1.459562   14.636986 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.347306    0.002185   14.639171 v SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                             14.639171   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.664328   29.757898   library setup time
                                             29.757898   data required time
---------------------------------------------------------------------------------------------
                                             29.757898   data required time
                                            -14.639171   data arrival time
---------------------------------------------------------------------------------------------
                                             15.118728   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004082    0.920000    0.000000    9.460000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.920140    0.000074    9.460073 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005491    0.131702    1.622750   11.082824 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.131702    0.000216   11.083039 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004089    0.120157    1.233432   12.316472 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.120157    0.000144   12.316616 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018186    0.073273    0.309917   12.626533 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.073318    0.001772   12.628304 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080989    0.750695    1.802452   14.430756 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.751305    0.020339   14.451095 v SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                             14.451095   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.572315   29.849913   library setup time
                                             29.849913   data required time
---------------------------------------------------------------------------------------------
                                             29.849913   data required time
                                            -14.451095   data arrival time
---------------------------------------------------------------------------------------------
                                             15.398817   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002698    0.920000    0.000000    9.460000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.920070    0.000037    9.460037 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001699    0.096984    1.562116   11.022153 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.096984    0.000050   11.022203 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003456    0.113211    1.204425   12.226628 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.113211    0.000114   12.226742 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019183    0.075678    0.309274   12.536016 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.075707    0.001473   12.537489 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.074915    0.699847    1.764328   14.301817 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.700310    0.017303   14.319120 v SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                             14.319120   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.561259   29.860968   library setup time
                                             29.860968   data required time
---------------------------------------------------------------------------------------------
                                             29.860968   data required time
                                            -14.319120   data arrival time
---------------------------------------------------------------------------------------------
                                             15.541847   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003180    0.920000    0.000000    9.460000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.920091    0.000048    9.460048 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002750    0.105668    1.580685   11.040733 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.105668    0.000083   11.040816 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002994    0.107277    1.200656   12.241472 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.107277    0.000093   12.241566 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.065623    0.167239    0.389030   12.630595 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.168299    0.010918   12.641514 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046562    0.465141    1.624196   14.265710 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.465213    0.006134   14.271844 v SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                             14.271844   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.508000   29.914227   library setup time
                                             29.914227   data required time
---------------------------------------------------------------------------------------------
                                             29.914227   data required time
                                            -14.271844   data arrival time
---------------------------------------------------------------------------------------------
                                             15.642382   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003983    0.920000    0.000000    9.460000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.920137    0.000072    9.460073 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002372    0.103095    1.574027   11.034100 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.103095    0.000075   11.034174 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003361    0.110727    1.205859   12.240032 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.110727    0.000110   12.240143 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.064389    0.164614    0.388859   12.629002 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.165615    0.010495   12.639496 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045407    0.455545    1.615093   14.254589 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.455603    0.005558   14.260147 v SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                             14.260147   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.505284   29.916941   library setup time
                                             29.916941   data required time
---------------------------------------------------------------------------------------------
                                             29.916941   data required time
                                            -14.260147   data arrival time
---------------------------------------------------------------------------------------------
                                             15.656794   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.004401    0.920000    0.000000    9.460000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.920127    0.000067    9.460067 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003351    0.110672    1.591286   11.051353 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.110672    0.000118   11.051471 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002938    0.106819    1.202226   12.253697 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.106819    0.000087   12.253784 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.056116    0.147306    0.373220   12.627004 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.148335    0.009929   12.636932 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045557    0.456761    1.607448   14.244381 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.456820    0.005614   14.249995 v SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                             14.249995   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.505628   29.916595   library setup time
                                             29.916595   data required time
---------------------------------------------------------------------------------------------
                                             29.916595   data required time
                                            -14.249995   data arrival time
---------------------------------------------------------------------------------------------
                                             15.666601   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003471    0.920000    0.000000    9.460000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.920098    0.000052    9.460052 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001708    0.097069    1.562291   11.022343 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.097069    0.000051   11.022393 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003331    0.110381    1.202245   12.224639 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.110381    0.000107   12.224745 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.052167    0.139216    0.368604   12.593349 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.139934    0.007947   12.601295 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046155    0.461800    1.607014   14.208309 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.461866    0.005870   14.214180 v SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                             14.214180   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.507054   29.915173   library setup time
                                             29.915173   data required time
---------------------------------------------------------------------------------------------
                                             29.915173   data required time
                                            -14.214180   data arrival time
---------------------------------------------------------------------------------------------
                                             15.700992   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002841    0.920000    0.000000    9.460000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.920068    0.000036    9.460035 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002644    0.104908    1.578804   11.038839 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.104908    0.000084   11.038924 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002888    0.106349    1.198378   12.237302 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.106349    0.000088   12.237391 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.042500    0.119819    0.349842   12.587232 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.120598    0.007522   12.594754 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044394    0.447167    1.585468   14.180222 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.447226    0.005499   14.185720 v SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                             14.185720   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.502917   29.919310   library setup time
                                             29.919310   data required time
---------------------------------------------------------------------------------------------
                                             29.919310   data required time
                                            -14.185720   data arrival time
---------------------------------------------------------------------------------------------
                                             15.733591   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003286    0.920000    0.000000    9.460000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.920096    0.000051    9.460051 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001772    0.097656    1.563423   11.023474 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.097656    0.000052   11.023526 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003195    0.109066    1.200140   12.223667 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.109066    0.000100   12.223767 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.044602    0.124070    0.354604   12.578372 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.124861    0.007764   12.586136 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044614    0.448954    1.589255   14.175391 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.449004    0.005182   14.180573 v SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                             14.180573   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.503419   29.918806   library setup time
                                             29.918806   data required time
---------------------------------------------------------------------------------------------
                                             29.918806   data required time
                                            -14.180573   data arrival time
---------------------------------------------------------------------------------------------
                                             15.738235   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.002977    0.920000    0.000000    9.460000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.920081    0.000043    9.460043 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001856    0.098419    1.564896   11.024939 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.098419    0.000054   11.024993 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002699    0.104761    1.191705   12.216699 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.104761    0.000081   12.216779 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.052493    0.139913    0.366108   12.582887 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.140814    0.008934   12.591822 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043004    0.435627    1.586365   14.178186 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.435677    0.005088   14.183274 v SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                             14.183274   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.499653   29.922571   library setup time
                                             29.922571   data required time
---------------------------------------------------------------------------------------------
                                             29.922571   data required time
                                            -14.183274   data arrival time
---------------------------------------------------------------------------------------------
                                             15.739297   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.890000    9.460000 v input external delay
     1    0.003429    0.920000    0.000000    9.460000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.920108    0.000057    9.460057 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001752    0.097468    1.563067   11.023124 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.097468    0.000051   11.023174 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002669    0.104521    1.190688   12.213862 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.104521    0.000079   12.213942 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.042767    0.120426    0.349189   12.563130 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.121208    0.007616   12.570746 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042239    0.429322    1.571267   14.142014 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.429370    0.005004   14.147017 v SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                             14.147017   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.497870   29.924355   library setup time
                                             29.924355   data required time
---------------------------------------------------------------------------------------------
                                             29.924355   data required time
                                            -14.147017   data arrival time
---------------------------------------------------------------------------------------------
                                             15.777339   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077567    0.059985    2.484218    9.018254 ^ SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.070961    0.026211    9.044465 ^ output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191278    0.342014    0.404384    9.448849 ^ output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.342089    0.004446    9.453296 ^ wbs_dat_o[30] (out)
                                              9.453296   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.453296   data arrival time
---------------------------------------------------------------------------------------------
                                             16.476704   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.073551    0.059134    2.483967    9.018003 ^ SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.066718    0.024187    9.042190 ^ output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190961    0.341442    0.402080    9.444269 ^ output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.341512    0.004287    9.448557 ^ wbs_dat_o[31] (out)
                                              9.448557   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.448557   data arrival time
---------------------------------------------------------------------------------------------
                                             16.481441   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069024    0.058578    2.483724    9.017760 ^ SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.062876    0.019705    9.037465 ^ output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191221    0.341909    0.400348    9.437814 ^ output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.341990    0.004607    9.442420 ^ wbs_dat_o[28] (out)
                                              9.442420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.442420   data arrival time
---------------------------------------------------------------------------------------------
                                             16.487577   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.069528    0.058673    2.483786    9.017821 ^ SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.063695    0.019744    9.037565 ^ output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190530    0.340492    0.400675    9.438241 ^ output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.340632    0.003492    9.441733 ^ wbs_dat_o[23] (out)
                                              9.441733   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.441733   data arrival time
---------------------------------------------------------------------------------------------
                                             16.488266   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064235    0.056907    2.482771    9.016808 ^ SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.060004    0.017282    9.034089 ^ output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191936    0.343141    0.399638    9.433727 ^ output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.343234    0.004952    9.438679 ^ wbs_dat_o[24] (out)
                                              9.438679   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.438679   data arrival time
---------------------------------------------------------------------------------------------
                                             16.491322   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.084056    0.063640    2.493478    9.027514 ^ SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.063640    0.005313    9.032826 ^ output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190468    0.342105    0.402067    9.434894 ^ output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.342149    0.003411    9.438304 ^ wbs_dat_o[1] (out)
                                              9.438304   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.438304   data arrival time
---------------------------------------------------------------------------------------------
                                             16.491693   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063967    0.056530    2.482791    9.016827 ^ SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.059013    0.018270    9.035096 ^ output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191153    0.341731    0.398650    9.433746 ^ output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.341801    0.004295    9.438042 ^ wbs_dat_o[29] (out)
                                              9.438042   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.438042   data arrival time
---------------------------------------------------------------------------------------------
                                             16.491957   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064279    0.057028    2.483088    9.017124 ^ SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.059840    0.016618    9.033742 ^ output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190787    0.341050    0.398924    9.432667 ^ output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.341106    0.003824    9.436490 ^ wbs_dat_o[19] (out)
                                              9.436490   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.436490   data arrival time
---------------------------------------------------------------------------------------------
                                             16.493509   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.066261    0.057750    2.483790    9.017826 ^ SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.061365    0.014002    9.031828 ^ output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190950    0.341362    0.399698    9.431526 ^ output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.341424    0.004043    9.435569 ^ wbs_dat_o[18] (out)
                                              9.435569   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435569   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494429   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065862    0.057518    2.483861    9.017897 ^ SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.060726    0.014064    9.031961 ^ output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.341441    0.399455    9.431416 ^ output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.341503    0.004045    9.435461 ^ wbs_dat_o[16] (out)
                                              9.435461   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435461   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494537   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078473    0.060588    2.491209    9.025245 ^ SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.060588    0.006787    9.032031 ^ output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190773    0.341064    0.399107    9.431138 ^ output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.341126    0.004039    9.435178 ^ wbs_dat_o[2] (out)
                                              9.435178   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435178   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494820   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.077587    0.060551    2.491069    9.025105 ^ SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.060551    0.006390    9.031494 ^ output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191077    0.341571    0.399474    9.430968 ^ output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.341633    0.004044    9.435012 ^ wbs_dat_o[3] (out)
                                              9.435012   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.435012   data arrival time
---------------------------------------------------------------------------------------------
                                             16.494987   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.064050    0.057126    2.483967    9.018003 ^ SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.059475    0.014370    9.032372 ^ output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190553    0.340605    0.398694    9.431067 ^ output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.340651    0.003493    9.434560 ^ wbs_dat_o[5] (out)
                                              9.434560   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.434560   data arrival time
---------------------------------------------------------------------------------------------
                                             16.495438   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063462    0.056964    2.483989    9.018024 ^ SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.059156    0.013705    9.031730 ^ output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191037    0.341497    0.398756    9.430485 ^ output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.341559    0.004045    9.434530 ^ wbs_dat_o[4] (out)
                                              9.434530   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.434530   data arrival time
---------------------------------------------------------------------------------------------
                                             16.495468   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062017    0.056057    2.482275    9.016311 ^ SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.059164    0.015127    9.031437 ^ output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190953    0.341358    0.398654    9.430092 ^ output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.341420    0.004043    9.434134 ^ wbs_dat_o[22] (out)
                                              9.434134   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.434134   data arrival time
---------------------------------------------------------------------------------------------
                                             16.495865   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076223    0.060580    2.490872    9.024907 ^ SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.060580    0.004765    9.029673 ^ output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191285    0.341994    0.399391    9.429063 ^ output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.342072    0.004534    9.433598 ^ wbs_dat_o[0] (out)
                                              9.433598   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433598   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496401   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.076476    0.059893    2.490555    9.024591 ^ SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.059893    0.005575    9.030167 ^ output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190962    0.341393    0.398932    9.429098 ^ output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.341458    0.004154    9.433251 ^ wbs_dat_o[27] (out)
                                              9.433251   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433251   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496746   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.061201    0.055812    2.482568    9.016603 ^ SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.058267    0.014015    9.030620 ^ output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191131    0.341696    0.398244    9.428864 ^ output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.341767    0.004333    9.433196 ^ wbs_dat_o[17] (out)
                                              9.433196   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.433196   data arrival time
---------------------------------------------------------------------------------------------
                                             16.496803   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058911    0.055066    2.482136    9.016171 ^ SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.056538    0.013757    9.029928 ^ output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191314    0.341988    0.397677    9.427605 ^ output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.342058    0.004298    9.431903 ^ wbs_dat_o[25] (out)
                                              9.431903   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.431903   data arrival time
---------------------------------------------------------------------------------------------
                                             16.498096   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058979    0.055274    2.482821    9.016857 ^ SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.056366    0.011302    9.028159 ^ output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190529    0.342208    0.398706    9.426865 ^ output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.342252    0.003411    9.430276 ^ wbs_dat_o[7] (out)
                                              9.430276   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.430276   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499723   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057110    0.054180    2.481156    9.015191 ^ SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.056181    0.013742    9.028934 ^ output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190949    0.341338    0.397231    9.426164 ^ output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.341400    0.004043    9.430207 ^ wbs_dat_o[20] (out)
                                              9.430207   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.430207   data arrival time
---------------------------------------------------------------------------------------------
                                             16.499790   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057744    0.054829    2.482579    9.016615 ^ SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.055649    0.010696    9.027311 ^ output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190730    0.342718    0.398559    9.425870 ^ output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.342769    0.003661    9.429531 ^ wbs_dat_o[8] (out)
                                              9.429531   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.429531   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500467   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.068352    0.057165    2.488030    9.022066 ^ SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.057165    0.004420    9.026485 ^ output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191639    0.342600    0.398073    9.424559 ^ output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.342685    0.004728    9.429286 ^ wbs_dat_o[26] (out)
                                              9.429286   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.429286   data arrival time
---------------------------------------------------------------------------------------------
                                             16.500711   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070384    0.058034    2.488589    9.022625 ^ SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.058034    0.004533    9.027158 ^ output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190644    0.340776    0.398005    9.425163 ^ output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.340827    0.003658    9.428821 ^ wbs_dat_o[21] (out)
                                              9.428821   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.428821   data arrival time
---------------------------------------------------------------------------------------------
                                             16.501177   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.056999    0.047261    2.482215    9.016252 ^ SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.055497    0.010865    9.027116 ^ output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191183    0.341765    0.397017    9.424133 ^ output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.341835    0.004294    9.428427 ^ wbs_dat_o[6] (out)
                                              9.428427   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.428427   data arrival time
---------------------------------------------------------------------------------------------
                                             16.501570   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051786    0.046003    2.481027    9.015062 ^ SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.052868    0.008776    9.023839 ^ output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191321    0.341971    0.395998    9.419837 ^ output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.342038    0.004217    9.424054 ^ wbs_dat_o[11] (out)
                                              9.424054   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.424054   data arrival time
---------------------------------------------------------------------------------------------
                                             16.505943   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.050895    0.046644    2.480868    9.014904 ^ SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.047185    0.007966    9.022870 ^ output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.341579    0.393149    9.416018 ^ output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.341641    0.004049    9.420068 ^ wbs_dat_o[10] (out)
                                              9.420068   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.420068   data arrival time
---------------------------------------------------------------------------------------------
                                             16.509930   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.047700    0.045170    2.479753    9.013789 ^ SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.045851    0.008030    9.021819 ^ output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191753    0.342801    0.392628    9.414447 ^ output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.342896    0.005001    9.419449 ^ wbs_dat_o[9] (out)
                                              9.419449   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.419449   data arrival time
---------------------------------------------------------------------------------------------
                                             16.510550   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045469    0.045457    2.479203    9.013238 ^ SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.045740    0.006772    9.020011 ^ output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190493    0.340443    0.392080    9.412091 ^ output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.340489    0.003492    9.415584 ^ wbs_dat_o[12] (out)
                                              9.415584   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.415584   data arrival time
---------------------------------------------------------------------------------------------
                                             16.514416   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040037    0.045359    2.477553    9.011589 ^ SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.045359    0.005318    9.016907 ^ output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191376    0.342054    0.392410    9.409316 ^ output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.342125    0.004326    9.413643 ^ wbs_dat_o[13] (out)
                                              9.413643   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.413643   data arrival time
---------------------------------------------------------------------------------------------
                                             16.516357   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.038310    0.046976    2.477049    9.011085 ^ SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.046976    0.004670    9.015755 ^ output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190937    0.341281    0.392828    9.408583 ^ output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.341343    0.004043    9.412625 ^ wbs_dat_o[14] (out)
                                              9.412625   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.412625   data arrival time
---------------------------------------------------------------------------------------------
                                             16.517372   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001370    6.124537 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.393682    6.518220 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.015816    6.534036 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.029866    0.043418    2.474205    9.008241 ^ SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.043418    0.003332    9.011572 ^ output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191053    0.341477    0.391202    9.402774 ^ output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.341543    0.004155    9.406929 ^ wbs_dat_o[15] (out)
                                              9.406929   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock network delay (propagated)
                                 -0.100000   29.549999   clock uncertainty
                                  0.000000   29.549999   clock reconvergence pessimism
                                 -3.620000   25.929998   output external delay
                                             25.929998   data required time
---------------------------------------------------------------------------------------------
                                             25.929998   data required time
                                             -9.406929   data arrival time
---------------------------------------------------------------------------------------------
                                             16.523069   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192928    0.032953   11.985469 v SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                             11.985469   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611785   29.810442   library setup time
                                             29.810442   data required time
---------------------------------------------------------------------------------------------
                                             29.810442   data required time
                                            -11.985469   data arrival time
---------------------------------------------------------------------------------------------
                                             17.824972   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192814    0.032751   11.985267 v SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                             11.985267   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611742   29.810484   library setup time
                                             29.810484   data required time
---------------------------------------------------------------------------------------------
                                             29.810484   data required time
                                            -11.985267   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825218   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192588    0.032345   11.984860 v SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                             11.984860   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611657   29.810570   library setup time
                                             29.810570   data required time
---------------------------------------------------------------------------------------------
                                             29.810570   data required time
                                            -11.984860   data arrival time
---------------------------------------------------------------------------------------------
                                             17.825710   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.192290    0.031800   11.984316 v SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                             11.984316   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611544   29.810682   library setup time
                                             29.810682   data required time
---------------------------------------------------------------------------------------------
                                             29.810682   data required time
                                            -11.984316   data arrival time
---------------------------------------------------------------------------------------------
                                             17.826366   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191840    0.030961   11.983477 v SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                             11.983477   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611373   29.810854   library setup time
                                             29.810854   data required time
---------------------------------------------------------------------------------------------
                                             29.810854   data required time
                                            -11.983477   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827375   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.201328    0.040363   11.979423 v SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                             11.979423   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614969   29.807259   library setup time
                                             29.807259   data required time
---------------------------------------------------------------------------------------------
                                             29.807259   data required time
                                            -11.979423   data arrival time
---------------------------------------------------------------------------------------------
                                             17.827835   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.201194    0.040169   11.979228 v SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                             11.979228   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614918   29.807308   library setup time
                                             29.807308   data required time
---------------------------------------------------------------------------------------------
                                             29.807308   data required time
                                            -11.979228   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828079   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.200940    0.039801   11.978860 v SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                             11.978860   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614822   29.807404   library setup time
                                             29.807404   data required time
---------------------------------------------------------------------------------------------
                                             29.807404   data required time
                                            -11.978860   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828545   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.191248    0.029821   11.982337 v SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                             11.982337   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.611149   29.811077   library setup time
                                             29.811077   data required time
---------------------------------------------------------------------------------------------
                                             29.811077   data required time
                                            -11.982337   data arrival time
---------------------------------------------------------------------------------------------
                                             17.828739   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.200540    0.039213   11.978272 v SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                             11.978272   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614670   29.807556   library setup time
                                             29.807556   data required time
---------------------------------------------------------------------------------------------
                                             29.807556   data required time
                                            -11.978272   data arrival time
---------------------------------------------------------------------------------------------
                                             17.829283   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.190656    0.028634   11.981150 v SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                             11.981150   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610925   29.811300   library setup time
                                             29.811300   data required time
---------------------------------------------------------------------------------------------
                                             29.811300   data required time
                                            -11.981150   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830151   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.199952    0.038334   11.977393 v SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                             11.977393   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614447   29.807777   library setup time
                                             29.807777   data required time
---------------------------------------------------------------------------------------------
                                             29.807777   data required time
                                            -11.977393   data arrival time
---------------------------------------------------------------------------------------------
                                             17.830385   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.199352    0.037415   11.976475 v SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                             11.976475   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.614220   29.808004   library setup time
                                             29.808004   data required time
---------------------------------------------------------------------------------------------
                                             29.808004   data required time
                                            -11.976475   data arrival time
---------------------------------------------------------------------------------------------
                                             17.831530   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.002970    0.180000    0.000000    8.740000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.180081    0.000043    8.740043 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002055    0.099540    1.221999    9.962042 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.099540    0.000062    9.962104 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010805    0.183605    1.298977   11.261082 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.183893    0.000411   11.261493 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.065010    0.081316    0.328728   11.590220 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.085946    0.015485   11.605705 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.194495    0.184186    0.346811   11.952516 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.189644    0.026472   11.978988 v SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                             11.978988   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610541   29.811686   library setup time
                                             29.811686   data required time
---------------------------------------------------------------------------------------------
                                             29.811686   data required time
                                            -11.978988   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832697   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.198614    0.036254   11.975312 v SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                             11.975312   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.613940   29.808285   library setup time
                                             29.808285   data required time
---------------------------------------------------------------------------------------------
                                             29.808285   data required time
                                            -11.975312   data arrival time
---------------------------------------------------------------------------------------------
                                             17.832972   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.003040    0.180000    0.000000    8.740000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.180084    0.000044    8.740044 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001696    0.095927    1.215606    9.955650 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.095927    0.000049    9.955699 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010460    0.180072    1.293002   11.248701 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.180072    0.000416   11.249117 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.069017    0.084320    0.329022   11.578138 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.089327    0.016506   11.594645 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.198157    0.188093    0.344414   11.939059 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.197322    0.034126   11.973186 v SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                             11.973186   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.613451   29.808775   library setup time
                                             29.808775   data required time
---------------------------------------------------------------------------------------------
                                             29.808775   data required time
                                            -11.973186   data arrival time
---------------------------------------------------------------------------------------------
                                             17.835590   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.239005    0.064115   11.940204 v SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                             11.940204   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.629247   29.792978   library setup time
                                             29.792978   data required time
---------------------------------------------------------------------------------------------
                                             29.792978   data required time
                                            -11.940204   data arrival time
---------------------------------------------------------------------------------------------
                                             17.852774   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.238819    0.063901   11.939990 v SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                             11.939990   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.629176   29.793049   library setup time
                                             29.793049   data required time
---------------------------------------------------------------------------------------------
                                             29.793049   data required time
                                            -11.939990   data arrival time
---------------------------------------------------------------------------------------------
                                             17.853058   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.237764    0.062687   11.938776 v SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                             11.938776   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.628777   29.793449   library setup time
                                             29.793449   data required time
---------------------------------------------------------------------------------------------
                                             29.793449   data required time
                                            -11.938776   data arrival time
---------------------------------------------------------------------------------------------
                                             17.854673   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.236601    0.061331   11.937420 v SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                             11.937420   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.628336   29.793890   library setup time
                                             29.793890   data required time
---------------------------------------------------------------------------------------------
                                             29.793890   data required time
                                            -11.937420   data arrival time
---------------------------------------------------------------------------------------------
                                             17.856468   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.235179    0.059654   11.935742 v SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                             11.935742   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.627797   29.794430   library setup time
                                             29.794430   data required time
---------------------------------------------------------------------------------------------
                                             29.794430   data required time
                                            -11.935742   data arrival time
---------------------------------------------------------------------------------------------
                                             17.858686   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.234277    0.058575   11.934665 v SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                             11.934665   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.627455   29.794769   library setup time
                                             29.794769   data required time
---------------------------------------------------------------------------------------------
                                             29.794769   data required time
                                            -11.934665   data arrival time
---------------------------------------------------------------------------------------------
                                             17.860107   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.233094    0.057145   11.933234 v SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                             11.933234   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.627007   29.795219   library setup time
                                             29.795219   data required time
---------------------------------------------------------------------------------------------
                                             29.795219   data required time
                                            -11.933234   data arrival time
---------------------------------------------------------------------------------------------
                                             17.861986   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004471    0.180000    0.000000    8.740000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.180160    0.000084    8.740085 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002633    0.104643    1.232325    9.972410 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.104643    0.000084    9.972494 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009551    0.170849    1.286648   11.259142 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.170849    0.000310   11.259453 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023252    0.050147    0.289675   11.549128 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.050204    0.002336   11.551463 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.222378    0.208554    0.324626   11.876089 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.231532    0.055226   11.931314 v SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                             11.931314   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.626415   29.795811   library setup time
                                             29.795811   data required time
---------------------------------------------------------------------------------------------
                                             29.795811   data required time
                                            -11.931314   data arrival time
---------------------------------------------------------------------------------------------
                                             17.864496   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.190359    0.029665   11.912439 v SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                             11.912439   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610812   29.811415   library setup time
                                             29.811415   data required time
---------------------------------------------------------------------------------------------
                                             29.811415   data required time
                                            -11.912439   data arrival time
---------------------------------------------------------------------------------------------
                                             17.898975   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.190248    0.029442   11.912216 v SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                             11.912216   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610770   29.811457   library setup time
                                             29.811457   data required time
---------------------------------------------------------------------------------------------
                                             29.811457   data required time
                                            -11.912216   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899240   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.190049    0.029041   11.911815 v SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                             11.911815   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610694   29.811531   library setup time
                                             29.811531   data required time
---------------------------------------------------------------------------------------------
                                             29.811531   data required time
                                            -11.911815   data arrival time
---------------------------------------------------------------------------------------------
                                             17.899715   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.189732    0.028389   11.911163 v SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                             11.911163   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610574   29.811653   library setup time
                                             29.811653   data required time
---------------------------------------------------------------------------------------------
                                             29.811653   data required time
                                            -11.911163   data arrival time
---------------------------------------------------------------------------------------------
                                             17.900490   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.189276    0.027421   11.910195 v SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                             11.910195   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610401   29.811823   library setup time
                                             29.811823   data required time
---------------------------------------------------------------------------------------------
                                             29.811823   data required time
                                            -11.910195   data arrival time
---------------------------------------------------------------------------------------------
                                             17.901627   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.188834    0.026449   11.909224 v SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                             11.909224   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.610234   29.811991   library setup time
                                             29.811991   data required time
---------------------------------------------------------------------------------------------
                                             29.811991   data required time
                                            -11.909224   data arrival time
---------------------------------------------------------------------------------------------
                                             17.902767   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.188212    0.025010   11.907784 v SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                             11.907784   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.609998   29.812227   library setup time
                                             29.812227   data required time
---------------------------------------------------------------------------------------------
                                             29.812227   data required time
                                            -11.907784   data arrival time
---------------------------------------------------------------------------------------------
                                             17.904444   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.170000    8.740000 v input external delay
     1    0.004094    0.180000    0.000000    8.740000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.180143    0.000075    8.740075 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002160    0.100593    1.223902    9.963977 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.100593    0.000064    9.964041 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009593    0.171263    1.285063   11.249104 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.171263    0.000338   11.249441 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.029027    0.054688    0.295513   11.544953 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.054905    0.002923   11.547876 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.194689    0.183350    0.334897   11.882774 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.186881    0.021588   11.904363 v SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                             11.904363   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.609494   29.812733   library setup time
                                             29.812733   data required time
---------------------------------------------------------------------------------------------
                                             29.812733   data required time
                                            -11.904363   data arrival time
---------------------------------------------------------------------------------------------
                                             17.908371   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  3.740000    9.310000 v input external delay
     1    0.003567    0.140000    0.000000    9.310000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.140097    0.000051    9.310051 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003140    0.108846    1.220851   10.530902 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.108846    0.000107   10.531010 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.018916    0.201222    0.433159   10.964169 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.201227    0.001415   10.965584 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.076315    0.238388    0.289127   11.254710 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.238505    0.004577   11.259287 ^ SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                             11.259287   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   30.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   30.507914 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   30.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   30.422226   clock uncertainty
                                  0.000000   30.422226   clock reconvergence pessimism
                                 -0.489000   29.933226   library setup time
                                             29.933226   data required time
---------------------------------------------------------------------------------------------
                                             29.933226   data required time
                                            -11.259287   data arrival time
---------------------------------------------------------------------------------------------
                                             18.673939   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.009722    6.132890 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.256246    6.389136 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000964    6.390100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014392    0.217868    0.794827    7.184927 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.217868    0.000302    7.185229 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003294    0.074161    0.437072    7.622301 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.074161    0.000109    7.622410 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.622410   data arrival time

                                 25.000000   25.000000   clock clk (rise edge)
                                  4.650000   29.650000   clock source latency
     1    0.068649    0.610000    0.000000   29.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010401   29.660398 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   30.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.008797   30.159283 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.231839   30.391121 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000874   30.391996 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.100000   30.291998   clock uncertainty
                                  0.998012   31.290009   clock reconvergence pessimism
                                 -0.281038   31.008974   library setup time
                                             31.008974   data required time
---------------------------------------------------------------------------------------------
                                             31.008974   data required time
                                             -7.622410   data arrival time
---------------------------------------------------------------------------------------------
                                             23.386562   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.068649    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.011496    5.581496 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.541672    6.123168 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.138469    0.009722    6.132890 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.013811    0.059724    0.256246    6.389136 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.059725    0.000964    6.390100 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.013521    0.164936    0.872058    7.262158 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.164936    0.000540    7.262698 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190902    0.173286    0.406651    7.669349 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.173373    0.003740    7.673089 v wbs_ack_o (out)
                                              7.673089   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock network delay (propagated)
                                 -0.100000   54.550003   clock uncertainty
                                  0.000000   54.550003   clock reconvergence pessimism
                                 -8.410000   46.139996   output external delay
                                             46.139996   data required time
---------------------------------------------------------------------------------------------
                                             46.139996   data required time
                                             -7.673089   data arrival time
---------------------------------------------------------------------------------------------
                                             38.466908   slack (MET)


Startpoint: wbs_cyc_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  4.740000   10.310000 ^ input external delay
     1    0.003309    0.170000    0.000000   10.310000 ^ wbs_cyc_i (in)
                                                         wbs_cyc_i (net)
                      0.170100    0.000052   10.310053 ^ hold97/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.089809    1.132101   11.442153 ^ hold97/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net189 (net)
                      0.089809    0.000076   11.442229 ^ input12/A (sky130_fd_sc_hd__buf_1)
     2    0.011125    0.221658    0.280966   11.723196 ^ input12/X (sky130_fd_sc_hd__buf_1)
                                                         net12 (net)
                      0.221658    0.000598   11.723794 ^ _4_/A (sky130_fd_sc_hd__and2_4)
     1    0.101386    0.465809    0.690694   12.414488 ^ _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.466133    0.007467   12.421954 ^ SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                             12.421954   data arrival time

                                 50.000000   50.000000   clock clk (rise edge)
                                  4.650000   54.650002   clock source latency
     1    0.068649    0.610000    0.000000   54.650002 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.631896    0.010399   54.660400 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.067949    0.137215    0.490086   55.150486 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.137215    0.001240   55.151726 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.134833    0.226948    0.356188   55.507912 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.228471    0.014310   55.522224 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                 -0.100000   55.422226   clock uncertainty
                                  0.000000   55.422226   clock reconvergence pessimism
                                 -1.293176   54.129047   library setup time
                                             54.129047   data required time
---------------------------------------------------------------------------------------------
                                             54.129047   data required time
                                            -12.421954   data arrival time
---------------------------------------------------------------------------------------------
                                             41.707092   slack (MET)



