
---------- Begin Simulation Statistics ----------
final_tick                               164633644358500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  24161                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827536                       # Number of bytes of host memory used
host_op_rate                                    41654                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   413.89                       # Real time elapsed on the host
host_tick_rate                               70109807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000012                       # Number of instructions simulated
sim_ops                                      17240056                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029018                       # Number of seconds simulated
sim_ticks                                 29017714750                       # Number of ticks simulated
system.cpu.Branches                                 3                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            21                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           5                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           2                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          11                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               21                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         21                       # Number of busy cycles
system.cpu.num_cc_register_reads                   15                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  10                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    21                       # Number of integer alu accesses
system.cpu.num_int_insts                           21                       # number of integer instructions
system.cpu.num_int_register_reads                  45                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 16                       # number of times the integer registers were written
system.cpu.num_load_insts                           5                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          2                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        14     66.67%     66.67% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     66.67% # Class of executed instruction
system.cpu.op_class::MemRead                        5     23.81%     90.48% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      9.52%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         21                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       634769                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1272008                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      6590534                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       566597                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      7088799                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      2749274                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      6590534                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      3841260                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         7248606                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           85265                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted       386508                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          17784760                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         11505283                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       566619                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            2476523                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1018489                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     19869419                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       17240035                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     54933138                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.313837                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.284161                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     50120885     91.24%     91.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      1680698      3.06%     94.30% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       365624      0.67%     94.96% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       941322      1.71%     96.68% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       412665      0.75%     97.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       225510      0.41%     97.84% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        97614      0.18%     98.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        70331      0.13%     98.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1018489      1.85%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     54933138                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls         5900                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          17177963                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               3454881                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        56255      0.33%      0.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     13093978     75.95%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          808      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.28% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3454881     20.04%     96.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       634113      3.68%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     17240035                       # Class of committed instruction
system.switch_cpus.commit.refs                4088994                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              17240035                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.803540                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.803540                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      48722997                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       44769315                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          2426948                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           4838842                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         567597                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       1475177                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             5396131                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                786387                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              987916                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 25668                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             7248606                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           2504966                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              54661719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        121479                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               29915682                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          135                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles         1135194                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.124900                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      2802094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      2834539                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.515473                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     58031567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.891879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.325877                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         49484298     85.27%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           398779      0.69%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           586054      1.01%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           548197      0.94%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           869344      1.50%     89.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           983348      1.69%     91.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           379158      0.65%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           386525      0.67%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          4395864      7.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     58031567                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_writes               56                       # number of floating regfile writes
system.switch_cpus.idleCycles                    3841                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       743602                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3773386                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.616374                       # Inst execution rate
system.switch_cpus.iew.exec_refs             12106599                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             987788                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24284392                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       6771043                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        74982                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1494064                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     37090418                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      11118811                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1280899                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      35771505                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         236496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       5064070                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         567597                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       5457990                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked       600659                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       115127                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          854                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1409                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      3316162                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       859951                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1409                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       591389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       152213                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          30822641                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28991354                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.685472                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          21128046                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.499546                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29137202                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         49052271                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        24000980                       # number of integer regfile writes
system.switch_cpus.ipc                       0.172309                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.172309                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       340390      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      24284205     65.54%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1065      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     66.46% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     11369342     30.68%     97.15% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1057402      2.85%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       37052404                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1474679                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.039800                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          288098     19.54%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     19.54% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1145370     77.67%     97.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         41211      2.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38186693                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    134070384                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28991354                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     56941960                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           37090418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          37052404                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     19850383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       459330                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     27169627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     58031567                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.638487                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.570291                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     46638577     80.37%     80.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3251685      5.60%     85.97% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1671914      2.88%     88.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1535982      2.65%     91.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1827252      3.15%     94.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1256473      2.17%     96.81% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1030122      1.78%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       479656      0.83%     99.41% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       339906      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     58031567                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.638445                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             2504989                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       478727                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       548384                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      6771043                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1494064                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        20988357                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 58035408                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        36277740                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      21411880                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        5179972                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          3112995                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        9951563                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        249905                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     107850800                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       41958226                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     51107513                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           5328882                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         129780                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         567597                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      12739125                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         29695630                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups     57903594                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles         5222                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         6672                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           7623248                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         6644                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             91024103                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            77351523                       # The number of ROB writes
system.switch_cpus.timesIdled                      50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       956120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       577474                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1913326                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         577474                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             629614                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78196                       # Transaction distribution
system.membus.trans_dist::CleanEvict           556573                       # Transaction distribution
system.membus.trans_dist::ReadExReq              7625                       # Transaction distribution
system.membus.trans_dist::ReadExResp             7625                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        629614                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1909247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1909247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1909247                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     45787840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     45787840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                45787840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            637239                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  637239    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              637239                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1740217500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3540346250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.2                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29017714750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            936373                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       375747                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1288133                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            62                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       936311                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2870408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2870532                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         3968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     80300480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               80304448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          707760                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5004544                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1664966                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.475964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1087492     65.32%     65.32% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 577474     34.68%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1664966                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1254211000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1435708500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             91999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       319967                       # number of demand (read+write) hits
system.l2.demand_hits::total                   319967                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       319967                       # number of overall hits
system.l2.overall_hits::total                  319967                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  5                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           61                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       637172                       # number of demand (read+write) misses
system.l2.demand_misses::total                 637239                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 1                       # number of overall misses
system.l2.overall_misses::.cpu.data                 5                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           61                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       637172                       # number of overall misses
system.l2.overall_misses::total                637239                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      5067500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  63699666000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      63704733500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      5067500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  63699666000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     63704733500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                5                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           61                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       957139                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               957206                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               5                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           61                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       957139                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              957206                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.665705                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.665728                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.665705                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.665728                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 83073.770492                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 99972.481528                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99969.922588                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 83073.770492                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99972.481528                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99969.922588                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78196                       # number of writebacks
system.l2.writebacks::total                     78196                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       637172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            637233                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       637172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           637233                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      4457500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  57327946000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  57332403500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      4457500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  57327946000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  57332403500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.665705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.665722                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.665705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.665722                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 73073.770492                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89972.481528                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89970.863876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 73073.770492                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89972.481528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89970.863876                       # average overall mshr miss latency
system.l2.replacements                         707760                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       297551                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           297551                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       297551                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       297551                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       504483                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        504483                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        13208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13208                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         7625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                7625                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    633466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     633466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        20833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.366006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.366006                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83077.508197                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83077.508197                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         7625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           7625                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    557216000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    557216000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.366006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.366006                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73077.508197                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73077.508197                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      5067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      5067500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           61                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             62                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 83073.770492                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81733.870968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           61                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      4457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      4457500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.983871                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 73073.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73073.770492                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       306759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            306759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       629547                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          629552                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  63066200000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  63066200000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       936306                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        936311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.672373                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.672375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100177.111479                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100176.315856                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       629547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       629547                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  56770730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  56770730000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.672373                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.672370                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90177.111479                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90177.111479                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2045.689595                       # Cycle average of tags in use
system.l2.tags.total_refs                     1163406                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    707760                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.643786                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              164604626644500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     240.272374                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.003806                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.570986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.322044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1804.520385                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.117320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.881113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998872                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          479                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          745                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          353                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16016416                       # Number of tag accesses
system.l2.tags.data_accesses                 16016416                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst         3904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     40779008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           40783296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          3968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5004544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5004544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst           61                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       637172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              637239                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78196                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78196                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst              2206                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             11028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst       134539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1405314249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1405462020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst         2206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst       134539                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           136744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      172465132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            172465132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      172465132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst             2206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            11028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst       134539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1405314249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1577927152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     77956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        61.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    635406.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366043750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1252913                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73161                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      637233                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78196                       # Number of write requests accepted
system.mem_ctrls.readBursts                    637233                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78196                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1766                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   240                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             41288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             40084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             39194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             39429                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             39123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             39123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            40009                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            39765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            40977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            41293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4849                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4803                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4531                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4706                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5010                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  19042298000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 3177335000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30957304250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29965.83                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48715.83                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   100973                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   30732                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 15.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                39.42                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                637233                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78196                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  211662                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  235479                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  153160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   35162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4983                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       581678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.491041                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.047228                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.196547                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       507405     87.23%     87.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        61154     10.51%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8965      1.54%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2455      0.42%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          938      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          396      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          173      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           87      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       581678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     131.183433                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.162707                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    184.383949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3685     76.12%     76.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          278      5.74%     81.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          327      6.75%     88.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          257      5.31%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          173      3.57%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           72      1.49%     98.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           25      0.52%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           16      0.33%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            3      0.06%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.098327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.091971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.474384                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4617     95.37%     95.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.81%     96.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              126      2.60%     98.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               53      1.09%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.10%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               40669888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  113024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4987648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                40782912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5004544                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1401.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       171.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1405.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    172.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29016274000                       # Total gap between requests
system.mem_ctrls.avgGap                      40557.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         3904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     40665984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4987648                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 134538.506344645895                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1401419248.564361810684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 171882866.827064663172                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst           61                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       637172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78196                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      1948500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  30955355750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 710743676250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     31942.62                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48582.42                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9089258.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2079032340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1105001535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2273233200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          203005800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2290148640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      12883759590                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        293261280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        21127442385                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        728.087741                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    656233250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    968760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  27392710750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2074262820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1102466475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2264001180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          203799240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2290148640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      12843893790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        326866560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        21105438705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        727.329457                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    743399250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    968760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27305544750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    29017704000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      2504850                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2504860                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2504850                       # number of overall hits
system.cpu.icache.overall_hits::total         2504860                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      2504966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2504977                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2504966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2504977                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000047                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000047                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70376.068376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70376.068376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5160000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84590.163934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84590.163934                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2504850                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2504860                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2504966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2504977                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000047                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70376.068376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84590.163934                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.010909                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000176                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.010732                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000021                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5010016                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5010016                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      3553757                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3553759                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      3553757                       # number of overall hits
system.cpu.dcache.overall_hits::total         3553759                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2026144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2026149                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2026144                       # number of overall misses
system.cpu.dcache.overall_misses::total       2026149                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 136371096435                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 136371096435                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 136371096435                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 136371096435                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      5579901                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5579908                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5579901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5579908                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.363115                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.363115                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.363115                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.363115                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 67305.727744                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67305.561652                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 67305.727744                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67305.561652                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     22262643                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          244                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            612350                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.356076                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    48.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       297551                       # number of writebacks
system.cpu.dcache.writebacks::total            297551                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      1069005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1069005                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      1069005                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1069005                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       957139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       957139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       957139                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       957139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  68639093999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68639093999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  68639093999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68639093999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.171533                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.171533                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.171533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.171533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71712.775259                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71712.775259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71712.775259                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71712.775259                       # average overall mshr miss latency
system.cpu.dcache.replacements                 956120                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2940584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2940584                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2005204                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2005209                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 135541255500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 135541255500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4945788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4945793                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.405437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.405437                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 67594.746220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67594.577672                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      1068564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1068564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       936640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       936640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  67835797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67835797000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.189381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.189381                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 72424.620986                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72424.620986                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       613173                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         613175                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        20940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20940                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    829840935                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    829840935                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       634113                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       634115                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033023                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39629.462034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39629.462034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          441                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        20499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20499                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    803296999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    803296999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.032327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032327                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 39187.131031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39187.131031                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164633644358500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.180357                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4504587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            956120                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.711320                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.180356                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000176                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          426                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          572                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          12116960                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         12116960                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               164719090072500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  32443                       # Simulator instruction rate (inst/s)
host_mem_usage                                 827668                       # Number of bytes of host memory used
host_op_rate                                    56013                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1232.94                       # Real time elapsed on the host
host_tick_rate                               69302139                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000011                       # Number of instructions simulated
sim_ops                                      69061505                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085446                       # Number of seconds simulated
sim_ticks                                 85445714000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1840455                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3681291                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     20057899                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect      1686504                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     21505922                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      8443550                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     20057899                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses     11614349                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        21970547                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          251040                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted      1135928                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          53708529                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         34772497                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts      1686504                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            7428038                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       3011837                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts     60754775                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     29999999                       # Number of instructions committed
system.switch_cpus.commit.committedOps       51821449                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    161466067                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.320943                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.295457                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    146975833     91.03%     91.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      5059038      3.13%     94.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      1083209      0.67%     94.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      2860814      1.77%     96.60% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1217545      0.75%     97.36% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       711220      0.44%     97.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       333422      0.21%     98.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       213149      0.13%     98.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      3011837      1.87%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    161466067                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        18128                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          51631826                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              10399636                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass       175017      0.34%      0.34% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     39312330     75.86%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         2306      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     76.20% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     10399636     20.07%     96.27% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite      1932160      3.73%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     51821449                       # Class of committed instruction
system.switch_cpus.commit.refs               12331796                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            29999999                       # Number of Instructions Simulated
system.switch_cpus.committedOps              51821449                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       5.696381                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 5.696381                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     142868110                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      135256764                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7248878                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles          14679074                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles        1689295                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       4406071                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            16446453                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses               2326466                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             2984040                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                 70360                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            21970547                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           7558118                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             160782344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes        358230                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts               90225858                       # Number of instructions fetch has processed
system.switch_cpus.fetch.SquashCycles         3378590                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.128564                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      8419789                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      8694590                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.527972                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    170891428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.914577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.349564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        145049792     84.88%     84.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          1194133      0.70%     85.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          1818559      1.06%     86.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          1643411      0.96%     87.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          2600004      1.52%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2969633      1.74%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1237289      0.72%     91.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1168901      0.68%     92.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         13209706      7.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    170891428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts      2205380                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         11402251                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.625734                       # Inst execution rate
system.switch_cpus.iew.exec_refs             35236721                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2982001                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        72582687                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      20613649                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts       207290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4483188                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    112517747                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      32254720                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      3780451                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     106932603                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         704701                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      14309460                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        1689295                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      15477241                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1690768                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       356725                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2602                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4572                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads     10213991                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores      2551024                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4572                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1734801                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       470579                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          93882638                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              87834158                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.683817                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          64198563                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.513976                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               88274610                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        145646927                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        72770810                       # number of integer regfile writes
system.switch_cpus.ipc                       0.175550                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.175550                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      1019667      0.92%      0.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      73509981     66.40%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         3244      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     67.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     32996129     29.80%     97.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3184034      2.88%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      110713055                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             4139093                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.037386                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          861584     20.82%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     20.82% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3162109     76.40%     97.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        115400      2.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      113832481                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    397883250                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     87834158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    173217283                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          112517747                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         110713055                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     60696195                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued      1426620                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined     83190037                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    170891428                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.647856                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.583660                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    136954054     80.14%     80.14% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      9625640      5.63%     85.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5022425      2.94%     88.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      4621100      2.70%     91.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      5355621      3.13%     94.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      3724342      2.18%     96.73% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      3065197      1.79%     98.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      1440503      0.84%     99.37% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1082546      0.63%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    170891428                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.647856                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             7558118                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads      1413099                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1535852                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     20613649                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4483188                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        62157624                       # number of misc regfile reads
system.switch_cpus.numCycles                170891428                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       107438354                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      64269548                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents       14817012                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          9292334                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents       28004697                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        745799                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     326365085                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      126914063                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    154701277                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          16137006                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         402696                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles        1689295                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles      36318651                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         90431604                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.int_rename_lookups    175143800                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles        15788                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts        20207                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          22728439                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts        20131                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            271030454                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           234680876                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2802553                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1663079                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5605106                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1663079                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1818700                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       237857                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1602598                       # Transaction distribution
system.membus.trans_dist::ReadExReq             22136                       # Transaction distribution
system.membus.trans_dist::ReadExResp            22136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1818700                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      5522127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5522127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5522127                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    133036352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    133036352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               133036352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1840836                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1840836    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1840836                       # Request fanout histogram
system.membus.reqLayer2.occupancy          5100398500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        10222623750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.0                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  85445714000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2733253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1176640                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3687488                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            69300                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           69300                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2733253                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8407659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8407659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    239445504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              239445504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2061575                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15222848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4864128                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.341907                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.474349                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3201049     65.81%     65.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1663079     34.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4864128                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3741336000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4203829500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data       961717                       # number of demand (read+write) hits
system.l2.demand_hits::total                   961717                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       961717                       # number of overall hits
system.l2.overall_hits::total                  961717                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1840836                       # number of demand (read+write) misses
system.l2.demand_misses::total                1840836                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1840836                       # number of overall misses
system.l2.overall_misses::total               1840836                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 183882086000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     183882086000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 183882086000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    183882086000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2802553                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2802553                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2802553                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2802553                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.656843                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.656843                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.656843                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.656843                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 99890.531259                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99890.531259                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 99890.531259                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99890.531259                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              237857                       # number of writebacks
system.l2.writebacks::total                    237857                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1840836                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1840836                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1840836                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1840836                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 165473726000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 165473726000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 165473726000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 165473726000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.656843                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.656843                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.656843                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.656843                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 89890.531259                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89890.531259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 89890.531259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89890.531259                       # average overall mshr miss latency
system.l2.replacements                        2061575                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938783                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938783                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       938783                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938783                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1441960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1441960                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data        47164                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 47164                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        22136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               22136                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1843554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1843554500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        69300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             69300                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.319423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.319423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83283.090893                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83283.090893                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        22136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          22136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1622194500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1622194500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.319423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.319423                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73283.090893                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73283.090893                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       914553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            914553                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1818700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1818700                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 182038531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 182038531500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2733253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2733253                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.665398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.665398                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 100092.665915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100092.665915                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1818700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1818700                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 163851531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 163851531500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.665398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.665398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 90092.665915                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90092.665915                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                     4408583                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2063623                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.136332                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     289.329250                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1758.670750                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.141274                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.858726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          191                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          452                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46902423                       # Number of tag accesses
system.l2.tags.data_accesses                 46902423                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  85445714000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.data    117813504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          117813504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15222848                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15222848                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.data      1840836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1840836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       237857                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             237857                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.data   1378811160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1378811160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      178158123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            178158123                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      178158123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1378811160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1556969282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    237127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   1835937.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366050250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        14728                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        14728                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3631765                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             222727                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1840836                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     237857                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1840836                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   237857                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   4899                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   730                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            120124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            115118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            113543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            115405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            117385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            112301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            113940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            112697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            113605                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            113380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           115184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           112576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           113897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           114934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           121450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15186                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             15110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             15080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14303                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            14253                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            15178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  54838601750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 9179685000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             89262420500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29869.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48619.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   299541                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   90533                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 16.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                38.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1840836                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               237857                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  623377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  678023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  434713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   99824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  14978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  14971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  14948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  14953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  14971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  15276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  15200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  15094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  14855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  14856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  14752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1683001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     78.833008                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    72.242481                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    52.637896                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1463834     86.98%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       179862     10.69%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        27060      1.61%     99.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7329      0.44%     99.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2729      0.16%     99.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1142      0.07%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          529      0.03%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          244      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          272      0.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1683001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        14728                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     124.683867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.291393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    178.567446                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          10591     71.91%     71.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          985      6.69%     78.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191          360      2.44%     81.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          292      1.98%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319          362      2.46%     85.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383          406      2.76%     88.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447          400      2.72%     90.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511          364      2.47%     93.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          336      2.28%     95.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          243      1.65%     97.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          141      0.96%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          105      0.71%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           60      0.41%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895           36      0.24%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959           30      0.20%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         14728                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        14728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.100896                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.093841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.505827                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14050     95.40%     95.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              126      0.86%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              357      2.42%     98.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              164      1.11%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.16%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         14728                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              117499968                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  313536                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15176576                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               117813504                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15222848                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1375.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       177.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1378.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    178.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85446933500                       # Total gap between requests
system.mem_ctrls.avgGap                      41106.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.data    117499968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15176576                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.data 1375141742.042204618454                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 177616585.894524782896                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      1840836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       237857                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  89262420500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2104442014500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     48490.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8847509.28                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    18.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5994694020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3186263025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          6536127360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          611846640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6745059360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      37759457340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1013716320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        61847164065                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.818214                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2322589500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2853240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  80269884500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6021904560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3200725770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6572462820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          625992840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6745059360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37711802490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1053846720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        61931794560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        724.808673                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   2427493750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2853240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80164980250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 164604626643750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   114463418000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     10062968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10062978                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     10062968                       # number of overall hits
system.cpu.icache.overall_hits::total        10062978                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          116                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            117                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          116                       # number of overall misses
system.cpu.icache.overall_misses::total           117                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      8234000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      8234000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      8234000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      8234000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           11                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     10063084                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10063095                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           11                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     10063084                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10063095                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.090909                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.090909                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70376.068376                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70376.068376                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           55                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           55                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           55                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           61                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           61                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           61                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      5160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      5160000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 84590.163934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 84590.163934                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     10062968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10062978                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          116                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           117                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      8234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      8234000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           11                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     10063084                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10063095                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70982.758621                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70376.068376                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           55                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           61                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      5160000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 84590.163934                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84590.163934                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.043065                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10063040                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                62                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          162307.096774                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000695                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.042370                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000001                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000083                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000084                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.121094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20126252                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20126252                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            2                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     14483652                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         14483654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            2                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     14483652                       # number of overall hits
system.cpu.dcache.overall_hits::total        14483654                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8062576                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8062581                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8062576                       # number of overall misses
system.cpu.dcache.overall_misses::total       8062581                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 536285214048                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 536285214048                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 536285214048                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 536285214048                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     22546228                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     22546235                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     22546228                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     22546235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.714286                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.357602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.357602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.714286                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.357602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.357602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 66515.368543                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 66515.327294                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 66515.368543                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 66515.327294                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     85147921                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           2338070                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              43                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.418038                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    29.930233                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1236334                       # number of writebacks
system.cpu.dcache.writebacks::total           1236334                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      4302884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      4302884                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      4302884                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      4302884                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      3759692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3759692                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      3759692                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3759692                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 267282094762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 267282094762                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 267282094762                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 267282094762                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.166755                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.166755                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.166755                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.166755                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 71091.486952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71091.486952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 71091.486952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71091.486952                       # average overall mshr miss latency
system.cpu.dcache.replacements                3758673                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     12007910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        12007910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7972045                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       7972050                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 532922659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 532922659500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     19979955                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     19979960                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.399002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.399002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 66848.927659                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66848.885732                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      4301129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      4301129                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3670916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3670916                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 264033715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 264033715500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.183730                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.183730                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 71925.839627                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 71925.839627                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            2                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2475742                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2475744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        90531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        90531                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3362554548                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3362554548                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      2566273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2566275                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.035277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035277                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37142.576002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37142.576002                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         1755                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1755                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        88776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        88776                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3248379262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3248379262                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.034593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.034593                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 36590.736933                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36590.736933                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164719090072500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.711449                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18243351                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3759697                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.852346                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      164604626644500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.711448                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000695                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000695                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          161                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          775                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          48852167                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         48852167                       # Number of data accesses

---------- End Simulation Statistics   ----------
