// Seed: 144471352
module module_0 ();
  wire id_2;
  assign module_1.type_9 = 0;
  always_latch id_1 <= "";
  assign id_1 = id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output supply1 id_7
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor id_0,
    output supply1 id_1,
    output logic id_2,
    input wand id_3,
    output wor id_4,
    input wor id_5,
    output uwire id_6,
    input supply1 id_7
);
  always_latch id_2 <= -id_7;
  module_0 modCall_1 ();
  id_9(
      -1
  );
endmodule
