Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Sat Nov 19 02:03:07 2022
****************************************

Operating Conditions: fast   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_fast_nldm
Wire Load Model Mode: top

  Startpoint: frame_pointer_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: frame_pointer_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  frame_pointer_reg[0]/CK (DFF_X1)       0.0000     0.0000 r
  frame_pointer_reg[0]/Q (DFF_X1)        0.0634     0.0634 r
  U4085/ZN (AOI22_X1)                    0.0200     0.0834 f
  frame_pointer_reg[0]/D (DFF_X1)        0.0000     0.0834 f
  data arrival time                                 0.0834

  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  clock uncertainty                      0.0500     0.0500
  frame_pointer_reg[0]/CK (DFF_X1)       0.0000     0.0500 r
  library hold time                      0.0003     0.0503
  data required time                                0.0503
  -----------------------------------------------------------
  data required time                                0.0503
  data arrival time                                -0.0834
  -----------------------------------------------------------
  slack (MET)                                       0.0331


1
