Warning (10268): Verilog HDL information at wishbone_uart_lite.v(56): always construct contains both blocking and non-blocking assignments File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/wishbone_uart_lite.v Line: 56
Warning (10268): Verilog HDL information at sdram_naked_master.v(41): always construct contains both blocking and non-blocking assignments File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/sdram_naked_master.v Line: 41
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at sdram_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: F:/undergraduate_thesis/undergraduate-fzpeng2020/sdram_naked/db/ip/sdram/submodules/sdram_new_sdram_controller_0.v Line: 682
