////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : asch.vf
// /___/   /\     Timestamp : 09/22/2019 17:17:57
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family artix7 -verilog C:/Users/Max-Hsu/Desktop/homework/G2-1/Digital/test1/asch.vf -w C:/Users/Max-Hsu/Desktop/homework/G2-1/Digital/test1/asch.sch
//Design Name: asch
//Device: artix7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module asch(I1, 
            I2, 
            O1);

    input I1;
    input I2;
   output O1;
   
   
   AND2  XLXI_1 (.I0(I2), 
                .I1(I1), 
                .O(O1));
endmodule
