INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:46:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 buffer52/outs_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Destination:            lsq2/handshake_lsq_lsq2_core/stq_addr_6_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.100ns period=8.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.200ns  (clk rise@8.200ns - clk rise@0.000ns)
  Data Path Delay:        6.808ns  (logic 1.226ns (18.009%)  route 5.582ns (81.991%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.683 - 8.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3022, unset)         0.508     0.508    buffer52/clk
    SLICE_X23Y143        FDRE                                         r  buffer52/outs_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y143        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer52/outs_reg[4]/Q
                         net (fo=5, routed)           0.511     1.235    buffer52/control/Q[3]
    SLICE_X23Y143        LUT5 (Prop_lut5_I0_O)        0.043     1.278 f  buffer52/control/outputValid_i_3__6/O
                         net (fo=30, routed)          0.622     1.900    buffer54/dataReg_reg[0]
    SLICE_X15Y145        LUT6 (Prop_lut6_I3_O)        0.043     1.943 r  buffer54/dataReg[0]_i_2__12/O
                         net (fo=2, routed)           0.297     2.239    fork24/control/generateBlocks[3].regblock/fullReg_reg_3
    SLICE_X13Y143        LUT6 (Prop_lut6_I4_O)        0.043     2.282 f  fork24/control/generateBlocks[3].regblock/fullReg_i_2__21/O
                         net (fo=9, routed)           0.171     2.454    fork24/control/generateBlocks[3].regblock/transmitValue_reg_1
    SLICE_X13Y143        LUT2 (Prop_lut2_I0_O)        0.043     2.497 f  fork24/control/generateBlocks[3].regblock/transmitValue_i_2__73/O
                         net (fo=13, routed)          0.457     2.954    fork24/control/generateBlocks[3].regblock/transmitValue_reg_14
    SLICE_X15Y146        LUT4 (Prop_lut4_I0_O)        0.043     2.997 f  fork24/control/generateBlocks[3].regblock/fullReg_i_4__15/O
                         net (fo=15, routed)          0.252     3.249    control_merge6/fork_valid/generateBlocks[1].regblock/gen_assignements[0].first_assignment.regs_reg[0]_0
    SLICE_X17Y147        LUT3 (Prop_lut3_I1_O)        0.043     3.292 f  control_merge6/fork_valid/generateBlocks[1].regblock/fullReg_i_5__10/O
                         net (fo=4, routed)           0.285     3.577    control_merge6/fork_valid/generateBlocks[1].regblock/transmitValue_reg_4
    SLICE_X18Y147        LUT6 (Prop_lut6_I3_O)        0.043     3.620 f  control_merge6/fork_valid/generateBlocks[1].regblock/fullReg_i_2__20/O
                         net (fo=11, routed)          1.034     4.654    fork27/control/generateBlocks[1].regblock/Memory_reg[0][0]_0
    SLICE_X36Y163        LUT3 (Prop_lut3_I2_O)        0.053     4.707 f  fork27/control/generateBlocks[1].regblock/Memory[0][6]_i_2__2/O
                         net (fo=22, routed)          0.646     5.353    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[0]_0
    SLICE_X22Y175        LUT5 (Prop_lut5_I3_O)        0.131     5.484 r  lsq2/handshake_lsq_lsq2_core/stq_addr_1_q[6]_i_4/O
                         net (fo=3, routed)           0.264     5.749    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/entry_port_options_1_0
    SLICE_X21Y175        LUT4 (Prop_lut4_I0_O)        0.043     5.792 r  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q[6]_i_16/O
                         net (fo=1, routed)           0.000     5.792    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q[6]_i_16_n_0
    SLICE_X21Y175        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     6.049 r  lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.049    lsq2/handshake_lsq_lsq2_core/stq_addr_0_q_reg[6]_i_4_n_0
    SLICE_X21Y176        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     6.156 f  lsq2/handshake_lsq_lsq2_core/stq_addr_4_q_reg[6]_i_4/O[2]
                         net (fo=1, routed)           0.557     6.713    lsq2/handshake_lsq_lsq2_core/handshake_lsq_lsq2_core_sta_dispatcher/TEMP_11_double_out_01[6]
    SLICE_X22Y178        LUT6 (Prop_lut6_I1_O)        0.118     6.831 r  lsq2/handshake_lsq_lsq2_core/stq_addr_6_q[6]_i_1/O
                         net (fo=8, routed)           0.485     7.316    lsq2/handshake_lsq_lsq2_core/stq_addr_wen_6
    SLICE_X22Y189        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_6_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.200     8.200 r  
                                                      0.000     8.200 r  clk (IN)
                         net (fo=3022, unset)         0.483     8.683    lsq2/handshake_lsq_lsq2_core/clk
    SLICE_X22Y189        FDRE                                         r  lsq2/handshake_lsq_lsq2_core/stq_addr_6_q_reg[0]/C
                         clock pessimism              0.000     8.683    
                         clock uncertainty           -0.035     8.647    
    SLICE_X22Y189        FDRE (Setup_fdre_C_CE)      -0.169     8.478    lsq2/handshake_lsq_lsq2_core/stq_addr_6_q_reg[0]
  -------------------------------------------------------------------
                         required time                          8.478    
                         arrival time                          -7.316    
  -------------------------------------------------------------------
                         slack                                  1.162    




