
`timescale 1ns / 1ns

module test;


wire  rs2_after_inv;

reg  alu_inv_rs2, rs2_rdata;



rs2_inverter top(rs2_after_inv, alu_inv_rs2, rs2_rdata); 
 
