[2021-09-09 09:58:33,273]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 09:58:33,273]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:58:45,906]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; ".

Peak memory: 19591168 bytes

[2021-09-09 09:58:45,907]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:58:46,288]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39219200 bytes

[2021-09-09 09:58:46,314]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 09:58:46,314]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:58:47,536]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4802
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4802
score:100
	Report mapping result:
		klut_size()     :7041
		klut.num_gates():4812
		max delay       :9
		max area        :4802
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :159
		LUT fanins:3	 numbers :207
		LUT fanins:4	 numbers :4446
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 54317056 bytes

[2021-09-09 09:58:47,536]mapper_test.py:220:[INFO]: area: 4812 level: 9
[2021-09-09 11:55:50,155]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 11:55:50,155]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:56:02,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; ".

Peak memory: 19546112 bytes

[2021-09-09 11:56:02,783]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:56:03,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39030784 bytes

[2021-09-09 11:56:03,193]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 11:56:03,193]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:56:10,283]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4802
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5423
score:100
	Report mapping result:
		klut_size()     :7667
		klut.num_gates():5438
		max delay       :8
		max area        :5423
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :242
		LUT fanins:3	 numbers :236
		LUT fanins:4	 numbers :4960
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88162304 bytes

[2021-09-09 11:56:10,284]mapper_test.py:220:[INFO]: area: 5438 level: 8
[2021-09-09 13:25:56,846]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 13:25:56,846]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:26:09,330]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; ".

Peak memory: 19750912 bytes

[2021-09-09 13:26:09,331]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:26:09,713]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39174144 bytes

[2021-09-09 13:26:09,739]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 13:26:09,739]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:26:16,840]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4981
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5398
score:100
	Report mapping result:
		klut_size()     :7644
		klut.num_gates():5415
		max delay       :8
		max area        :5398
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :253
		LUT fanins:3	 numbers :237
		LUT fanins:4	 numbers :4925
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88068096 bytes

[2021-09-09 13:26:16,840]mapper_test.py:220:[INFO]: area: 5415 level: 8
[2021-09-09 15:04:53,081]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 15:04:53,081]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:04:53,081]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:04:53,508]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39243776 bytes

[2021-09-09 15:04:53,535]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 15:04:53,535]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:05:01,281]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4830
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88055808 bytes

[2021-09-09 15:05:01,282]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-09 15:33:57,103]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 15:33:57,103]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:33:57,103]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:33:57,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38957056 bytes

[2021-09-09 15:33:57,544]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 15:33:57,545]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:34:05,333]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4830
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88072192 bytes

[2021-09-09 15:34:05,333]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-09 16:12:00,556]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 16:12:00,556]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:12:00,556]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:12:00,974]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39432192 bytes

[2021-09-09 16:12:01,001]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 16:12:01,002]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:12:08,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4830
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88064000 bytes

[2021-09-09 16:12:08,752]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-09 16:46:43,334]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 16:46:43,335]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:46:43,335]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:46:43,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39567360 bytes

[2021-09-09 16:46:43,818]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 16:46:43,818]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:46:51,952]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4830
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88248320 bytes

[2021-09-09 16:46:51,953]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-09 17:23:04,412]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-09 17:23:04,412]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:23:04,413]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:23:04,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.04 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39567360 bytes

[2021-09-09 17:23:04,886]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-09 17:23:04,887]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:23:12,629]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88084480 bytes

[2021-09-09 17:23:12,630]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-13 23:28:27,723]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-13 23:28:27,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:28:27,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:28:28,143]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39096320 bytes

[2021-09-13 23:28:28,183]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-13 23:28:28,183]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:28:34,343]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5609
score:100
	Report mapping result:
		klut_size()     :7670
		klut.num_gates():5441
		max delay       :8
		max area        :5609
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1604
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 85155840 bytes

[2021-09-13 23:28:34,343]mapper_test.py:220:[INFO]: area: 5441 level: 8
[2021-09-13 23:42:04,655]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-13 23:42:04,655]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:04,656]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:05,031]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38842368 bytes

[2021-09-13 23:42:05,058]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-13 23:42:05,058]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:06,186]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
	Report mapping result:
		klut_size()     :7065
		klut.num_gates():4836
		max delay       :9
		max area        :4832
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3045
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 52879360 bytes

[2021-09-13 23:42:06,186]mapper_test.py:220:[INFO]: area: 4836 level: 9
[2021-09-14 08:58:10,844]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-14 08:58:10,844]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:58:10,845]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:58:11,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38608896 bytes

[2021-09-14 08:58:11,243]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-14 08:58:11,243]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:58:18,048]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5427
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5427
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 88092672 bytes

[2021-09-14 08:58:18,048]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-14 09:21:03,072]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-14 09:21:03,073]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:03,073]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:03,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.20 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38895616 bytes

[2021-09-14 09:21:03,533]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-14 09:21:03,533]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:04,678]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
	Report mapping result:
		klut_size()     :7065
		klut.num_gates():4836
		max delay       :9
		max area        :4832
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3045
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 54173696 bytes

[2021-09-14 09:21:04,679]mapper_test.py:220:[INFO]: area: 4836 level: 9
[2021-09-15 15:31:53,578]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-15 15:31:53,578]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:31:53,578]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:31:53,967]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38879232 bytes

[2021-09-15 15:31:53,996]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-15 15:31:53,996]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:31:59,751]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5435
score:100
	Report mapping result:
		klut_size()     :7677
		klut.num_gates():5448
		max delay       :8
		max area        :5435
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1630
		LUT fanins:4	 numbers :3105
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 84271104 bytes

[2021-09-15 15:31:59,752]mapper_test.py:220:[INFO]: area: 5448 level: 8
[2021-09-15 15:54:27,363]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-15 15:54:27,363]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:27,363]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:27,704]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38809600 bytes

[2021-09-15 15:54:27,732]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-15 15:54:27,733]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:28,860]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
	Report mapping result:
		klut_size()     :7065
		klut.num_gates():4836
		max delay       :9
		max area        :4832
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3045
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 21598208 bytes

[2021-09-15 15:54:28,860]mapper_test.py:220:[INFO]: area: 4836 level: 9
[2021-09-18 14:02:26,649]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-18 14:02:26,650]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:02:26,650]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:02:26,994]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.15 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38756352 bytes

[2021-09-18 14:02:27,021]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-18 14:02:27,021]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:02:32,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5429
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5429
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 74407936 bytes

[2021-09-18 14:02:32,499]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-18 16:26:59,801]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-18 16:26:59,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:26:59,802]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:27:00,162]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38985728 bytes

[2021-09-18 16:27:00,187]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-18 16:27:00,187]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:27:05,810]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4832
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5431
score:100
	Report mapping result:
		klut_size()     :7669
		klut.num_gates():5440
		max delay       :8
		max area        :5431
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1603
		LUT fanins:4	 numbers :3124
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 62828544 bytes

[2021-09-18 16:27:05,811]mapper_test.py:220:[INFO]: area: 5440 level: 8
[2021-09-22 08:58:04,588]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-22 08:58:04,588]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:58:04,588]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:58:04,935]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.15 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38760448 bytes

[2021-09-22 08:58:04,964]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-22 08:58:04,964]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:58:08,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :9
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 57704448 bytes

[2021-09-22 08:58:08,143]mapper_test.py:220:[INFO]: area: 5439 level: 9
[2021-09-22 11:25:42,242]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-22 11:25:42,242]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:25:42,243]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:25:42,584]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38965248 bytes

[2021-09-22 11:25:42,610]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-22 11:25:42,610]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:25:47,990]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 44208128 bytes

[2021-09-22 11:25:47,991]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-23 16:44:35,680]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-23 16:44:35,680]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:44:35,681]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:44:36,073]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39084032 bytes

[2021-09-23 16:44:36,100]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-23 16:44:36,101]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:44:42,128]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 50675712 bytes

[2021-09-23 16:44:42,129]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-23 17:07:43,508]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-23 17:07:43,508]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:07:43,509]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:07:43,858]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39202816 bytes

[2021-09-23 17:07:43,883]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-23 17:07:43,883]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:07:49,320]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 44376064 bytes

[2021-09-23 17:07:49,321]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-23 18:09:13,144]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-23 18:09:13,144]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:09:13,145]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:09:13,485]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39194624 bytes

[2021-09-23 18:09:13,513]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-23 18:09:13,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:09:19,479]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 50606080 bytes

[2021-09-23 18:09:19,479]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-27 16:36:22,878]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-27 16:36:22,879]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:36:22,879]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:36:23,222]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.15 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39264256 bytes

[2021-09-27 16:36:23,249]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-27 16:36:23,249]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:36:29,019]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 60661760 bytes

[2021-09-27 16:36:29,020]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-27 17:43:06,675]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-27 17:43:06,675]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:43:06,675]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:43:07,019]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39075840 bytes

[2021-09-27 17:43:07,045]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-27 17:43:07,046]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:43:12,816]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
balancing!
	current map manager:
		current min nodes:12288
		current min depth:18
rewriting!
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 60616704 bytes

[2021-09-27 17:43:12,816]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-28 02:09:22,434]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-28 02:09:22,434]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:09:22,435]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:09:22,835]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38842368 bytes

[2021-09-28 02:09:22,860]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-28 02:09:22,860]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:09:28,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 48488448 bytes

[2021-09-28 02:09:28,633]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-28 16:48:51,186]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-28 16:48:51,187]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:48:51,187]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:48:51,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38924288 bytes

[2021-09-28 16:48:51,566]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-28 16:48:51,566]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:48:57,018]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 44277760 bytes

[2021-09-28 16:48:57,019]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-09-28 17:27:52,531]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-09-28 17:27:52,531]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:27:52,531]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:27:52,909]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38961152 bytes

[2021-09-28 17:27:52,937]mapper_test.py:156:[INFO]: area: 3896 level: 9
[2021-09-28 17:27:52,937]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:27:58,498]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 71217152 bytes

[2021-09-28 17:27:58,499]mapper_test.py:220:[INFO]: area: 5439 level: 8
[2021-10-09 10:41:54,776]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-09 10:41:54,776]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:41:54,777]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:41:55,113]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.15 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38813696 bytes

[2021-10-09 10:41:55,141]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-09 10:41:55,141]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:41:57,628]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 26386432 bytes

[2021-10-09 10:41:57,629]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-09 11:24:28,711]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-09 11:24:28,711]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:24:28,711]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:24:29,052]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39342080 bytes

[2021-10-09 11:24:29,080]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-09 11:24:29,081]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:24:31,569]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5430
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5430
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 30486528 bytes

[2021-10-09 11:24:31,569]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-09 16:32:14,575]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-09 16:32:14,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:14,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:14,971]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39018496 bytes

[2021-10-09 16:32:15,000]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-09 16:32:15,000]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:32:17,400]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 28950528 bytes

[2021-10-09 16:32:17,400]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-09 16:49:22,377]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-09 16:49:22,377]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:49:22,377]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:49:22,722]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.15 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38920192 bytes

[2021-10-09 16:49:22,749]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-09 16:49:22,749]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:49:25,119]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 29122560 bytes

[2021-10-09 16:49:25,119]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-12 10:59:05,521]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-12 10:59:05,522]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:59:05,522]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:59:05,918]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39084032 bytes

[2021-10-12 10:59:05,948]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-12 10:59:05,948]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:59:11,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 37208064 bytes

[2021-10-12 10:59:11,780]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-12 11:18:41,263]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-12 11:18:41,263]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:18:41,263]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:18:41,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38813696 bytes

[2021-10-12 11:18:41,648]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-12 11:18:41,648]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:18:44,255]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 26042368 bytes

[2021-10-12 11:18:44,256]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-12 13:34:33,662]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-12 13:34:33,662]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:34:33,663]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:34:34,064]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38809600 bytes

[2021-10-12 13:34:34,090]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-12 13:34:34,091]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:34:39,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 36986880 bytes

[2021-10-12 13:34:39,907]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-12 15:05:13,855]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-12 15:05:13,855]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:05:13,856]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:05:14,211]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38686720 bytes

[2021-10-12 15:05:14,238]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-12 15:05:14,238]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:05:20,087]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 36646912 bytes

[2021-10-12 15:05:20,088]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-12 18:50:08,201]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-12 18:50:08,201]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:50:08,201]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:50:08,560]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38756352 bytes

[2021-10-12 18:50:08,588]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-12 18:50:08,588]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:50:14,587]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 33013760 bytes

[2021-10-12 18:50:14,588]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-18 11:43:40,328]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-18 11:43:40,328]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:43:40,329]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:43:40,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38928384 bytes

[2021-10-18 11:43:40,758]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-18 11:43:40,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:43:46,811]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 33050624 bytes

[2021-10-18 11:43:46,811]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-18 12:04:03,664]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-18 12:04:03,664]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:03,664]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:04,026]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39137280 bytes

[2021-10-18 12:04:04,052]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-18 12:04:04,053]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:04,779]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19812352 bytes

[2021-10-18 12:04:04,780]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-19 14:12:00,684]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-19 14:12:00,685]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:00,685]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:01,047]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39333888 bytes

[2021-10-19 14:12:01,075]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-19 14:12:01,075]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:01,787]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19959808 bytes

[2021-10-19 14:12:01,787]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-22 13:33:46,158]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-22 13:33:46,158]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:33:46,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:33:46,513]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38916096 bytes

[2021-10-22 13:33:46,540]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-22 13:33:46,540]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:33:49,831]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 22827008 bytes

[2021-10-22 13:33:49,832]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-22 13:54:38,955]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-22 13:54:38,956]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:54:38,956]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:54:39,315]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38879232 bytes

[2021-10-22 13:54:39,343]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-22 13:54:39,343]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:54:42,634]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 22740992 bytes

[2021-10-22 13:54:42,635]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-22 14:02:21,451]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-22 14:02:21,451]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:21,452]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:21,811]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38830080 bytes

[2021-10-22 14:02:21,839]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-22 14:02:21,839]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:22,559]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19857408 bytes

[2021-10-22 14:02:22,560]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-22 14:05:42,347]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-22 14:05:42,348]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:42,348]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:42,702]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38924288 bytes

[2021-10-22 14:05:42,730]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-22 14:05:42,730]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:43,450]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19861504 bytes

[2021-10-22 14:05:43,451]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-23 13:33:12,010]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-23 13:33:12,010]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:33:12,010]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:33:12,366]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38879232 bytes

[2021-10-23 13:33:12,392]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-23 13:33:12,392]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:33:17,984]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5740
score:100
	Report mapping result:
		klut_size()     :7976
		klut.num_gates():5747
		max delay       :9
		max area        :5740
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :975
		LUT fanins:3	 numbers :1708
		LUT fanins:4	 numbers :3064
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 33071104 bytes

[2021-10-23 13:33:17,985]mapper_test.py:224:[INFO]: area: 5747 level: 9
[2021-10-24 17:44:48,386]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-24 17:44:48,386]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:44:48,387]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:44:48,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39174144 bytes

[2021-10-24 17:44:48,791]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-24 17:44:48,791]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:44:54,708]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :5740
score:100
	Report mapping result:
		klut_size()     :7066
		klut.num_gates():4837
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1215
		LUT fanins:4	 numbers :3047
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 32890880 bytes

[2021-10-24 17:44:54,709]mapper_test.py:224:[INFO]: area: 4837 level: 9
[2021-10-24 18:05:14,707]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-24 18:05:14,707]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:05:14,707]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:05:15,069]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38797312 bytes

[2021-10-24 18:05:15,098]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-24 18:05:15,098]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:05:20,985]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
	current map manager:
		current min nodes:12288
		current min depth:18
process set_nodes_refs()
process derive_final_mapping()
delay:9
area :4833
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:8
area :5428
score:100
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 32993280 bytes

[2021-10-24 18:05:20,986]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-26 10:25:33,413]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-26 10:25:33,413]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:33,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:33,778]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38739968 bytes

[2021-10-26 10:25:33,804]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-26 10:25:33,805]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:34,516]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	current map manager:
		current min nodes:12288
		current min depth:22
	Report mapping result:
		klut_size()     :7169
		klut.num_gates():4940
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :235
		LUT fanins:3	 numbers :1849
		LUT fanins:4	 numbers :2856
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19755008 bytes

[2021-10-26 10:25:34,517]mapper_test.py:224:[INFO]: area: 4940 level: 9
[2021-10-26 11:03:01,520]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-26 11:03:01,520]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:03:01,520]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:03:01,923]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38883328 bytes

[2021-10-26 11:03:01,945]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-26 11:03:01,946]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:03:08,125]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :7793
		klut.num_gates():5564
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :302
		LUT fanins:3	 numbers :1700
		LUT fanins:4	 numbers :3562
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 32903168 bytes

[2021-10-26 11:03:08,126]mapper_test.py:224:[INFO]: area: 5564 level: 8
[2021-10-26 11:23:50,779]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-26 11:23:50,779]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:23:50,780]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:23:51,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38965248 bytes

[2021-10-26 11:23:51,160]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-26 11:23:51,161]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:23:56,713]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :7899
		klut.num_gates():5670
		max delay       :9
		max area        :5740
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :409
		LUT fanins:3	 numbers :2168
		LUT fanins:4	 numbers :3093
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 32722944 bytes

[2021-10-26 11:23:56,714]mapper_test.py:224:[INFO]: area: 5670 level: 9
[2021-10-26 12:21:56,568]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-26 12:21:56,568]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:21:56,568]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:21:56,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38842368 bytes

[2021-10-26 12:21:56,951]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-26 12:21:56,951]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:22:02,604]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 32931840 bytes

[2021-10-26 12:22:02,605]mapper_test.py:224:[INFO]: area: 5439 level: 8
[2021-10-26 14:13:03,645]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-26 14:13:03,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:03,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:03,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38748160 bytes

[2021-10-26 14:13:04,027]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-26 14:13:04,027]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:04,632]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :7169
		klut.num_gates():4940
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :235
		LUT fanins:3	 numbers :1849
		LUT fanins:4	 numbers :2856
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19677184 bytes

[2021-10-26 14:13:04,633]mapper_test.py:224:[INFO]: area: 4940 level: 9
[2021-10-29 16:10:08,557]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-10-29 16:10:08,557]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:08,557]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:08,984]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.19 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38903808 bytes

[2021-10-29 16:10:09,011]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-10-29 16:10:09,012]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:09,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :9387
		klut.num_gates():7158
		max delay       :10
		max area        :7111
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :415
		LUT fanins:3	 numbers :2577
		LUT fanins:4	 numbers :4166
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
Peak memory: 19644416 bytes

[2021-10-29 16:10:09,645]mapper_test.py:224:[INFO]: area: 7158 level: 10
[2021-11-03 09:51:53,080]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-03 09:51:53,080]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:51:53,080]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:51:53,438]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39141376 bytes

[2021-11-03 09:51:53,466]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-03 09:51:53,467]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:51:54,642]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :9387
		klut.num_gates():7158
		max delay       :9
		max area        :4833
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :415
		LUT fanins:3	 numbers :2577
		LUT fanins:4	 numbers :4166
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig_output.v
	Peak memory: 21774336 bytes

[2021-11-03 09:51:54,642]mapper_test.py:226:[INFO]: area: 7158 level: 9
[2021-11-03 10:04:02,865]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-03 10:04:02,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:02,866]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:03,233]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38776832 bytes

[2021-11-03 10:04:03,259]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-03 10:04:03,260]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:04,478]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :9535
		klut.num_gates():7306
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :447
		LUT fanins:3	 numbers :3020
		LUT fanins:4	 numbers :3839
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig_output.v
	Peak memory: 21786624 bytes

[2021-11-03 10:04:04,479]mapper_test.py:226:[INFO]: area: 7306 level: 9
[2021-11-03 13:44:02,492]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-03 13:44:02,492]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:02,493]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:02,860]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39292928 bytes

[2021-11-03 13:44:02,887]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-03 13:44:02,887]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:04,109]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :9535
		klut.num_gates():7306
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :447
		LUT fanins:3	 numbers :3020
		LUT fanins:4	 numbers :3839
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig_output.v
	Peak memory: 21864448 bytes

[2021-11-03 13:44:04,110]mapper_test.py:226:[INFO]: area: 7306 level: 9
[2021-11-03 13:50:18,081]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-03 13:50:18,081]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:18,081]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:18,447]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38817792 bytes

[2021-11-03 13:50:18,474]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-03 13:50:18,475]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:19,699]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :9535
		klut.num_gates():7306
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :447
		LUT fanins:3	 numbers :3020
		LUT fanins:4	 numbers :3839
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig_output.v
	Peak memory: 21921792 bytes

[2021-11-03 13:50:19,700]mapper_test.py:226:[INFO]: area: 7306 level: 9
[2021-11-04 15:57:13,448]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-04 15:57:13,448]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:13,449]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:13,887]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.03 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.21 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38871040 bytes

[2021-11-04 15:57:13,915]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-04 15:57:13,915]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:15,185]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
	Report mapping result:
		klut_size()     :7732
		klut.num_gates():5503
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :2091
		LUT fanins:4	 numbers :3114
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig_output.v
	Peak memory: 21417984 bytes

[2021-11-04 15:57:15,186]mapper_test.py:226:[INFO]: area: 5503 level: 9
[2021-11-16 12:28:13,201]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-16 12:28:13,201]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:13,201]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:13,559]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38936576 bytes

[2021-11-16 12:28:13,585]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-16 12:28:13,585]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:14,251]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.217432 secs
	Report mapping result:
		klut_size()     :7732
		klut.num_gates():5503
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :2091
		LUT fanins:4	 numbers :3114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 19673088 bytes

[2021-11-16 12:28:14,252]mapper_test.py:228:[INFO]: area: 5503 level: 9
[2021-11-16 14:17:09,968]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-16 14:17:09,968]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:09,968]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:10,384]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38936576 bytes

[2021-11-16 14:17:10,411]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-16 14:17:10,411]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:11,148]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.22096 secs
	Report mapping result:
		klut_size()     :7732
		klut.num_gates():5503
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :2091
		LUT fanins:4	 numbers :3114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 19730432 bytes

[2021-11-16 14:17:11,149]mapper_test.py:228:[INFO]: area: 5503 level: 9
[2021-11-16 14:23:30,583]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-16 14:23:30,583]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:30,584]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:30,998]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.03 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.18 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39030784 bytes

[2021-11-16 14:23:31,027]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-16 14:23:31,027]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:31,705]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.221426 secs
	Report mapping result:
		klut_size()     :7732
		klut.num_gates():5503
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :298
		LUT fanins:3	 numbers :2091
		LUT fanins:4	 numbers :3114
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 19910656 bytes

[2021-11-16 14:23:31,706]mapper_test.py:228:[INFO]: area: 5503 level: 9
[2021-11-17 16:36:10,001]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-17 16:36:10,001]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:10,001]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:10,394]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38641664 bytes

[2021-11-17 16:36:10,419]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-17 16:36:10,420]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:11,126]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.215367 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 20131840 bytes

[2021-11-17 16:36:11,126]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-18 10:18:44,051]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-18 10:18:44,051]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:44,051]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:44,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39157760 bytes

[2021-11-18 10:18:44,504]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-18 10:18:44,504]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:45,325]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.372552 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4834
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 22122496 bytes

[2021-11-18 10:18:45,326]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-23 16:11:34,625]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-23 16:11:34,626]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:34,626]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:34,992]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39104512 bytes

[2021-11-23 16:11:35,018]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-23 16:11:35,018]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:35,885]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.368694 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4834
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 22073344 bytes

[2021-11-23 16:11:35,886]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-23 16:42:32,845]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-23 16:42:32,845]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:32,845]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:33,215]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38797312 bytes

[2021-11-23 16:42:33,243]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-23 16:42:33,244]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:34,122]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.367227 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4834
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 22061056 bytes

[2021-11-23 16:42:34,122]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-24 11:38:52,635]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 11:38:52,635]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:52,635]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:52,999]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.17 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38842368 bytes

[2021-11-24 11:38:53,027]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 11:38:53,027]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:53,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.009527 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 19881984 bytes

[2021-11-24 11:38:53,480]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-24 12:02:06,885]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 12:02:06,885]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:06,885]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:07,242]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38862848 bytes

[2021-11-24 12:02:07,270]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 12:02:07,270]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:07,721]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.009506 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 20000768 bytes

[2021-11-24 12:02:07,722]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-24 12:05:49,645]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 12:05:49,645]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:49,645]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:50,004]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39071744 bytes

[2021-11-24 12:05:50,032]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 12:05:50,032]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:50,690]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.217337 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 20156416 bytes

[2021-11-24 12:05:50,691]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-24 12:11:28,745]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 12:11:28,745]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:28,745]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:29,104]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39165952 bytes

[2021-11-24 12:11:29,132]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 12:11:29,132]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:29,629]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
[i] total time =  0.07 secs
Mapping time: 0.06689 secs
	Report mapping result:
		klut_size()     :6108
		klut.num_gates():3879
		max delay       :14
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :342
		LUT fanins:3	 numbers :1108
		LUT fanins:4	 numbers :2429
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 46510080 bytes

[2021-11-24 12:11:29,629]mapper_test.py:228:[INFO]: area: 3879 level: 14
[2021-11-24 12:57:48,159]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 12:57:48,159]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:48,159]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:48,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 39002112 bytes

[2021-11-24 12:57:48,547]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 12:57:48,548]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:49,210]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.216214 secs
	Report mapping result:
		klut_size()     :7063
		klut.num_gates():4834
		max delay       :9
		max area        :4830
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :575
		LUT fanins:3	 numbers :1216
		LUT fanins:4	 numbers :3043
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 20205568 bytes

[2021-11-24 12:57:49,210]mapper_test.py:228:[INFO]: area: 4834 level: 9
[2021-11-24 13:10:06,461]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 13:10:06,462]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:10:06,462]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:10:06,816]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38920192 bytes

[2021-11-24 13:10:06,841]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 13:10:06,841]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:10:12,809]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.216861 secs
Mapping time: 0.252541 secs
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 32370688 bytes

[2021-11-24 13:10:12,810]mapper_test.py:228:[INFO]: area: 5439 level: 8
[2021-11-24 13:33:07,271]mapper_test.py:79:[INFO]: run case "DMA_comb"
[2021-11-24 13:33:07,271]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:33:07,271]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:33:07,631]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =   10060.  Ch =     0.  Total mem =    1.84 MB. Peak cut mem =    0.15 MB.
P:  Del =    9.00.  Ar =    4829.0.  Edge =    16922.  Cut =    56176.  T =     0.02 sec
P:  Del =    9.00.  Ar =    4205.0.  Edge =    15949.  Cut =    55726.  T =     0.02 sec
P:  Del =    9.00.  Ar =    3929.0.  Edge =    13826.  Cut =    56144.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3916.0.  Edge =    13793.  Cut =    56144.  T =     0.01 sec
F:  Del =    9.00.  Ar =    3904.0.  Edge =    13788.  Cut =    50153.  T =     0.02 sec
E:  Del =    9.00.  Ar =    3902.0.  Edge =    13784.  Cut =    50153.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3897.0.  Edge =    13446.  Cut =    49080.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13443.  Cut =    49080.  T =     0.01 sec
A:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.03 sec
E:  Del =    9.00.  Ar =    3896.0.  Edge =    13435.  Cut =    48563.  T =     0.01 sec
Total time =     0.16 sec
Const        =        2      0.05 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =     1047     26.86 %
Or           =        0      0.00 %
Other        =     2849     73.09 %
TOTAL        =     3898    100.00 %
Level =    0.  COs =    2.     0.2 %
Level =    1.  COs =   16.     1.7 %
Level =    2.  COs =   20.     3.5 %
Level =    3.  COs =   47.     7.8 %
Level =    4.  COs =  130.    19.8 %
Level =    5.  COs =  661.    80.8 %
Level =    6.  COs =   80.    88.2 %
Level =    7.  COs =   19.    89.9 %
Level =    8.  COs =   61.    95.6 %
Level =    9.  COs =   48.   100.0 %
Peak memory: 38866944 bytes

[2021-11-24 13:33:07,657]mapper_test.py:160:[INFO]: area: 3896 level: 9
[2021-11-24 13:33:07,657]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:33:13,167]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.opt.aig
Mapping time: 0.009511 secs
Mapping time: 0.010405 secs
	Report mapping result:
		klut_size()     :7668
		klut.num_gates():5439
		max delay       :8
		max area        :5428
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :713
		LUT fanins:3	 numbers :1599
		LUT fanins:4	 numbers :3127
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/DMA_comb/DMA_comb.ifpga.v
	Peak memory: 32509952 bytes

[2021-11-24 13:33:13,168]mapper_test.py:228:[INFO]: area: 5439 level: 8
