INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:00:41 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : mvt_float
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.072ns  (required time - arrival time)
  Source:                 mulf1/operator/sigProdExt_c2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.795ns period=5.590ns})
  Destination:            addf1/operator/expDiff_c1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.795ns period=5.590ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.590ns  (clk rise@5.590ns - clk rise@0.000ns)
  Data Path Delay:        5.505ns  (logic 2.275ns (41.327%)  route 3.230ns (58.673%))
  Logic Levels:           24  (CARRY4=16 LUT2=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.073 - 5.590 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2289, unset)         0.508     0.508    mulf1/operator/clk
    SLICE_X31Y44         FDRE                                         r  mulf1/operator/sigProdExt_c2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mulf1/operator/sigProdExt_c2_reg[8]/Q
                         net (fo=1, routed)           0.504     1.228    mulf1/operator/sigProdExt_c2[8]
    SLICE_X30Y42         LUT6 (Prop_lut6_I1_O)        0.043     1.271 r  mulf1/operator/newY_c1[4]_i_9__0/O
                         net (fo=1, routed)           0.363     1.634    mulf1/operator/newY_c1[4]_i_9__0_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I4_O)        0.043     1.677 r  mulf1/operator/newY_c1[4]_i_5__0/O
                         net (fo=1, routed)           0.000     1.677    mulf1/operator/RoundingAdder/S[0]
    SLICE_X30Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.928 r  mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.928    mulf1/operator/RoundingAdder/newY_c1_reg[4]_i_4__0_n_0
    SLICE_X30Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.977 r  mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     1.977    mulf1/operator/RoundingAdder/newY_c1_reg[8]_i_4__0_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.026 r  mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.026    mulf1/operator/RoundingAdder/newY_c1_reg[12]_i_4__0_n_0
    SLICE_X30Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.075 r  mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.075    mulf1/operator/RoundingAdder/newY_c1_reg[16]_i_4__0_n_0
    SLICE_X30Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.124 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     2.124    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_4__0_n_0
    SLICE_X30Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.173 r  mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.173    mulf1/operator/RoundingAdder/expX_c1_reg[0]_i_2__0_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.222 r  mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     2.223    mulf1/operator/RoundingAdder/expX_c1_reg[4]_i_2__0_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     2.272 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     2.272    mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_2__0_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     2.376 r  mulf1/operator/RoundingAdder/expX_c1_reg[7]_i_5__0/O[0]
                         net (fo=10, routed)          0.403     2.778    mulf1/operator/RoundingAdder/p_0_in[32]
    SLICE_X27Y49         LUT5 (Prop_lut5_I2_O)        0.120     2.898 f  mulf1/operator/RoundingAdder/sXsYExnXY_c1[3]_i_6__0/O
                         net (fo=2, routed)           0.403     3.302    mulf1/operator/RoundingAdder/mulf1_result[29]
    SLICE_X32Y48         LUT5 (Prop_lut5_I3_O)        0.043     3.345 r  mulf1/operator/RoundingAdder/newY_c1[22]_i_8__0/O
                         net (fo=3, routed)           0.166     3.511    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/eqOp1_in
    SLICE_X33Y48         LUT4 (Prop_lut4_I0_O)        0.043     3.554 r  mulf1/operator/RoundingAdder/newY_c1[0]_i_3__0/O
                         net (fo=25, routed)          0.211     3.765    mulf1/operator/RoundingAdder/addf1/ieee2nfloat_1/sfracX1__0
    SLICE_X32Y48         LUT6 (Prop_lut6_I1_O)        0.043     3.808 r  mulf1/operator/RoundingAdder/newY_c1[7]_i_3__0/O
                         net (fo=4, routed)           0.343     4.151    buffer20/control/excExpFracY_c0[6]
    SLICE_X29Y48         LUT6 (Prop_lut6_I5_O)        0.043     4.194 r  buffer20/control/ltOp_carry_i_1__0/O
                         net (fo=1, routed)           0.293     4.488    addf1/operator/DI[3]
    SLICE_X28Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.184     4.672 r  addf1/operator/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     4.672    addf1/operator/ltOp_carry_n_0
    SLICE_X28Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.721 r  addf1/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.001     4.721    addf1/operator/ltOp_carry__0_n_0
    SLICE_X28Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.770 r  addf1/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.770    addf1/operator/ltOp_carry__1_n_0
    SLICE_X28Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.819 r  addf1/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.819    addf1/operator/ltOp_carry__2_n_0
    SLICE_X28Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     4.946 r  addf1/operator/ltOp_carry__3/CO[0]
                         net (fo=67, routed)          0.359     5.305    mulf1/operator/RoundingAdder/CO[0]
    SLICE_X27Y52         LUT2 (Prop_lut2_I0_O)        0.130     5.435 r  mulf1/operator/RoundingAdder/i__carry_i_3__0/O
                         net (fo=1, routed)           0.183     5.618    addf1/operator/expDiff_c1_reg[3]_0[1]
    SLICE_X27Y50         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     5.860 r  addf1/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.860    addf1/operator/_inferred__1/i__carry_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     6.013 r  addf1/operator/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.000     6.013    addf1/operator/expDiff_c0[5]
    SLICE_X27Y51         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.590     5.590 r  
                                                      0.000     5.590 r  clk (IN)
                         net (fo=2289, unset)         0.483     6.073    addf1/operator/clk
    SLICE_X27Y51         FDRE                                         r  addf1/operator/expDiff_c1_reg[5]/C
                         clock pessimism              0.000     6.073    
                         clock uncertainty           -0.035     6.037    
    SLICE_X27Y51         FDRE (Setup_fdre_C_D)        0.048     6.085    addf1/operator/expDiff_c1_reg[5]
  -------------------------------------------------------------------
                         required time                          6.085    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                  0.072    




