<<<<<<< HEAD
Loading plugins phase: Elapsed time ==> 0s.256ms
=======
<<<<<<< HEAD
Loading plugins phase: Elapsed time ==> 0s.116ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 -s C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.159ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.036ms
=======
Loading plugins phase: Elapsed time ==> 0s.171ms
>>>>>>> main
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.392ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
<<<<<<< HEAD
HDL generation phase: Elapsed time ==> 0s.040ms
=======
HDL generation phase: Elapsed time ==> 0s.109ms
>>>>>>> main
>>>>>>> main
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
=======
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
>>>>>>> main
>>>>>>> main
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
=======
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 Design01.v -verilog
>>>>>>> main
>>>>>>> main
======================================================================

======================================================================
Compiling:  Design01.v
Program  :   vlogfe
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 17 20:54:50 2022
=======
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Oct 19 23:41:21 2022
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Oct 17 10:29:10 2022
>>>>>>> main
>>>>>>> main


======================================================================
Compiling:  Design01.v
Program  :   vpp
Options  :    -yv2 -q10 Design01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
<<<<<<< HEAD
Mon Oct 17 20:54:50 2022
=======
<<<<<<< HEAD
Wed Oct 19 23:41:21 2022
=======
Mon Oct 17 10:29:10 2022
>>>>>>> main
>>>>>>> main

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Design01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   tovif
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 17 20:54:50 2022
=======
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Oct 19 23:41:21 2022
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Oct 17 10:29:11 2022
>>>>>>> main
>>>>>>> main

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
<<<<<<< HEAD
Linking 'C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
=======
<<<<<<< HEAD
Linking 'C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
=======
Linking 'C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
>>>>>>> main
>>>>>>> main
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Design01.v
Program  :   topld
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 17 20:54:51 2022
=======
<<<<<<< HEAD
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Oct 19 23:41:21 2022
=======
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -dcpsoc3 -verilog Design01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Oct 17 10:29:12 2022
>>>>>>> main
>>>>>>> main

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
<<<<<<< HEAD
Linking 'C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
=======
<<<<<<< HEAD
Linking 'C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
=======
Linking 'C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\codegentemp\Design01.v'.
>>>>>>> main
>>>>>>> main
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Debouncer_v1_0\Debouncer_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART:BUART:reset_sr\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_30
	\UART:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_5:lt\
	\UART:BUART:sRX:MODULE_5:eq\
	\UART:BUART:sRX:MODULE_5:gt\
	\UART:BUART:sRX:MODULE_5:gte\
	\UART:BUART:sRX:MODULE_5:lte\
	\I2C:udb_clk\
	Net_43
	\I2C:Net_973\
	Net_45
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_46
	\I2C:Net_975\
	Net_49
	Net_51
	\ESPUART:BUART:reset_sr\
	\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_1\
	\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:b_0\
	\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\
	\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_0\
	Net_56
	\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_1\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_1\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lt_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gt_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:lti_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:gti_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:albi_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:agbi_0\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:xeq\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:xlt\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:xlte\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:xgt\
	\ESPUART:BUART:sRX:MODULE_10:g1:a0:xgte\
	\ESPUART:BUART:sRX:MODULE_10:lt\
	\ESPUART:BUART:sRX:MODULE_10:eq\
	\ESPUART:BUART:sRX:MODULE_10:gt\
	\ESPUART:BUART:sRX:MODULE_10:gte\
	\ESPUART:BUART:sRX:MODULE_10:lte\
	Net_126
	Net_133


Deleted 62 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalParityType_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_ctrl_mark\ to \UART:BUART:tx_hd_send_break\
Aliasing zero to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing MODIN2_1 to MODIN1_1
Aliasing MODIN2_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to one
Aliasing MODIN3_1 to MODIN1_1
Aliasing MODIN3_0 to MODIN1_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\ to one
Aliasing \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_1_net_0 to one
Aliasing tmpOE__Tx_1_net_0 to one
Aliasing tmpOE__SDA_net_0 to one
Aliasing tmpOE__SCL_net_0 to one
Aliasing \I2C:Net_969\ to one
Aliasing \I2C:Net_968\ to one
Aliasing \ESPUART:BUART:tx_hd_send_break\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:HalfDuplexSend\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:FinalAddrMode_2\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:FinalAddrMode_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:FinalAddrMode_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:tx_status_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:tx_status_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:tx_status_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:rx_count7_bit8_wire\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to one
Aliasing \ESPUART:BUART:sRX:s23Poll:MODIN6_1\ to \ESPUART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODIN6_0\ to \ESPUART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ to one
Aliasing \ESPUART:BUART:sRX:s23Poll:MODIN7_1\ to \ESPUART:BUART:sRX:s23Poll:MODIN5_1\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODIN7_0\ to \ESPUART:BUART:sRX:s23Poll:MODIN5_0\
Aliasing \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\ to one
Aliasing \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:rx_status_1\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_6\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_5\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_4\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_3\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_2\ to one
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_1\ to one
Aliasing \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_0\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\ to one
Aliasing tmpOE__Rx_2_net_0 to one
Aliasing tmpOE__Tx_2_net_0 to one
Aliasing tmpOE__ESP_RST_net_0 to one
Aliasing tmpOE__SW2_net_0 to one
Aliasing tmpOE__ENC_net_1 to one
Aliasing tmpOE__ENC_net_0 to one
Aliasing tmpOE__Tout_net_0 to one
Aliasing tmpOE__LED_T_G_net_0 to one
Aliasing tmpOE__LED_T_R_net_0 to one
Aliasing tmpOE__LED_H_G_net_0 to one
Aliasing tmpOE__LED_H_R_net_0 to one
Aliasing tmpOE__SW1_net_0 to one
Aliasing tmpOE__LED_T_Y_net_0 to one
Aliasing tmpOE__LED_H_Y_net_0 to one
Aliasing tmpOE__Hout_net_0 to one
Aliasing \UART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \UART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:reset_reg\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing \ESPUART:BUART:rx_break_status\\D\ to \UART:BUART:tx_hd_send_break\
Aliasing Net_127D to \UART:BUART:tx_hd_send_break\
Aliasing Net_129D to \UART:BUART:tx_hd_send_break\
Aliasing Net_134D to \UART:BUART:tx_hd_send_break\
Aliasing Net_135D to \UART:BUART:tx_hd_send_break\
Removing Rhs of wire Net_39[1] = \UART:BUART:tx_interrupt_out\[23]
Removing Rhs of wire Net_40[5] = \UART:BUART:rx_interrupt_out\[24]
Removing Lhs of wire \UART:Net_61\[6] = \UART:Net_9\[3]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[12] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[13] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[14] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[15] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[16] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[17] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[18] = \UART:BUART:tx_hd_send_break\[11]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[28] = \UART:BUART:tx_bitclk_dp\[65]
Removing Rhs of wire zero[29] = \UART:BUART:tx_hd_send_break\[11]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[75] = \UART:BUART:tx_counter_dp\[66]
Removing Lhs of wire \UART:BUART:tx_status_6\[76] = zero[29]
Removing Lhs of wire \UART:BUART:tx_status_5\[77] = zero[29]
Removing Lhs of wire \UART:BUART:tx_status_4\[78] = zero[29]
Removing Lhs of wire \UART:BUART:tx_status_1\[80] = \UART:BUART:tx_fifo_empty\[43]
Removing Lhs of wire \UART:BUART:tx_status_3\[82] = \UART:BUART:tx_fifo_notfull\[42]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[142] = zero[29]
Removing Rhs of wire add_vv_vv_MODGEN_1_1[150] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[161]
Removing Rhs of wire add_vv_vv_MODGEN_1_0[152] = \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[162]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[153] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[178]
Removing Lhs of wire cmp_vv_vv_MODGEN_3[154] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[192]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[155] = MODIN1_1[156]
Removing Rhs of wire MODIN1_1[156] = \UART:BUART:pollcount_1\[148]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[157] = MODIN1_0[158]
Removing Rhs of wire MODIN1_0[158] = \UART:BUART:pollcount_0\[151]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[164] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[165] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[166] = MODIN1_1[156]
Removing Lhs of wire MODIN2_1[167] = MODIN1_1[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[168] = MODIN1_0[158]
Removing Lhs of wire MODIN2_0[169] = MODIN1_0[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[170] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[171] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[172] = MODIN1_1[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[173] = MODIN1_0[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[174] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[175] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[180] = MODIN1_1[156]
Removing Lhs of wire MODIN3_1[181] = MODIN1_1[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[182] = MODIN1_0[158]
Removing Lhs of wire MODIN3_0[183] = MODIN1_0[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[184] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[185] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[186] = MODIN1_1[156]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[187] = MODIN1_0[158]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[188] = one[8]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[189] = zero[29]
Removing Lhs of wire \UART:BUART:rx_status_1\[196] = zero[29]
Removing Rhs of wire \UART:BUART:rx_status_2\[197] = \UART:BUART:rx_parity_error_status\[198]
Removing Rhs of wire \UART:BUART:rx_status_3\[199] = \UART:BUART:rx_stop_bit_error\[200]
Removing Lhs of wire cmp_vv_vv_MODGEN_4[210] = \UART:BUART:sRX:MODULE_4:g2:a0:lta_0\[259]
Removing Lhs of wire cmp_vv_vv_MODGEN_5[214] = \UART:BUART:sRX:MODULE_5:g1:a0:xneq\[281]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_6\[215] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_5\[216] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_4\[217] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_3\[218] = MODIN4_6[219]
Removing Rhs of wire MODIN4_6[219] = \UART:BUART:rx_count_6\[137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_2\[220] = MODIN4_5[221]
Removing Rhs of wire MODIN4_5[221] = \UART:BUART:rx_count_5\[138]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_1\[222] = MODIN4_4[223]
Removing Rhs of wire MODIN4_4[223] = \UART:BUART:rx_count_4\[139]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newa_0\[224] = MODIN4_3[225]
Removing Rhs of wire MODIN4_3[225] = \UART:BUART:rx_count_3\[140]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_6\[226] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_5\[227] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_4\[228] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_3\[229] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_2\[230] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_1\[231] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:newb_0\[232] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_6\[233] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_5\[234] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_4\[235] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_3\[236] = MODIN4_6[219]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_2\[237] = MODIN4_5[221]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_1\[238] = MODIN4_4[223]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:dataa_0\[239] = MODIN4_3[225]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_6\[240] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_5\[241] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_4\[242] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_3\[243] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_2\[244] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_1\[245] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_4:g2:a0:datab_0\[246] = zero[29]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newa_0\[261] = \UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:newb_0\[262] = \UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:dataa_0\[263] = \UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:datab_0\[264] = \UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[265] = \UART:BUART:rx_postpoll\[96]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[266] = \UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[268] = one[8]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[269] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[270] = \UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[267]
Removing Lhs of wire tmpOE__Rx_1_net_0[292] = one[8]
Removing Lhs of wire tmpOE__Tx_1_net_0[297] = one[8]
Removing Lhs of wire tmpOE__SDA_net_0[304] = one[8]
Removing Lhs of wire tmpOE__SCL_net_0[310] = one[8]
Removing Rhs of wire \I2C:sda_x_wire\[315] = \I2C:Net_643_1\[316]
Removing Rhs of wire \I2C:Net_697\[318] = \I2C:Net_643_2\[324]
Removing Rhs of wire \I2C:Net_1109_0\[321] = \I2C:scl_yfb\[334]
Removing Rhs of wire \I2C:Net_1109_1\[322] = \I2C:sda_yfb\[335]
Removing Lhs of wire \I2C:scl_x_wire\[325] = \I2C:Net_643_0\[323]
Removing Lhs of wire \I2C:Net_969\[326] = one[8]
Removing Lhs of wire \I2C:Net_968\[327] = one[8]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[337] = one[8]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[339] = one[8]
Removing Rhs of wire Net_65[346] = \ESPUART:BUART:tx_interrupt_out\[376]
Removing Rhs of wire Net_66[350] = \ESPUART:BUART:rx_interrupt_out\[377]
Removing Lhs of wire \ESPUART:Net_61\[351] = \ESPUART:Net_9\[348]
Removing Lhs of wire \ESPUART:BUART:tx_hd_send_break\[364] = zero[29]
Removing Lhs of wire \ESPUART:BUART:HalfDuplexSend\[365] = zero[29]
Removing Lhs of wire \ESPUART:BUART:FinalParityType_1\[366] = \ESPUART:BUART:control_4\[358]
Removing Lhs of wire \ESPUART:BUART:FinalParityType_0\[367] = \ESPUART:BUART:control_3\[359]
Removing Lhs of wire \ESPUART:BUART:FinalAddrMode_2\[368] = zero[29]
Removing Lhs of wire \ESPUART:BUART:FinalAddrMode_1\[369] = zero[29]
Removing Lhs of wire \ESPUART:BUART:FinalAddrMode_0\[370] = zero[29]
Removing Lhs of wire \ESPUART:BUART:tx_ctrl_mark\[371] = \ESPUART:BUART:control_2\[360]
Removing Rhs of wire \ESPUART:BUART:tx_bitclk_enable_pre\[381] = \ESPUART:BUART:tx_bitclk_dp\[417]
Removing Lhs of wire \ESPUART:BUART:tx_counter_tc\[427] = \ESPUART:BUART:tx_counter_dp\[418]
Removing Lhs of wire \ESPUART:BUART:tx_status_6\[428] = zero[29]
Removing Lhs of wire \ESPUART:BUART:tx_status_5\[429] = zero[29]
Removing Lhs of wire \ESPUART:BUART:tx_status_4\[430] = zero[29]
Removing Lhs of wire \ESPUART:BUART:tx_status_1\[432] = \ESPUART:BUART:tx_fifo_empty\[395]
Removing Lhs of wire \ESPUART:BUART:tx_status_3\[434] = \ESPUART:BUART:tx_fifo_notfull\[394]
Removing Lhs of wire \ESPUART:BUART:rx_count7_bit8_wire\[494] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_1\[502] = \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\[513]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_6_0\[504] = \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\[514]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\[505] = \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\[530]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_8\[506] = \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\[544]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_1\[507] = \ESPUART:BUART:sRX:s23Poll:MODIN5_1\[508]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN5_1\[508] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:a_0\[509] = \ESPUART:BUART:sRX:s23Poll:MODIN5_0\[510]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN5_0\[510] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[516] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[517] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\[518] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN6_1\[519] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\[520] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN6_0\[521] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\[522] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\[523] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\[524] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\[525] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\[526] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\[527] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_1\[532] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN7_1\[533] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newa_0\[534] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODIN7_0\[535] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_1\[536] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:newb_0\[537] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_1\[538] = \ESPUART:BUART:pollcount_1\[500]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:dataa_0\[539] = \ESPUART:BUART:pollcount_0\[503]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_1\[540] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:datab_0\[541] = zero[29]
Removing Lhs of wire \ESPUART:BUART:rx_status_1\[548] = zero[29]
Removing Rhs of wire \ESPUART:BUART:rx_status_2\[549] = \ESPUART:BUART:rx_parity_error_status\[550]
Removing Rhs of wire \ESPUART:BUART:rx_status_3\[551] = \ESPUART:BUART:rx_stop_bit_error\[552]
Removing Lhs of wire \ESPUART:BUART:sRX:cmp_vv_vv_MODGEN_9\[562] = \ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_0\[611]
Removing Lhs of wire \ESPUART:BUART:sRX:cmp_vv_vv_MODGEN_10\[566] = \ESPUART:BUART:sRX:MODULE_10:g1:a0:xneq\[633]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_6\[567] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_5\[568] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_4\[569] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_3\[570] = \ESPUART:BUART:sRX:MODIN8_6\[571]
Removing Lhs of wire \ESPUART:BUART:sRX:MODIN8_6\[571] = \ESPUART:BUART:rx_count_6\[489]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_2\[572] = \ESPUART:BUART:sRX:MODIN8_5\[573]
Removing Lhs of wire \ESPUART:BUART:sRX:MODIN8_5\[573] = \ESPUART:BUART:rx_count_5\[490]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_1\[574] = \ESPUART:BUART:sRX:MODIN8_4\[575]
Removing Lhs of wire \ESPUART:BUART:sRX:MODIN8_4\[575] = \ESPUART:BUART:rx_count_4\[491]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newa_0\[576] = \ESPUART:BUART:sRX:MODIN8_3\[577]
Removing Lhs of wire \ESPUART:BUART:sRX:MODIN8_3\[577] = \ESPUART:BUART:rx_count_3\[492]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_6\[578] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_5\[579] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_4\[580] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_3\[581] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_2\[582] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_1\[583] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:newb_0\[584] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_6\[585] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_5\[586] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_4\[587] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_3\[588] = \ESPUART:BUART:rx_count_6\[489]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_2\[589] = \ESPUART:BUART:rx_count_5\[490]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_1\[590] = \ESPUART:BUART:rx_count_4\[491]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:dataa_0\[591] = \ESPUART:BUART:rx_count_3\[492]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_6\[592] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_5\[593] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_4\[594] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_3\[595] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_2\[596] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_1\[597] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_9:g2:a0:datab_0\[598] = zero[29]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:newa_0\[613] = \ESPUART:BUART:rx_postpoll\[448]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:newb_0\[614] = \ESPUART:BUART:rx_parity_bit\[565]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:dataa_0\[615] = \ESPUART:BUART:rx_postpoll\[448]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:datab_0\[616] = \ESPUART:BUART:rx_parity_bit\[565]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:a_0\[617] = \ESPUART:BUART:rx_postpoll\[448]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:b_0\[618] = \ESPUART:BUART:rx_parity_bit\[565]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_0\[620] = one[8]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eq_0\[621] = \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[619]
Removing Lhs of wire \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:eqi_0\[622] = \ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\[619]
Removing Lhs of wire tmpOE__Rx_2_net_0[644] = one[8]
Removing Lhs of wire tmpOE__Tx_2_net_0[649] = one[8]
Removing Lhs of wire tmpOE__ESP_RST_net_0[656] = one[8]
Removing Lhs of wire tmpOE__SW2_net_0[664] = one[8]
Removing Lhs of wire tmpOE__ENC_net_1[670] = one[8]
Removing Lhs of wire tmpOE__ENC_net_0[671] = one[8]
Removing Lhs of wire tmpOE__Tout_net_0[679] = one[8]
Removing Lhs of wire tmpOE__LED_T_G_net_0[685] = one[8]
Removing Lhs of wire tmpOE__LED_T_R_net_0[701] = one[8]
Removing Lhs of wire tmpOE__LED_H_G_net_0[707] = one[8]
Removing Lhs of wire tmpOE__LED_H_R_net_0[713] = one[8]
Removing Lhs of wire tmpOE__SW1_net_0[720] = one[8]
Removing Lhs of wire tmpOE__LED_T_Y_net_0[729] = one[8]
Removing Lhs of wire tmpOE__LED_H_Y_net_0[736] = one[8]
Removing Lhs of wire tmpOE__Hout_net_0[761] = one[8]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[767] = zero[29]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[782] = \UART:BUART:rx_bitclk_pre\[131]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[791] = \UART:BUART:rx_parity_error_pre\[208]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[792] = zero[29]
Removing Lhs of wire \ESPUART:BUART:reset_reg\\D\[796] = zero[29]
Removing Lhs of wire \ESPUART:BUART:rx_bitclk\\D\[811] = \ESPUART:BUART:rx_bitclk_pre\[483]
Removing Lhs of wire \ESPUART:BUART:rx_break_status\\D\[821] = zero[29]
Removing Lhs of wire \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[827] = Net_124[721]
Removing Lhs of wire \SW1_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[828] = \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\[747]
Removing Lhs of wire Net_127D[829] = zero[29]
Removing Lhs of wire Net_129D[830] = zero[29]
Removing Lhs of wire \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\\D\[831] = Net_131[665]
Removing Lhs of wire \SW2_Debouncer:DEBOUNCER[0]:d_sync_1\\D\[832] = \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\[754]
Removing Lhs of wire Net_134D[833] = zero[29]
Removing Lhs of wire Net_135D[834] = zero[29]

------------------------------------------------------
Aliased 0 equations, 233 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (MODIN1_0);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_0' (cost = 0):
add_vv_vv_MODGEN_1_0 <= (not MODIN1_0);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not MODIN1_1);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (MODIN4_6);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not MODIN4_6 and not MODIN4_4)
	OR (not MODIN4_6 and not MODIN4_5));

Note:  Expanding virtual equation for '\ESPUART:BUART:rx_addressmatch\' (cost = 0):
\ESPUART:BUART:rx_addressmatch\ <= (\ESPUART:BUART:rx_addressmatch2\
	OR \ESPUART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\ESPUART:BUART:rx_bitclk_pre\' (cost = 1):
\ESPUART:BUART:rx_bitclk_pre\ <= ((not \ESPUART:BUART:rx_count_2\ and not \ESPUART:BUART:rx_count_1\ and not \ESPUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:rx_bitclk_pre16x\' (cost = 0):
\ESPUART:BUART:rx_bitclk_pre16x\ <= ((not \ESPUART:BUART:rx_count_2\ and \ESPUART:BUART:rx_count_1\ and \ESPUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:rx_poll_bit1\' (cost = 1):
\ESPUART:BUART:rx_poll_bit1\ <= ((not \ESPUART:BUART:rx_count_2\ and not \ESPUART:BUART:rx_count_1\ and \ESPUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:rx_poll_bit2\' (cost = 1):
\ESPUART:BUART:rx_poll_bit2\ <= ((not \ESPUART:BUART:rx_count_2\ and not \ESPUART:BUART:rx_count_1\ and not \ESPUART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:pollingrange\' (cost = 4):
\ESPUART:BUART:pollingrange\ <= ((not \ESPUART:BUART:rx_count_2\ and not \ESPUART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\ESPUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_0\ <= (not \ESPUART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ <= (\ESPUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_1\ <= (not \ESPUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_6\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_6\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_5\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_5\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_4\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_4\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_3\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_3\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_3\ <= (\ESPUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_2\' (cost = 1):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_2\ <= ((not \ESPUART:BUART:rx_count_6\ and not \ESPUART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_2\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_2\ <= (\ESPUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_1\' (cost = 2):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_1\ <= ((not \ESPUART:BUART:rx_count_6\ and not \ESPUART:BUART:rx_count_4\)
	OR (not \ESPUART:BUART:rx_count_6\ and not \ESPUART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_1\' (cost = 0):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:gta_1\ <= (\ESPUART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_0\' (cost = 8):
\ESPUART:BUART:sRX:MODULE_9:g2:a0:lta_0\ <= ((not \ESPUART:BUART:rx_count_6\ and not \ESPUART:BUART:rx_count_4\)
	OR (not \ESPUART:BUART:rx_count_6\ and not \ESPUART:BUART:rx_count_5\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not MODIN1_1 and not MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not MODIN1_1);

Note:  Expanding virtual equation for 'add_vv_vv_MODGEN_1_1' (cost = 2):
add_vv_vv_MODGEN_1_1 <= ((not MODIN1_0 and MODIN1_1)
	OR (not MODIN1_1 and MODIN1_0));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\' (cost = 4):
\ESPUART:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ <= ((not \ESPUART:BUART:pollcount_1\ and not \ESPUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\' (cost = 0):
\ESPUART:BUART:sRX:s23Poll:MODULE_8:g2:a0:lta_0\ <= (not \ESPUART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\' (cost = 2):
\ESPUART:BUART:sRX:s23Poll:MODULE_6:g2:a0:s_1\ <= ((not \ESPUART:BUART:pollcount_0\ and \ESPUART:BUART:pollcount_1\)
	OR (not \ESPUART:BUART:pollcount_1\ and \ESPUART:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (MODIN1_1
	OR (Net_31 and MODIN1_0));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_31 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_31 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not Net_31 and not MODIN1_1 and not \UART:BUART:rx_parity_bit\)
	OR (not MODIN1_1 and not MODIN1_0 and not \UART:BUART:rx_parity_bit\)
	OR (MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (Net_31 and MODIN1_0 and \UART:BUART:rx_parity_bit\));

Note:  Virtual signal \ESPUART:BUART:rx_postpoll\ with ( cost: 168 or cost_inv: 2)  > 90 or with size: 2 > 102 has been made a (soft) node.
\ESPUART:BUART:rx_postpoll\ <= (\ESPUART:BUART:pollcount_1\
	OR (Net_57 and \ESPUART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not \ESPUART:BUART:rx_postpoll\ and not \ESPUART:BUART:rx_parity_bit\)
	OR (\ESPUART:BUART:rx_postpoll\ and \ESPUART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\ESPUART:BUART:sRX:MODULE_10:g1:a0:gx:u0:aeqb_1\ <= ((not \ESPUART:BUART:rx_postpoll\ and not \ESPUART:BUART:rx_parity_bit\)
	OR (\ESPUART:BUART:rx_postpoll\ and \ESPUART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\ESPUART:BUART:sRX:MODULE_10:g1:a0:xneq\' (cost = 4):
\ESPUART:BUART:sRX:MODULE_10:g1:a0:xneq\ <= ((not \ESPUART:BUART:rx_parity_bit\ and \ESPUART:BUART:rx_postpoll\)
	OR (not \ESPUART:BUART:rx_postpoll\ and \ESPUART:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 64 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \ESPUART:BUART:rx_status_0\ to zero
Aliasing \ESPUART:BUART:rx_status_6\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \ESPUART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[95] = \UART:BUART:rx_bitclk\[143]
Removing Lhs of wire \UART:BUART:rx_status_0\[194] = zero[29]
Removing Lhs of wire \UART:BUART:rx_status_6\[203] = zero[29]
Removing Rhs of wire \ESPUART:BUART:rx_bitclk_enable\[447] = \ESPUART:BUART:rx_bitclk\[495]
Removing Lhs of wire \ESPUART:BUART:rx_status_0\[546] = zero[29]
Removing Lhs of wire \ESPUART:BUART:rx_status_6\[555] = zero[29]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[774] = \UART:BUART:tx_ctrl_mark_last\[86]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[786] = zero[29]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[787] = zero[29]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[789] = zero[29]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[790] = \UART:BUART:rx_markspace_pre\[207]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[795] = \UART:BUART:rx_parity_bit\[213]
Removing Lhs of wire \ESPUART:BUART:rx_addr_match_status\\D\[818] = zero[29]

------------------------------------------------------
Aliased 0 equations, 13 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_31 and MODIN1_0)
	OR (not MODIN1_1 and not MODIN1_0 and \UART:BUART:rx_parity_bit\)
	OR (not Net_31 and not MODIN1_1 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and MODIN1_1));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
<<<<<<< HEAD
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
=======
<<<<<<< HEAD
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.011ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 19 October 2022 23:41:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\kelse\Desktop\ECE 477\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -d CY8C5868LTI-LP039 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.011ms
=======
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj" -dcpsoc3 Design01.v -verilog
>>>>>>> main
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.071ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 17 October 2022 20:54:51
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lucas\Documents\PSoC Creator\ECE405_PSoC5_MonitoringSystem\Design01.cydsn\Design01.cyprj -d CY8C5888LTI-LP097 Design01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
<<<<<<< HEAD
Design parsing phase: Elapsed time ==> 0s.019ms
=======
Design parsing phase: Elapsed time ==> 0s.031ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \ESPUART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \ESPUART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \ESPUART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: Net_127 from registered to combinatorial
    Converted constant MacroCell: Net_129 from registered to combinatorial
    Converted constant MacroCell: Net_134 from registered to combinatorial
    Converted constant MacroCell: Net_135 from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'ESPUART_IntClock'. Fanout=1, Signal=\ESPUART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'DEBOUNCE_CLK'. Fanout=2, Signal=Net_125
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \ESPUART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: ESPUART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ESPUART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \SW1_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: DEBOUNCE_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DEBOUNCE_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SW2_Debouncer:ClkSync\: with output requested to be synchronous
        ClockIn: DEBOUNCE_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: DEBOUNCE_CLK, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \ESPUART:BUART:rx_address_detected\, Duplicate of \ESPUART:BUART:rx_state_1\ 
    MacroCell: Name=\ESPUART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESPUART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_31 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_35 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_2(0)__PA ,
            fb => Net_57 ,
            pad => Rx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_2(0)__PA ,
            pin_input => Net_61 ,
            pad => Tx_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ESP_RST(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ESP_RST(0)__PA ,
            pad => ESP_RST(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            fb => Net_131 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC(0)
        Attributes:
            Alias: A
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC(0)__PA ,
            pad => ENC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ENC(1)
        Attributes:
            Alias: B
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => ENC(1)__PA ,
            pad => ENC(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Tout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Tout(0)__PA ,
            pad => Tout(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_T_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_T_G(0)__PA ,
            annotation => Net_183 ,
            pad => LED_T_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_T_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_T_R(0)__PA ,
            annotation => Net_180 ,
            pad => LED_T_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_H_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_H_G(0)__PA ,
            annotation => Net_128 ,
            pad => LED_H_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_H_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_H_R(0)__PA ,
            annotation => Net_184 ,
            pad => LED_H_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            fb => Net_124 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_T_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_T_Y(0)__PA ,
            annotation => Net_120 ,
            pad => LED_T_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_H_Y(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_H_Y(0)__PA ,
            annotation => Net_122 ,
            pad => LED_H_Y(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Hout(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: True
            Interrupt mode: ON_CHANGE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Hout(0)__PA ,
            pad => Hout(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\ESPUART:BUART:txn_split\, Mode=(Combinatorial)
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * \ESPUART:BUART:tx_counter_dp\ * 
              !\ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * \ESPUART:BUART:tx_counter_dp\ * 
              !\ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\ * !\ESPUART:BUART:tx_mark\
            + !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_shift_out\ * !\ESPUART:BUART:tx_state_2\
            + !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * !\ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_shift_out\ * !\ESPUART:BUART:tx_state_2\ * 
              !\ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:txn_split\ (fanout=1)

    MacroCell: Name=Net_35, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_35 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_31 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_61, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:txn\
        );
        Output = Net_61 (fanout=1)

    MacroCell: Name=\ESPUART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\
        );
        Output = \ESPUART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_fifo_empty\ * \ESPUART:BUART:tx_state_2\
        );
        Output = \ESPUART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:tx_fifo_notfull\
        );
        Output = \ESPUART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:pollcount_1\
            + Net_57 * \ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\ESPUART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESPUART:BUART:rx_load_fifo\ * \ESPUART:BUART:rx_fifofull\
        );
        Output = \ESPUART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESPUART:BUART:rx_fifonotempty\ * 
              \ESPUART:BUART:rx_state_stop1_reg\
        );
        Output = \ESPUART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_31 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_31 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=MODIN1_1, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_31 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_31 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)

    MacroCell: Name=MODIN1_0, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_31 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_31 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_31 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:txn_split\
        );
        Output = \ESPUART:BUART:txn\ (fanout=4)

    MacroCell: Name=\ESPUART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_1\ (fanout=11)

    MacroCell: Name=\ESPUART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:control_3\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              !\ESPUART:BUART:tx_fifo_empty\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_fifo_empty\ * !\ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_fifo_empty\ * \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_0\ (fanout=10)

    MacroCell: Name=\ESPUART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_2\ (fanout=10)

    MacroCell: Name=\ESPUART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_state_2\
            + !\ESPUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESPUART:BUART:tx_bitclk\ (fanout=7)

    MacroCell: Name=\ESPUART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:control_2\ * \ESPUART:BUART:tx_ctrl_mark_last\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:control_2\ * !\ESPUART:BUART:tx_ctrl_mark_last\
        );
        Output = \ESPUART:BUART:tx_ctrl_mark_last\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:control_2\ * !\ESPUART:BUART:tx_ctrl_mark_last\ * 
              !\ESPUART:BUART:tx_mark\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\ * \ESPUART:BUART:tx_mark\
        );
        Output = \ESPUART:BUART:tx_mark\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\ * 
              !\ESPUART:BUART:tx_parity_bit\
        );
        Output = \ESPUART:BUART:tx_parity_bit\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESPUART:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\ESPUART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
        );
        Output = \ESPUART:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\ESPUART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
        );
        Output = \ESPUART:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\ESPUART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !Net_57 * \ESPUART:BUART:rx_last\
        );
        Output = \ESPUART:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\ESPUART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !\ESPUART:BUART:rx_count_0\
        );
        Output = \ESPUART:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\ESPUART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !\ESPUART:BUART:pollcount_1\ * Net_57 * 
              \ESPUART:BUART:pollcount_0\
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              \ESPUART:BUART:pollcount_1\ * !Net_57
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              \ESPUART:BUART:pollcount_1\ * !\ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:pollcount_1\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !Net_57 * \ESPUART:BUART:pollcount_0\
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              Net_57 * !\ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:pollcount_0\ (fanout=3)

    MacroCell: Name=\ESPUART:BUART:rx_status_2\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
        );
        Output = \ESPUART:BUART:rx_status_2\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_markspace_pre\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_markspace_pre\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_markspace_pre\
        );
        Output = \ESPUART:BUART:rx_markspace_pre\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              \ESPUART:BUART:rx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              !\ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              \ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              !\ESPUART:BUART:rx_parity_bit\
        );
        Output = \ESPUART:BUART:rx_parity_error_pre\ (fanout=2)

    MacroCell: Name=\ESPUART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \ESPUART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\ESPUART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_parity_bit\ (fanout=2)

    MacroCell: Name=Net_111, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\SW2_Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_111 (fanout=1)

    MacroCell: Name=Net_130, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\SW1_Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_130 (fanout=1)

    MacroCell: Name=\SW1_Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_124
        );
        Output = \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\SW1_Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \SW1_Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)

    MacroCell: Name=\SW2_Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_131
        );
        Output = \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)

    MacroCell: Name=\SW2_Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \SW2_Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESPUART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            cs_addr_2 => \ESPUART:BUART:tx_state_1\ ,
            cs_addr_1 => \ESPUART:BUART:tx_state_0\ ,
            cs_addr_0 => \ESPUART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \ESPUART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \ESPUART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \ESPUART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESPUART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            cs_addr_0 => \ESPUART:BUART:counter_load_not\ ,
            ce0_reg => \ESPUART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \ESPUART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\ESPUART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            cs_addr_2 => \ESPUART:BUART:rx_state_1\ ,
            cs_addr_1 => \ESPUART:BUART:rx_state_0\ ,
            cs_addr_0 => \ESPUART:BUART:rx_bitclk_enable\ ,
            route_si => \ESPUART:BUART:rx_postpoll\ ,
            f0_load => \ESPUART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \ESPUART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \ESPUART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ ,
            interrupt => Net_39 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_40 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ESPUART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            status_3 => \ESPUART:BUART:tx_fifo_notfull\ ,
            status_2 => \ESPUART:BUART:tx_status_2\ ,
            status_1 => \ESPUART:BUART:tx_fifo_empty\ ,
            status_0 => \ESPUART:BUART:tx_status_0\ ,
            interrupt => Net_65 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ESPUART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            status_5 => \ESPUART:BUART:rx_status_5\ ,
            status_4 => \ESPUART:BUART:rx_status_4\ ,
            status_3 => \ESPUART:BUART:rx_status_3\ ,
            status_2 => \ESPUART:BUART:rx_status_2\ ,
            interrupt => Net_66 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\ESPUART:BUART:sCR_SyncCtl:CtrlReg\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            control_7 => \ESPUART:BUART:control_7\ ,
            control_6 => \ESPUART:BUART:control_6\ ,
            control_5 => \ESPUART:BUART:control_5\ ,
            control_4 => \ESPUART:BUART:control_4\ ,
            control_3 => \ESPUART:BUART:control_3\ ,
            control_2 => \ESPUART:BUART:control_2\ ,
            control_1 => \ESPUART:BUART:control_1\ ,
            control_0 => \ESPUART:BUART:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => MODIN4_6 ,
            count_5 => MODIN4_5 ,
            count_4 => MODIN4_4 ,
            count_3 => MODIN4_3 ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\ESPUART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \ESPUART:Net_9\ ,
            load => \ESPUART:BUART:rx_counter_load\ ,
            count_6 => \ESPUART:BUART:rx_count_6\ ,
            count_5 => \ESPUART:BUART:rx_count_5\ ,
            count_4 => \ESPUART:BUART:rx_count_4\ ,
            count_3 => \ESPUART:BUART:rx_count_3\ ,
            count_2 => \ESPUART:BUART:rx_count_2\ ,
            count_1 => \ESPUART:BUART:rx_count_1\ ,
            count_0 => \ESPUART:BUART:rx_count_0\ ,
            tc => \ESPUART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ESPUART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_65 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ESPUART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =esprx_int
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SW2_ISR
        PORT MAP (
            interrupt => Net_111 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ENC_ISR
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =SW1_ISR
        PORT MAP (
            interrupt => Net_130 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TOUT_ISR
        PORT MAP (
            interrupt => Net_114 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =HOUT_ISR
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   62 :  130 :  192 : 32.29 %
  Unique P-terms              :  125 :  259 :  384 : 32.55 %
  Total P-terms               :  141 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    1 :      :      :        
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
<<<<<<< HEAD
Technology Mapping: Elapsed time ==> 0s.114ms
Tech Mapping phase: Elapsed time ==> 0s.167ms
=======
<<<<<<< HEAD
Technology Mapping: Elapsed time ==> 0s.194ms
Tech Mapping phase: Elapsed time ==> 0s.242ms
=======
Technology Mapping: Elapsed time ==> 0s.359ms
Tech Mapping phase: Elapsed time ==> 0s.499ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : ENC(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : ENC(1) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : ESP_RST(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : Hout(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : LED_H_G(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : LED_H_R(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_H_Y(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : LED_T_G(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : LED_T_R(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_T_Y(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : Rx_2(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : SCL(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : SDA(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SW1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : SW2(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Tout(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Tx_2(0) (fixed)
<<<<<<< HEAD
Analog Placement phase: Elapsed time ==> 0s.029ms
=======
<<<<<<< HEAD
Analog Placement phase: Elapsed time ==> 0s.022ms
=======
Analog Placement phase: Elapsed time ==> 0s.109ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
<<<<<<< HEAD
Analog Code Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.7 sec.
=======
<<<<<<< HEAD
Analog Code Generation phase: Elapsed time ==> 0s.228ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.
=======
Analog Code Generation phase: Elapsed time ==> 0s.437ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.2 sec.
>>>>>>> main
>>>>>>> main

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.21
                   Pterms :            5.46
               Macrocells :            2.58
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<<<<<<< HEAD
Partitioning: Elapsed time ==> 0s.043ms
=======
<<<<<<< HEAD
Partitioning: Elapsed time ==> 0s.045ms
=======
Partitioning: Elapsed time ==> 0s.078ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      12.75 :       5.17
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=2, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:control_3\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              !\ESPUART:BUART:tx_fifo_empty\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_fifo_empty\ * !\ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_fifo_empty\ * \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\
        );
        Output = \ESPUART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESPUART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        cs_addr_0 => \ESPUART:BUART:counter_load_not\ ,
        ce0_reg => \ESPUART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \ESPUART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_61, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:txn\
        );
        Output = Net_61 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\ESPUART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_57
        );
        Output = \ESPUART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=3, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:tx_mark\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:control_2\ * !\ESPUART:BUART:tx_ctrl_mark_last\ * 
              !\ESPUART:BUART:tx_mark\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\ * \ESPUART:BUART:tx_mark\
        );
        Output = \ESPUART:BUART:tx_mark\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:tx_state_1\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !\ESPUART:BUART:pollcount_1\ * Net_57 * 
              \ESPUART:BUART:pollcount_0\
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              \ESPUART:BUART:pollcount_1\ * !Net_57
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              \ESPUART:BUART:pollcount_1\ * !\ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:pollcount_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !Net_57 * \ESPUART:BUART:pollcount_0\
            + !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              Net_57 * !\ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:pollcount_0\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ESPUART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_count_2\ * !\ESPUART:BUART:rx_count_1\ * 
              !\ESPUART:BUART:rx_count_0\
        );
        Output = \ESPUART:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:rx_parity_error_pre\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              \ESPUART:BUART:rx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              !\ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              \ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_error_pre\ * 
              !\ESPUART:BUART:rx_parity_bit\
        );
        Output = \ESPUART:BUART:rx_parity_error_pre\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:rx_status_2\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_error_pre\
        );
        Output = \ESPUART:BUART:rx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
        );
        Output = \ESPUART:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
        );
        Output = \ESPUART:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:pollcount_1\
            + Net_57 * \ESPUART:BUART:pollcount_0\
        );
        Output = \ESPUART:BUART:rx_postpoll\ (fanout=6)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=3]:     MacroCell: Name=\ESPUART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:control_2\ * \ESPUART:BUART:tx_ctrl_mark_last\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:control_2\ * !\ESPUART:BUART:tx_ctrl_mark_last\
        );
        Output = \ESPUART:BUART:tx_ctrl_mark_last\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_2\
            + \ESPUART:BUART:txn_split\
        );
        Output = \ESPUART:BUART:txn\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\ESPUART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        status_5 => \ESPUART:BUART:rx_status_5\ ,
        status_4 => \ESPUART:BUART:rx_status_4\ ,
        status_3 => \ESPUART:BUART:rx_status_3\ ,
        status_2 => \ESPUART:BUART:rx_status_2\ ,
        interrupt => Net_66 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ESPUART:BUART:sCR_SyncCtl:CtrlReg\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        control_7 => \ESPUART:BUART:control_7\ ,
        control_6 => \ESPUART:BUART:control_6\ ,
        control_5 => \ESPUART:BUART:control_5\ ,
        control_4 => \ESPUART:BUART:control_4\ ,
        control_3 => \ESPUART:BUART:control_3\ ,
        control_2 => \ESPUART:BUART:control_2\ ,
        control_1 => \ESPUART:BUART:control_1\ ,
        control_0 => \ESPUART:BUART:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_2\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !Net_57 * \ESPUART:BUART:rx_last\
        );
        Output = \ESPUART:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_5\
            + !\ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_count_6\ * !\ESPUART:BUART:rx_count_4\
            + !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_state_3\ * 
              !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESPUART:BUART:rx_load_fifo\ * \ESPUART:BUART:rx_fifofull\
        );
        Output = \ESPUART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ESPUART:BUART:rx_fifonotempty\ * 
              \ESPUART:BUART:rx_state_stop1_reg\
        );
        Output = \ESPUART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESPUART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        cs_addr_2 => \ESPUART:BUART:rx_state_1\ ,
        cs_addr_1 => \ESPUART:BUART:rx_state_0\ ,
        cs_addr_0 => \ESPUART:BUART:rx_bitclk_enable\ ,
        route_si => \ESPUART:BUART:rx_postpoll\ ,
        f0_load => \ESPUART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \ESPUART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \ESPUART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\ESPUART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        load => \ESPUART:BUART:rx_counter_load\ ,
        count_6 => \ESPUART:BUART:rx_count_6\ ,
        count_5 => \ESPUART:BUART:rx_count_5\ ,
        count_4 => \ESPUART:BUART:rx_count_4\ ,
        count_3 => \ESPUART:BUART:rx_count_3\ ,
        count_2 => \ESPUART:BUART:rx_count_2\ ,
        count_1 => \ESPUART:BUART:rx_count_1\ ,
        count_0 => \ESPUART:BUART:rx_count_0\ ,
        tc => \ESPUART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:rx_markspace_pre\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_markspace_pre\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_markspace_pre\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              \ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_markspace_pre\
        );
        Output = \ESPUART:BUART:rx_markspace_pre\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:rx_parity_bit\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              \ESPUART:BUART:rx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * !\ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * !\ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * \ESPUART:BUART:rx_state_2\ * 
              !\ESPUART:BUART:rx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:rx_state_1\ * \ESPUART:BUART:rx_state_0\ * 
              \ESPUART:BUART:rx_bitclk_enable\ * \ESPUART:BUART:rx_postpoll\ * 
              !\ESPUART:BUART:rx_state_3\ * !\ESPUART:BUART:rx_state_2\
        );
        Output = \ESPUART:BUART:rx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \ESPUART:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=4, #inputs=5, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_31 * MODIN1_0
            + MODIN1_1
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=MODIN1_0, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_31 * 
              MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_31 * 
              !MODIN1_0
        );
        Output = MODIN1_0 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=MODIN1_1, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_31 * 
              MODIN1_1
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_31 * 
              !MODIN1_1 * MODIN1_0
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * MODIN1_1 * 
              !MODIN1_0
        );
        Output = MODIN1_1 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_31
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_31 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => MODIN4_6 ,
        count_5 => MODIN4_5 ,
        count_4 => MODIN4_4 ,
        count_3 => MODIN4_3 ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=4, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_31 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !Net_31 * !MODIN1_1
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !MODIN1_1 * !MODIN1_0
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_5
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !MODIN4_6 * 
              !MODIN4_4
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_40 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_bitclk_enable_pre\ * 
              \ESPUART:BUART:tx_fifo_empty\ * \ESPUART:BUART:tx_state_2\
        );
        Output = \ESPUART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              \ESPUART:BUART:tx_state_2\
            + !\ESPUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \ESPUART:BUART:tx_bitclk\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ESPUART:BUART:tx_parity_bit\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\ESPUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_bitclk\ * 
              !\ESPUART:BUART:tx_parity_bit\
        );
        Output = \ESPUART:BUART:tx_parity_bit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\ESPUART:BUART:txn_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + !\ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * \ESPUART:BUART:tx_counter_dp\ * 
              !\ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              !\ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * !\ESPUART:BUART:tx_state_2\ * 
              \ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\ * 
              \ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * !\ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:txn\ * \ESPUART:BUART:tx_state_1\ * 
              !\ESPUART:BUART:tx_state_0\ * \ESPUART:BUART:tx_counter_dp\ * 
              !\ESPUART:BUART:tx_parity_bit\
            + \ESPUART:BUART:control_4\ * \ESPUART:BUART:control_3\ * 
              \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * \ESPUART:BUART:tx_counter_dp\ * 
              \ESPUART:BUART:tx_bitclk\ * !\ESPUART:BUART:tx_mark\
            + !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_shift_out\ * !\ESPUART:BUART:tx_state_2\
            + !\ESPUART:BUART:tx_state_1\ * \ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_state_2\ * !\ESPUART:BUART:tx_bitclk\
            + \ESPUART:BUART:tx_state_1\ * !\ESPUART:BUART:tx_state_0\ * 
              !\ESPUART:BUART:tx_shift_out\ * !\ESPUART:BUART:tx_state_2\ * 
              !\ESPUART:BUART:tx_counter_dp\ * \ESPUART:BUART:tx_bitclk\
        );
        Output = \ESPUART:BUART:txn_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\ESPUART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        cs_addr_2 => \ESPUART:BUART:tx_state_1\ ,
        cs_addr_1 => \ESPUART:BUART:tx_state_0\ ,
        cs_addr_0 => \ESPUART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \ESPUART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \ESPUART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \ESPUART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_35, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_35 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SW1_Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_124
        );
        Output = \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_111, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\SW2_Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_111 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ESPUART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\ESPUART:BUART:tx_fifo_notfull\
        );
        Output = \ESPUART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SW2_Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \SW2_Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }
}

statusicell: Name =\ESPUART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \ESPUART:Net_9\ ,
        status_3 => \ESPUART:BUART:tx_fifo_notfull\ ,
        status_2 => \ESPUART:BUART:tx_status_2\ ,
        status_1 => \ESPUART:BUART:tx_fifo_empty\ ,
        status_0 => \ESPUART:BUART:tx_status_0\ ,
        interrupt => Net_65 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SW2_Debouncer:DEBOUNCER[0]:d_sync_0\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_131
        );
        Output = \SW2_Debouncer:DEBOUNCER[0]:d_sync_0\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SW1_Debouncer:DEBOUNCER[0]:d_sync_1\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\
        );
        Output = \SW1_Debouncer:DEBOUNCER[0]:d_sync_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_130, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_125) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SW1_Debouncer:DEBOUNCER[0]:d_sync_0\ * 
              !\SW1_Debouncer:DEBOUNCER[0]:d_sync_1\
        );
        Output = Net_130 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ ,
        interrupt => Net_39 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =SW1_ISR
        PORT MAP (
            interrupt => Net_130 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =SW2_ISR
        PORT MAP (
            interrupt => Net_111 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\ESPUART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\ESPUART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_65 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =ENC_ISR
        PORT MAP (
            interrupt => Net_110 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =HOUT_ISR
        PORT MAP (
            interrupt => Net_148 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =TOUT_ISR
        PORT MAP (
            interrupt => Net_114 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_39 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(9)] 
    interrupt: Name =esprx_int
        PORT MAP (
            interrupt => Net_66 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =rx_int
        PORT MAP (
            interrupt => Net_40 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 generates interrupt for logical port:
    logicalport: Name =ENC
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_110 );
        Properties:
        {
            drive_mode = "100100"
            ibuf_enabled = "11"
            id = "0b6990bf-7a40-4472-b7a4-6abbdfd7e30b"
            init_dr_st = "11"
            input_buffer_sel = "0000"
            input_clk_en = 0
            input_sync = "00"
            input_sync_mode = "00"
            intr_mode = "1111"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ","
            layout_mode = "CONTIGUOUS"
            oe_conn = "00"
            oe_reset = 0
            oe_sync = "00"
            output_clk_en = 0
            output_clock_mode = "00"
            output_conn = "00"
            output_mode = "00"
            output_reset = 0
            output_sync = "00"
            ovt_hyst_trim = "00"
            ovt_needed = "00"
            ovt_slew_control = "0000"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = "A,B"
            pin_mode = "II"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "11"
            sio_ibuf = "00000000"
            sio_info = "0000"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "00"
            spanning = 0
            sw_only = 0
            use_annotation = "00"
            vtrip = "0000"
            width = 2
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = ENC(0)
    Attributes:
        Alias: A
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC(0)__PA ,
        pad => ENC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = ENC(1)
    Attributes:
        Alias: B
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => ENC(1)__PA ,
        pad => ENC(1)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED_T_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_T_G(0)__PA ,
        annotation => Net_183 ,
        pad => LED_T_G(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = LED_T_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_T_R(0)__PA ,
        annotation => Net_180 ,
        pad => LED_T_R(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED_H_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_H_G(0)__PA ,
        annotation => Net_128 ,
        pad => LED_H_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_H_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_H_R(0)__PA ,
        annotation => Net_184 ,
        pad => LED_H_R(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_H_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_H_Y(0)__PA ,
        annotation => Net_122 ,
        pad => LED_H_Y(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_T_Y(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_T_Y(0)__PA ,
        annotation => Net_120 ,
        pad => LED_T_Y(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Hout
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_148 );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "1"
            id = "d54804ed-7abd-4fe0-84fe-1132bed689d2"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=2]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        fb => Net_124 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Hout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Hout(0)__PA ,
        pad => Hout(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_2(0)__PA ,
        fb => Net_57 ,
        pad => Rx_2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_2(0)__PA ,
        pin_input => Net_61 ,
        pad => Tx_2(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        fb => Net_131 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = ESP_RST(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ESP_RST(0)__PA ,
        pad => ESP_RST(0)_PAD );
    Properties:
    {
    }

Port 3 generates interrupt for logical port:
    logicalport: Name =Tout
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => Net_114 );
        Properties:
        {
            drive_mode = "110"
            ibuf_enabled = "1"
            id = "22576979-9925-41c7-9327-d7c9a8b1502e"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "11"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "B"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=0]: 
Pin : Name = Tout(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: True
        Interrupt mode: ON_CHANGE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Tout(0)__PA ,
        pad => Tout(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_31 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_35 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => \ESPUART:Net_9\ ,
            dclk_1 => \ESPUART:Net_9_local\ ,
            dclk_glb_2 => Net_125 ,
            dclk_2 => Net_125_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |            | 
Port | Pin | Fixed |      Type |       Drive Mode |       Name | Connections
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   0 |   0 |     * | ON_CHANGE |    OPEN_DRAIN_LO |     ENC(0) | 
     |   1 |     * | ON_CHANGE |    OPEN_DRAIN_LO |     ENC(1) | 
     |   2 |     * |      NONE |    RES_PULL_DOWN | LED_T_G(0) | 
     |   3 |     * |      NONE |    RES_PULL_DOWN | LED_T_R(0) | 
     |   4 |     * |      NONE |    RES_PULL_DOWN | LED_H_G(0) | 
     |   5 |     * |      NONE |    RES_PULL_DOWN | LED_H_R(0) | 
     |   6 |     * |      NONE |    RES_PULL_DOWN | LED_H_Y(0) | 
     |   7 |     * |      NONE |    RES_PULL_DOWN | LED_T_Y(0) | 
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   1 |   2 |     * |      NONE |    RES_PULL_DOWN |     SW1(0) | FB(Net_124)
     |   4 |     * | ON_CHANGE |         CMOS_OUT |    Hout(0) | 
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_2(0) | FB(Net_57)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_2(0) | In(Net_61)
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   2 |   0 |     * |      NONE |    RES_PULL_DOWN |     SW2(0) | FB(Net_131)
     |   2 |     * |      NONE |    RES_PULL_DOWN | ESP_RST(0) | 
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
   3 |   0 |     * | ON_CHANGE |         CMOS_OUT |    Tout(0) | 
-----+-----+-------+-----------+------------------+------------+-------------------------------------------
  12 |   0 |     * |      NONE |    OPEN_DRAIN_LO |     SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |     SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |    Rx_1(0) | FB(Net_31)
     |   7 |     * |      NONE |         CMOS_OUT |    Tx_1(0) | In(Net_35)
-----------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
<<<<<<< HEAD
Digital component placer commit/Report: Elapsed time ==> 0s.053ms
Digital Placement phase: Elapsed time ==> 1s.052ms
=======
<<<<<<< HEAD
Digital component placer commit/Report: Elapsed time ==> 0s.089ms
Digital Placement phase: Elapsed time ==> 1s.163ms
=======
Digital component placer commit/Report: Elapsed time ==> 0s.125ms
Digital Placement phase: Elapsed time ==> 2s.931ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Design01_r.vh2" --pcf-path "Design01.pco" --des-name "Design01" --dsf-path "Design01.dsf" --sdc-path "Design01.sdc" --lib-path "Design01_r.lib"
Routing successful.
<<<<<<< HEAD
Digital Routing phase: Elapsed time ==> 1s.245ms
=======
<<<<<<< HEAD
Digital Routing phase: Elapsed time ==> 1s.528ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.310ms
=======
Digital Routing phase: Elapsed time ==> 3s.217ms
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.103ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.021ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Design01_timing.html.
<<<<<<< HEAD
Static timing analysis phase: Elapsed time ==> 0s.253ms
=======
Static timing analysis phase: Elapsed time ==> 0s.640ms
>>>>>>> main
>>>>>>> main
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
<<<<<<< HEAD
Design database save phase: Elapsed time ==> 0s.145ms
=======
<<<<<<< HEAD
Design database save phase: Elapsed time ==> 0s.154ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.866ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.867ms
API generation phase: Elapsed time ==> 1s.205ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.001ms
=======
Design database save phase: Elapsed time ==> 0s.296ms
>>>>>>> main
</CYPRESSTAG>
cydsfit: Elapsed time ==> 3s.202ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 3s.207ms
API generation phase: Elapsed time ==> 0s.930ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
>>>>>>> main
