<profile>

<section name = "Vitis HLS Report for 'decode_regular'" level="0">
<item name = "Date">Sun May  7 10:30:19 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.613 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196">decode_regular_Pipeline_VITIS_LOOP_53_1, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 130, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 157, 320, -</column>
<column name="Memory">1, -, 14, 28, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 140, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196">decode_regular_Pipeline_VITIS_LOOP_53_1, 0, 0, 157, 320, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="lpsTable_U">decode_regular_lpsTable_ROM_AUTO_1R, 1, 0, 0, 0, 256, 8, 1, 2048</column>
<column name="transLPS_U">decode_regular_transLPS_ROM_AUTO_1R, 0, 7, 14, 0, 128, 7, 1, 896</column>
<column name="transMPS_U">decode_regular_transMPS_ROM_AUTO_1R, 0, 7, 14, 0, 128, 7, 1, 896</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="sub_ln229_1_fu_295_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln229_fu_262_p2">-, 0, 0, 39, 32, 32</column>
<column name="icmp_ln1076_fu_273_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="select_ln65_fu_320_p3">select, 0, 0, 32, 1, 32</column>
<column name="xor_ln40_fu_290_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">42, 8, 1, 8</column>
<column name="baeState_0_constprop_o">20, 4, 32, 128</column>
<column name="baeState_0_constprop_o_ap_vld">14, 3, 1, 3</column>
<column name="binVal_0_reg_177">9, 2, 1, 2</column>
<column name="ctxTables_address0">14, 3, 9, 27</column>
<column name="empty_54_reg_167">9, 2, 32, 64</column>
<column name="empty_reg_157">9, 2, 32, 64</column>
<column name="storemerge_reg_187">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">7, 0, 7, 0</column>
<column name="binVal_0_reg_177">1, 0, 1, 0</column>
<column name="ctxState_reg_392">8, 0, 8, 0</column>
<column name="empty_54_reg_167">32, 0, 32, 0</column>
<column name="empty_reg_157">32, 0, 32, 0</column>
<column name="grp_decode_regular_Pipeline_VITIS_LOOP_53_1_fu_196_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1076_reg_449">1, 0, 1, 0</column>
<column name="ivlLpsRange_reg_411">8, 0, 8, 0</column>
<column name="storemerge_reg_187">7, 0, 7, 0</column>
<column name="sub_ln229_reg_443">32, 0, 32, 0</column>
<column name="valMps_reg_397">1, 0, 1, 0</column>
<column name="write_flag2_0_reg_145">1, 0, 1, 0</column>
<column name="write_flag2_1_loc_fu_56">1, 0, 1, 0</column>
<column name="zext_ln34_1_reg_438">8, 0, 32, 24</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_return_0">out, 32, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_return_1">out, 8, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_return_2">out, 8, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_return_3">out, 1, ap_ctrl_hs, decode_regular, return value</column>
<column name="ap_return_4">out, 32, ap_ctrl_hs, decode_regular, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="p_read4">in, 8, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 8, ap_none, p_read5, scalar</column>
<column name="bStream_address0">out, 3, ap_memory, bStream, array</column>
<column name="bStream_ce0">out, 1, ap_memory, bStream, array</column>
<column name="bStream_q0">in, 8, ap_memory, bStream, array</column>
<column name="ctxTables_address0">out, 9, ap_memory, ctxTables, array</column>
<column name="ctxTables_ce0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_we0">out, 1, ap_memory, ctxTables, array</column>
<column name="ctxTables_d0">out, 8, ap_memory, ctxTables, array</column>
<column name="ctxTables_q0">in, 8, ap_memory, ctxTables, array</column>
<column name="baeState_0_constprop_i">in, 32, ap_ovld, baeState_0_constprop, pointer</column>
<column name="baeState_0_constprop_o">out, 32, ap_ovld, baeState_0_constprop, pointer</column>
<column name="baeState_0_constprop_o_ap_vld">out, 1, ap_ovld, baeState_0_constprop, pointer</column>
</table>
</item>
</section>
</profile>
