{"vcs1":{"timestamp_begin":1731072260.682653608, "rt":2.28, "ut":0.54, "st":0.25}}
{"vcselab":{"timestamp_begin":1731072263.060579777, "rt":1.19, "ut":0.26, "st":0.19}}
{"link":{"timestamp_begin":1731072264.327301951, "rt":0.36, "ut":0.13, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731072259.902775461}
{"VCS_COMP_START_TIME": 1731072259.902775461}
{"VCS_COMP_END_TIME": 1731072266.006346354}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231540}}
