

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Wed Mar  6 22:52:30 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       Filter_2_unroll
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  788096|  788096|  788096|  788096|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name       |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop             |  788095|  788095|     71645|          -|          -|    11|    no    |
        | + Col_Loop            |   71643|   71643|      6513|          -|          -|    11|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        |  ++ W_Row_Loop        |     402|     402|       134|          -|          -|     3|    no    |
        |   +++ W_Col_Loop      |     132|     132|        44|          -|          -|     3|    no    |
        |    ++++ Filter1_Loop  |      42|      42|         7|          -|          -|     6|    no    |
        +-----------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 211
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 13 5 
5 --> 6 4 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 6 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 26 18 
18 --> 19 17 
19 --> 20 18 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 19 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 39 31 
31 --> 32 30 
32 --> 33 31 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 32 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 52 44 
44 --> 45 43 
45 --> 46 44 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 45 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 65 57 
57 --> 58 56 
58 --> 59 57 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 58 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 78 70 
70 --> 71 69 
71 --> 72 70 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 71 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 91 83 
83 --> 84 82 
84 --> 85 83 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 84 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 104 96 
96 --> 97 95 
97 --> 98 96 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 97 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 117 109 
109 --> 110 108 
110 --> 111 109 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 110 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 130 122 
122 --> 123 121 
123 --> 124 122 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 123 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 134 
134 --> 143 135 
135 --> 136 134 
136 --> 137 135 
137 --> 138 
138 --> 139 
139 --> 140 
140 --> 141 
141 --> 142 
142 --> 136 
143 --> 144 
144 --> 145 
145 --> 146 
146 --> 147 
147 --> 156 148 
148 --> 149 147 
149 --> 150 148 
150 --> 151 
151 --> 152 
152 --> 153 
153 --> 154 
154 --> 155 
155 --> 149 
156 --> 157 
157 --> 158 
158 --> 159 
159 --> 160 
160 --> 169 161 
161 --> 162 160 
162 --> 163 161 
163 --> 164 
164 --> 165 
165 --> 166 
166 --> 167 
167 --> 168 
168 --> 162 
169 --> 170 
170 --> 171 
171 --> 172 
172 --> 173 
173 --> 182 174 
174 --> 175 173 
175 --> 176 174 
176 --> 177 
177 --> 178 
178 --> 179 
179 --> 180 
180 --> 181 
181 --> 175 
182 --> 183 
183 --> 184 
184 --> 185 
185 --> 186 
186 --> 195 187 
187 --> 188 186 
188 --> 189 187 
189 --> 190 
190 --> 191 
191 --> 192 
192 --> 193 
193 --> 194 
194 --> 188 
195 --> 196 
196 --> 197 
197 --> 198 
198 --> 199 
199 --> 208 200 
200 --> 201 199 
201 --> 202 200 
202 --> 203 
203 --> 204 
204 --> 205 
205 --> 206 
206 --> 207 
207 --> 201 
208 --> 209 
209 --> 210 
210 --> 211 
211 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 212 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 213 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 214 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 215 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 216 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 217 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [conv/conv.cpp:8]   --->   Operation 218 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [conv/conv.cpp:8]   --->   Operation 219 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 220 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 221 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %67, label %Row_Loop_begin" [conv/conv.cpp:8]   --->   Operation 222 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 223 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv/conv.cpp:9]   --->   Operation 224 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 225 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 226 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 226 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Filter2_Loop_end ]"   --->   Operation 227 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [conv/conv.cpp:11]   --->   Operation 228 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11) nounwind"   --->   Operation 229 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [conv/conv.cpp:11]   --->   Operation 230 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Filter2_Loop_begin" [conv/conv.cpp:11]   --->   Operation 231 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv/conv.cpp:12]   --->   Operation 232 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %c_0 to i7" [conv/conv.cpp:35]   --->   Operation 233 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.87ns)   --->   "%add_ln35 = add i7 %phi_mul, %zext_ln35" [conv/conv.cpp:35]   --->   Operation 234 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_81 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln35, i4 0)" [conv/conv.cpp:35]   --->   Operation 235 'bitconcatenate' 'tmp_81' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i11 %tmp_81 to i64" [conv/conv.cpp:35]   --->   Operation 236 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_1" [conv/conv.cpp:35]   --->   Operation 237 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%or_ln35_15 = or i11 %tmp_81, 1" [conv/conv.cpp:35]   --->   Operation 238 'or' 'or_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%or_ln = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_15)" [conv/conv.cpp:35]   --->   Operation 239 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i12 %or_ln to i64" [conv/conv.cpp:35]   --->   Operation 240 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_2" [conv/conv.cpp:35]   --->   Operation 241 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%or_ln35 = or i11 %tmp_81, 2" [conv/conv.cpp:35]   --->   Operation 242 'or' 'or_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%or_ln35_1 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35)" [conv/conv.cpp:35]   --->   Operation 243 'bitconcatenate' 'or_ln35_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i12 %or_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 244 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv/conv.cpp:35]   --->   Operation 245 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%or_ln35_16 = or i11 %tmp_81, 3" [conv/conv.cpp:35]   --->   Operation 246 'or' 'or_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%or_ln35_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_16)" [conv/conv.cpp:35]   --->   Operation 247 'bitconcatenate' 'or_ln35_2' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %or_ln35_2 to i64" [conv/conv.cpp:35]   --->   Operation 248 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 249 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%or_ln35_17 = or i11 %tmp_81, 4" [conv/conv.cpp:35]   --->   Operation 250 'or' 'or_ln35_17' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%or_ln35_3 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_17)" [conv/conv.cpp:35]   --->   Operation 251 'bitconcatenate' 'or_ln35_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln35_5 = zext i12 %or_ln35_3 to i64" [conv/conv.cpp:35]   --->   Operation 252 'zext' 'zext_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_5" [conv/conv.cpp:35]   --->   Operation 253 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%or_ln35_18 = or i11 %tmp_81, 5" [conv/conv.cpp:35]   --->   Operation 254 'or' 'or_ln35_18' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%or_ln35_4 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_18)" [conv/conv.cpp:35]   --->   Operation 255 'bitconcatenate' 'or_ln35_4' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln35_6 = zext i12 %or_ln35_4 to i64" [conv/conv.cpp:35]   --->   Operation 256 'zext' 'zext_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_6" [conv/conv.cpp:35]   --->   Operation 257 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%or_ln35_19 = or i11 %tmp_81, 6" [conv/conv.cpp:35]   --->   Operation 258 'or' 'or_ln35_19' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%or_ln35_5 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_19)" [conv/conv.cpp:35]   --->   Operation 259 'bitconcatenate' 'or_ln35_5' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln35_7 = zext i12 %or_ln35_5 to i64" [conv/conv.cpp:35]   --->   Operation 260 'zext' 'zext_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_7" [conv/conv.cpp:35]   --->   Operation 261 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%or_ln35_20 = or i11 %tmp_81, 7" [conv/conv.cpp:35]   --->   Operation 262 'or' 'or_ln35_20' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%or_ln35_6 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_20)" [conv/conv.cpp:35]   --->   Operation 263 'bitconcatenate' 'or_ln35_6' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln35_8 = zext i12 %or_ln35_6 to i64" [conv/conv.cpp:35]   --->   Operation 264 'zext' 'zext_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_8" [conv/conv.cpp:35]   --->   Operation 265 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%or_ln35_21 = or i11 %tmp_81, 8" [conv/conv.cpp:35]   --->   Operation 266 'or' 'or_ln35_21' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln35_7 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_21)" [conv/conv.cpp:35]   --->   Operation 267 'bitconcatenate' 'or_ln35_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln35_9 = zext i12 %or_ln35_7 to i64" [conv/conv.cpp:35]   --->   Operation 268 'zext' 'zext_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_9" [conv/conv.cpp:35]   --->   Operation 269 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "%or_ln35_22 = or i11 %tmp_81, 9" [conv/conv.cpp:35]   --->   Operation 270 'or' 'or_ln35_22' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "%or_ln35_8 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_22)" [conv/conv.cpp:35]   --->   Operation 271 'bitconcatenate' 'or_ln35_8' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln35_10 = zext i12 %or_ln35_8 to i64" [conv/conv.cpp:35]   --->   Operation 272 'zext' 'zext_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_10" [conv/conv.cpp:35]   --->   Operation 273 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "%or_ln35_23 = or i11 %tmp_81, 10" [conv/conv.cpp:35]   --->   Operation 274 'or' 'or_ln35_23' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "%or_ln35_9 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_23)" [conv/conv.cpp:35]   --->   Operation 275 'bitconcatenate' 'or_ln35_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln35_11 = zext i12 %or_ln35_9 to i64" [conv/conv.cpp:35]   --->   Operation 276 'zext' 'zext_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_11" [conv/conv.cpp:35]   --->   Operation 277 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "%or_ln35_24 = or i11 %tmp_81, 11" [conv/conv.cpp:35]   --->   Operation 278 'or' 'or_ln35_24' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.00ns)   --->   "%or_ln35_s = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_24)" [conv/conv.cpp:35]   --->   Operation 279 'bitconcatenate' 'or_ln35_s' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln35_12 = zext i12 %or_ln35_s to i64" [conv/conv.cpp:35]   --->   Operation 280 'zext' 'zext_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_12" [conv/conv.cpp:35]   --->   Operation 281 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "%or_ln35_25 = or i11 %tmp_81, 12" [conv/conv.cpp:35]   --->   Operation 282 'or' 'or_ln35_25' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%or_ln35_10 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_25)" [conv/conv.cpp:35]   --->   Operation 283 'bitconcatenate' 'or_ln35_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln35_13 = zext i12 %or_ln35_10 to i64" [conv/conv.cpp:35]   --->   Operation 284 'zext' 'zext_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 285 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_13" [conv/conv.cpp:35]   --->   Operation 285 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%or_ln35_26 = or i11 %tmp_81, 13" [conv/conv.cpp:35]   --->   Operation 286 'or' 'or_ln35_26' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%or_ln35_11 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_26)" [conv/conv.cpp:35]   --->   Operation 287 'bitconcatenate' 'or_ln35_11' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln35_14 = zext i12 %or_ln35_11 to i64" [conv/conv.cpp:35]   --->   Operation 288 'zext' 'zext_ln35_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 289 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_14" [conv/conv.cpp:35]   --->   Operation 289 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 290 [1/1] (0.00ns)   --->   "%or_ln35_27 = or i11 %tmp_81, 14" [conv/conv.cpp:35]   --->   Operation 290 'or' 'or_ln35_27' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 291 [1/1] (0.00ns)   --->   "%or_ln35_12 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_27)" [conv/conv.cpp:35]   --->   Operation 291 'bitconcatenate' 'or_ln35_12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 292 [1/1] (0.00ns)   --->   "%zext_ln35_15 = zext i12 %or_ln35_12 to i64" [conv/conv.cpp:35]   --->   Operation 292 'zext' 'zext_ln35_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_15" [conv/conv.cpp:35]   --->   Operation 293 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 294 [1/1] (0.00ns)   --->   "%or_ln35_28 = or i11 %tmp_81, 15" [conv/conv.cpp:35]   --->   Operation 294 'or' 'or_ln35_28' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 295 [1/1] (0.00ns)   --->   "%or_ln35_13 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 false, i11 %or_ln35_28)" [conv/conv.cpp:35]   --->   Operation 295 'bitconcatenate' 'or_ln35_13' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln35_16 = zext i12 %or_ln35_13 to i64" [conv/conv.cpp:35]   --->   Operation 296 'zext' 'zext_ln35_16' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_16" [conv/conv.cpp:35]   --->   Operation 297 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 298 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.76ns)   --->   "br label %3" [conv/conv.cpp:18]   --->   Operation 299 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp) nounwind" [conv/conv.cpp:40]   --->   Operation 300 'specregionend' 'empty_101' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 301 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 10.5>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%wr_0_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %add_ln18, %W_Row_Loop_end ]" [conv/conv.cpp:18]   --->   Operation 302 'phi' 'wr_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%w_sum_0_0 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_1_0, %W_Row_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 303 'phi' 'w_sum_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0_0 to i4" [conv/conv.cpp:18]   --->   Operation 304 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0_0, -1" [conv/conv.cpp:18]   --->   Operation 305 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 306 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (1.56ns)   --->   "%add_ln18 = add i2 %wr_0_0, 1" [conv/conv.cpp:18]   --->   Operation 307 'add' 'add_ln18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop, label %W_Row_Loop_begin" [conv/conv.cpp:18]   --->   Operation 308 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 309 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 310 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %wr_0_0 to i5" [conv/conv.cpp:26]   --->   Operation 311 'zext' 'zext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_82 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_0, i2 0)" [conv/conv.cpp:26]   --->   Operation 312 'bitconcatenate' 'tmp_82' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_82 to i5" [conv/conv.cpp:26]   --->   Operation 313 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln26" [conv/conv.cpp:26]   --->   Operation 314 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 315 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [conv/conv.cpp:26]   --->   Operation 316 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %add_ln26 to i8" [conv/conv.cpp:26]   --->   Operation 317 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (3.49ns)   --->   "%mul_ln26 = mul i8 %zext_ln26_2, 13" [conv/conv.cpp:26]   --->   Operation 318 'mul' 'mul_ln26' <Predicate = (!icmp_ln18)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (1.76ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 319 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_4 : Operation 320 [4/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFD724A300000000" [conv/conv.cpp:31]   --->   Operation 320 'fadd' 'w_sum_s' <Predicate = (icmp_ln18)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.28>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%w_sum_1_0 = phi float [ %w_sum_0_0, %W_Row_Loop_begin ], [ %w_sum_2_0, %W_Col_Loop_end ]" [conv/conv.cpp:26]   --->   Operation 321 'phi' 'w_sum_1_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [1/1] (0.00ns)   --->   "%wc_0_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %add_ln21, %W_Col_Loop_end ]" [conv/conv.cpp:21]   --->   Operation 322 'phi' 'wc_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0_0 to i4" [conv/conv.cpp:21]   --->   Operation 323 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0_0, -1" [conv/conv.cpp:21]   --->   Operation 324 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 325 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 325 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 326 [1/1] (1.56ns)   --->   "%add_ln21 = add i2 %wc_0_0, 1" [conv/conv.cpp:21]   --->   Operation 326 'add' 'add_ln21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv/conv.cpp:21]   --->   Operation 327 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 328 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 329 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i2 %wc_0_0 to i6" [conv/conv.cpp:26]   --->   Operation 330 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 331 [1/1] (1.78ns)   --->   "%add_ln26_32 = add i6 %sext_ln26, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 331 'add' 'add_ln26_32' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_32 to i4" [conv/conv.cpp:26]   --->   Operation 332 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [conv/conv.cpp:26]   --->   Operation 333 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_32, i1 false)" [conv/conv.cpp:26]   --->   Operation 334 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.87ns)   --->   "%sub_ln26_2 = sub i7 %p_shl3_cast, %p_shl4_cast" [conv/conv.cpp:26]   --->   Operation 335 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (1.73ns)   --->   "%add_ln26_16 = add i4 %zext_ln21, %c_0" [conv/conv.cpp:26]   --->   Operation 336 'add' 'add_ln26_16' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i4 %add_ln26_16 to i8" [conv/conv.cpp:26]   --->   Operation 337 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 338 [1/1] (1.91ns)   --->   "%add_ln26_33 = add i8 %mul_ln26, %zext_ln26_7" [conv/conv.cpp:26]   --->   Operation 338 'add' 'add_ln26_33' <Predicate = (!icmp_ln21)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%p_shl1_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_33, i3 0)" [conv/conv.cpp:26]   --->   Operation 339 'bitconcatenate' 'p_shl1_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_84 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_33, i1 false)" [conv/conv.cpp:26]   --->   Operation 340 'bitconcatenate' 'tmp_84' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i9 %tmp_84 to i11" [conv/conv.cpp:26]   --->   Operation 341 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 342 [1/1] (1.63ns)   --->   "%sub_ln26_3 = sub i11 %p_shl1_cast, %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 342 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 343 [1/1] (1.76ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 343 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_5 : Operation 344 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_4) nounwind" [conv/conv.cpp:29]   --->   Operation 344 'specregionend' 'empty_7' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "br label %3" [conv/conv.cpp:18]   --->   Operation 345 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.12>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%w_sum_2_0 = phi float [ %w_sum_1_0, %W_Col_Loop_begin ], [ %w_sum_3, %6 ]" [conv/conv.cpp:26]   --->   Operation 346 'phi' 'w_sum_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%ch_0_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %add_ln24, %6 ]" [conv/conv.cpp:24]   --->   Operation 347 'phi' 'ch_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0_0, -2" [conv/conv.cpp:24]   --->   Operation 348 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 349 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (1.65ns)   --->   "%add_ln24 = add i3 %ch_0_0, 1" [conv/conv.cpp:24]   --->   Operation 350 'add' 'add_ln24' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 351 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %6" [conv/conv.cpp:24]   --->   Operation 351 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln26_15 = zext i3 %ch_0_0 to i11" [conv/conv.cpp:26]   --->   Operation 352 'zext' 'zext_ln26_15' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln26_16 = zext i3 %ch_0_0 to i7" [conv/conv.cpp:26]   --->   Operation 353 'zext' 'zext_ln26_16' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (1.87ns)   --->   "%add_ln26_36 = add i7 %sub_ln26_2, %zext_ln26_16" [conv/conv.cpp:26]   --->   Operation 354 'add' 'add_ln26_36' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln26_17 = zext i7 %add_ln26_36 to i64" [conv/conv.cpp:26]   --->   Operation 355 'zext' 'zext_ln26_17' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%conv_weights_0_addr = getelementptr [54 x float]* @conv_weights_0, i64 0, i64 %zext_ln26_17" [conv/conv.cpp:26]   --->   Operation 356 'getelementptr' 'conv_weights_0_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (1.63ns)   --->   "%add_ln26_37 = add i11 %sub_ln26_3, %zext_ln26_15" [conv/conv.cpp:26]   --->   Operation 357 'add' 'add_ln26_37' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln26_18 = zext i11 %add_ln26_37 to i64" [conv/conv.cpp:26]   --->   Operation 358 'zext' 'zext_ln26_18' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_18" [conv/conv.cpp:26]   --->   Operation 359 'getelementptr' 'input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 360 [2/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 16" [conv/conv.cpp:26]   --->   Operation 360 'load' 'conv_weights_0_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_6 : Operation 361 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 361 'load' 'input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_9) nounwind" [conv/conv.cpp:28]   --->   Operation 362 'specregionend' 'empty_9' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "br label %4" [conv/conv.cpp:21]   --->   Operation 363 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 15.6>
ST_7 : Operation 364 [1/2] (3.25ns)   --->   "%conv_weights_0_load = load float* %conv_weights_0_addr, align 16" [conv/conv.cpp:26]   --->   Operation 364 'load' 'conv_weights_0_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_7 : Operation 365 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 365 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_7 : Operation 366 [2/2] (12.3ns)   --->   "%tmp_15 = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 366 'fmul' 'tmp_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 12.3>
ST_8 : Operation 367 [1/2] (12.3ns)   --->   "%tmp_15 = fmul float %conv_weights_0_load, %input_load" [conv/conv.cpp:26]   --->   Operation 367 'fmul' 'tmp_15' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 368 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv/conv.cpp:26]   --->   Operation 368 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 369 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv/conv.cpp:26]   --->   Operation 369 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 10.5>
ST_11 : Operation 370 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv/conv.cpp:26]   --->   Operation 370 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 10.5>
ST_12 : Operation 371 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 371 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 372 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2_0, %tmp_15" [conv/conv.cpp:26]   --->   Operation 372 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.00ns)   --->   "br label %5" [conv/conv.cpp:24]   --->   Operation 373 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 10.5>
ST_13 : Operation 374 [3/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFD724A300000000" [conv/conv.cpp:31]   --->   Operation 374 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 5> <Delay = 10.5>
ST_14 : Operation 375 [2/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFD724A300000000" [conv/conv.cpp:31]   --->   Operation 375 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 15.9>
ST_15 : Operation 376 [1/4] (10.5ns)   --->   "%w_sum_s = fadd float %w_sum_0_0, 0xBFD724A300000000" [conv/conv.cpp:31]   --->   Operation 376 'fadd' 'w_sum_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 377 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 377 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 7> <Delay = 9.66>
ST_16 : Operation 378 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum_s to i32" [conv/conv.cpp:34]   --->   Operation 378 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 379 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 380 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 380 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 381 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp_2, -1" [conv/conv.cpp:34]   --->   Operation 381 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 382 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 382 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 383 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 384 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %w_sum_s, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 384 'fcmp' 'tmp_3' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln34)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_3" [conv/conv.cpp:34]   --->   Operation 385 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 386 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34 = select i1 %and_ln34, float %w_sum_s, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 386 'select' 'select_ln34' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 387 [1/1] (3.25ns)   --->   "store float %select_ln34, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 387 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_16 : Operation 388 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_1) nounwind" [conv/conv.cpp:38]   --->   Operation 388 'specregionend' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 389 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 390 [1/1] (1.76ns)   --->   "br label %7" [conv/conv.cpp:18]   --->   Operation 390 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 8> <Delay = 10.5>
ST_17 : Operation 391 [1/1] (0.00ns)   --->   "%wr_0_1 = phi i2 [ 0, %Filter2_Loop ], [ %add_ln18_1, %W_Row_Loop_end1 ]" [conv/conv.cpp:18]   --->   Operation 391 'phi' 'wr_0_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 392 [1/1] (0.00ns)   --->   "%w_sum_0_1 = phi float [ 0.000000e+00, %Filter2_Loop ], [ %w_sum_1_1, %W_Row_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 392 'phi' 'w_sum_0_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i2 %wr_0_1 to i4" [conv/conv.cpp:18]   --->   Operation 393 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 394 [1/1] (0.95ns)   --->   "%icmp_ln18_1 = icmp eq i2 %wr_0_1, -1" [conv/conv.cpp:18]   --->   Operation 394 'icmp' 'icmp_ln18_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 395 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 395 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 396 [1/1] (1.56ns)   --->   "%add_ln18_1 = add i2 %wr_0_1, 1" [conv/conv.cpp:18]   --->   Operation 396 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 397 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_1, label %Filter2_Loop1, label %W_Row_Loop_begin1" [conv/conv.cpp:18]   --->   Operation 397 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 398 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 398 'specloopname' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 399 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i2 %wr_0_1 to i5" [conv/conv.cpp:26]   --->   Operation 400 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 401 [1/1] (0.00ns)   --->   "%tmp_83 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_1, i2 0)" [conv/conv.cpp:26]   --->   Operation 401 'bitconcatenate' 'tmp_83' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i4 %tmp_83 to i5" [conv/conv.cpp:26]   --->   Operation 402 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 403 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i5 %zext_ln26_4, %zext_ln26_3" [conv/conv.cpp:26]   --->   Operation 403 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i5 %sub_ln26_1 to i6" [conv/conv.cpp:26]   --->   Operation 404 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 405 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %zext_ln18_1, %r_0" [conv/conv.cpp:26]   --->   Operation 405 'add' 'add_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %add_ln26_1 to i8" [conv/conv.cpp:26]   --->   Operation 406 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln18_1)> <Delay = 0.00>
ST_17 : Operation 407 [1/1] (3.49ns)   --->   "%mul_ln26_1 = mul i8 %zext_ln26_5, 13" [conv/conv.cpp:26]   --->   Operation 407 'mul' 'mul_ln26_1' <Predicate = (!icmp_ln18_1)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 408 [1/1] (1.76ns)   --->   "br label %8" [conv/conv.cpp:21]   --->   Operation 408 'br' <Predicate = (!icmp_ln18_1)> <Delay = 1.76>
ST_17 : Operation 409 [4/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFC1CE8D20000000" [conv/conv.cpp:31]   --->   Operation 409 'fadd' 'w_sum_1' <Predicate = (icmp_ln18_1)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 5.28>
ST_18 : Operation 410 [1/1] (0.00ns)   --->   "%w_sum_1_1 = phi float [ %w_sum_0_1, %W_Row_Loop_begin1 ], [ %w_sum_2_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:26]   --->   Operation 410 'phi' 'w_sum_1_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 411 [1/1] (0.00ns)   --->   "%wc_0_1 = phi i2 [ 0, %W_Row_Loop_begin1 ], [ %add_ln21_1, %W_Col_Loop_end1 ]" [conv/conv.cpp:21]   --->   Operation 411 'phi' 'wc_0_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc_0_1 to i4" [conv/conv.cpp:21]   --->   Operation 412 'zext' 'zext_ln21_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 413 [1/1] (0.95ns)   --->   "%icmp_ln21_1 = icmp eq i2 %wc_0_1, -1" [conv/conv.cpp:21]   --->   Operation 413 'icmp' 'icmp_ln21_1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 414 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 414 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 415 [1/1] (1.56ns)   --->   "%add_ln21_1 = add i2 %wc_0_1, 1" [conv/conv.cpp:21]   --->   Operation 415 'add' 'add_ln21_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 416 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_1, label %W_Row_Loop_end1, label %W_Col_Loop_begin1" [conv/conv.cpp:21]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 417 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 417 'specloopname' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 418 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 418 'specregionbegin' 'tmp_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln26_12 = zext i2 %wc_0_1 to i6" [conv/conv.cpp:26]   --->   Operation 419 'zext' 'zext_ln26_12' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 420 [1/1] (1.78ns)   --->   "%add_ln26_34 = add i6 %sext_ln26_1, %zext_ln26_12" [conv/conv.cpp:26]   --->   Operation 420 'add' 'add_ln26_34' <Predicate = (!icmp_ln21_1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 421 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i6 %add_ln26_34 to i4" [conv/conv.cpp:26]   --->   Operation 421 'trunc' 'trunc_ln26_1' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 422 [1/1] (0.00ns)   --->   "%p_shl8_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_1, i3 0)" [conv/conv.cpp:26]   --->   Operation 422 'bitconcatenate' 'p_shl8_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 423 [1/1] (0.00ns)   --->   "%p_shl9_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_34, i1 false)" [conv/conv.cpp:26]   --->   Operation 423 'bitconcatenate' 'p_shl9_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 424 [1/1] (1.87ns)   --->   "%sub_ln26_5 = sub i7 %p_shl8_cast, %p_shl9_cast" [conv/conv.cpp:26]   --->   Operation 424 'sub' 'sub_ln26_5' <Predicate = (!icmp_ln21_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 425 [1/1] (1.73ns)   --->   "%add_ln26_17 = add i4 %zext_ln21_1, %c_0" [conv/conv.cpp:26]   --->   Operation 425 'add' 'add_ln26_17' <Predicate = (!icmp_ln21_1)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln26_13 = zext i4 %add_ln26_17 to i8" [conv/conv.cpp:26]   --->   Operation 426 'zext' 'zext_ln26_13' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 427 [1/1] (1.91ns)   --->   "%add_ln26_35 = add i8 %mul_ln26_1, %zext_ln26_13" [conv/conv.cpp:26]   --->   Operation 427 'add' 'add_ln26_35' <Predicate = (!icmp_ln21_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 428 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_35, i3 0)" [conv/conv.cpp:26]   --->   Operation 428 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 429 [1/1] (0.00ns)   --->   "%tmp_86 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_35, i1 false)" [conv/conv.cpp:26]   --->   Operation 429 'bitconcatenate' 'tmp_86' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 430 [1/1] (0.00ns)   --->   "%zext_ln26_14 = zext i9 %tmp_86 to i11" [conv/conv.cpp:26]   --->   Operation 430 'zext' 'zext_ln26_14' <Predicate = (!icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 431 [1/1] (1.63ns)   --->   "%sub_ln26_6 = sub i11 %p_shl6_cast, %zext_ln26_14" [conv/conv.cpp:26]   --->   Operation 431 'sub' 'sub_ln26_6' <Predicate = (!icmp_ln21_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 432 [1/1] (1.76ns)   --->   "br label %9" [conv/conv.cpp:24]   --->   Operation 432 'br' <Predicate = (!icmp_ln21_1)> <Delay = 1.76>
ST_18 : Operation 433 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_8) nounwind" [conv/conv.cpp:29]   --->   Operation 433 'specregionend' 'empty_13' <Predicate = (icmp_ln21_1)> <Delay = 0.00>
ST_18 : Operation 434 [1/1] (0.00ns)   --->   "br label %7" [conv/conv.cpp:18]   --->   Operation 434 'br' <Predicate = (icmp_ln21_1)> <Delay = 0.00>

State 19 <SV = 10> <Delay = 5.12>
ST_19 : Operation 435 [1/1] (0.00ns)   --->   "%w_sum_2_1 = phi float [ %w_sum_1_1, %W_Col_Loop_begin1 ], [ %w_sum_3_1, %10 ]" [conv/conv.cpp:26]   --->   Operation 435 'phi' 'w_sum_2_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 436 [1/1] (0.00ns)   --->   "%ch_0_1 = phi i3 [ 0, %W_Col_Loop_begin1 ], [ %add_ln24_1, %10 ]" [conv/conv.cpp:24]   --->   Operation 436 'phi' 'ch_0_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 437 [1/1] (1.13ns)   --->   "%icmp_ln24_1 = icmp eq i3 %ch_0_1, -2" [conv/conv.cpp:24]   --->   Operation 437 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 438 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 438 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 439 [1/1] (1.65ns)   --->   "%add_ln24_1 = add i3 %ch_0_1, 1" [conv/conv.cpp:24]   --->   Operation 439 'add' 'add_ln24_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 440 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_1, label %W_Col_Loop_end1, label %10" [conv/conv.cpp:24]   --->   Operation 440 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln26_25 = zext i3 %ch_0_1 to i11" [conv/conv.cpp:26]   --->   Operation 441 'zext' 'zext_ln26_25' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln26_26 = zext i3 %ch_0_1 to i7" [conv/conv.cpp:26]   --->   Operation 442 'zext' 'zext_ln26_26' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 443 [1/1] (1.87ns)   --->   "%add_ln26_40 = add i7 %sub_ln26_5, %zext_ln26_26" [conv/conv.cpp:26]   --->   Operation 443 'add' 'add_ln26_40' <Predicate = (!icmp_ln24_1)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln26_27 = zext i7 %add_ln26_40 to i64" [conv/conv.cpp:26]   --->   Operation 444 'zext' 'zext_ln26_27' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 445 [1/1] (0.00ns)   --->   "%conv_weights_1_addr = getelementptr [54 x float]* @conv_weights_1, i64 0, i64 %zext_ln26_27" [conv/conv.cpp:26]   --->   Operation 445 'getelementptr' 'conv_weights_1_addr' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 446 [1/1] (1.63ns)   --->   "%add_ln26_41 = add i11 %sub_ln26_6, %zext_ln26_25" [conv/conv.cpp:26]   --->   Operation 446 'add' 'add_ln26_41' <Predicate = (!icmp_ln24_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 447 [1/1] (0.00ns)   --->   "%zext_ln26_28 = zext i11 %add_ln26_41 to i64" [conv/conv.cpp:26]   --->   Operation 447 'zext' 'zext_ln26_28' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 448 [1/1] (0.00ns)   --->   "%input_addr_1 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_28" [conv/conv.cpp:26]   --->   Operation 448 'getelementptr' 'input_addr_1' <Predicate = (!icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 449 [2/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 449 'load' 'conv_weights_1_load' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_19 : Operation 450 [2/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 450 'load' 'input_load_1' <Predicate = (!icmp_ln24_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_19 : Operation 451 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_14) nounwind" [conv/conv.cpp:28]   --->   Operation 451 'specregionend' 'empty_15' <Predicate = (icmp_ln24_1)> <Delay = 0.00>
ST_19 : Operation 452 [1/1] (0.00ns)   --->   "br label %8" [conv/conv.cpp:21]   --->   Operation 452 'br' <Predicate = (icmp_ln24_1)> <Delay = 0.00>

State 20 <SV = 11> <Delay = 15.6>
ST_20 : Operation 453 [1/2] (3.25ns)   --->   "%conv_weights_1_load = load float* %conv_weights_1_addr, align 4" [conv/conv.cpp:26]   --->   Operation 453 'load' 'conv_weights_1_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_20 : Operation 454 [1/2] (3.25ns)   --->   "%input_load_1 = load float* %input_addr_1, align 4" [conv/conv.cpp:26]   --->   Operation 454 'load' 'input_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_20 : Operation 455 [2/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 455 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 12> <Delay = 12.3>
ST_21 : Operation 456 [1/2] (12.3ns)   --->   "%tmp_1_1 = fmul float %conv_weights_1_load, %input_load_1" [conv/conv.cpp:26]   --->   Operation 456 'fmul' 'tmp_1_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 13> <Delay = 10.5>
ST_22 : Operation 457 [4/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 457 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 14> <Delay = 10.5>
ST_23 : Operation 458 [3/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 458 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 15> <Delay = 10.5>
ST_24 : Operation 459 [2/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 459 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 16> <Delay = 10.5>
ST_25 : Operation 460 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 460 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 461 [1/4] (10.5ns)   --->   "%w_sum_3_1 = fadd float %w_sum_2_1, %tmp_1_1" [conv/conv.cpp:26]   --->   Operation 461 'fadd' 'w_sum_3_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "br label %9" [conv/conv.cpp:24]   --->   Operation 462 'br' <Predicate = true> <Delay = 0.00>

State 26 <SV = 9> <Delay = 10.5>
ST_26 : Operation 463 [3/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFC1CE8D20000000" [conv/conv.cpp:31]   --->   Operation 463 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 10> <Delay = 10.5>
ST_27 : Operation 464 [2/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFC1CE8D20000000" [conv/conv.cpp:31]   --->   Operation 464 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 11> <Delay = 15.9>
ST_28 : Operation 465 [1/4] (10.5ns)   --->   "%w_sum_1 = fadd float %w_sum_0_1, 0xBFC1CE8D20000000" [conv/conv.cpp:31]   --->   Operation 465 'fadd' 'w_sum_1' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 466 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 466 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 12> <Delay = 9.66>
ST_29 : Operation 467 [1/1] (0.00ns)   --->   "%bitcast_ln34_1 = bitcast float %w_sum_1 to i32" [conv/conv.cpp:34]   --->   Operation 467 'bitcast' 'bitcast_ln34_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_1, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 468 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 469 [1/1] (0.00ns)   --->   "%trunc_ln34_1 = trunc i32 %bitcast_ln34_1 to i23" [conv/conv.cpp:34]   --->   Operation 469 'trunc' 'trunc_ln34_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 470 [1/1] (1.55ns)   --->   "%icmp_ln34_2 = icmp ne i8 %tmp_5, -1" [conv/conv.cpp:34]   --->   Operation 470 'icmp' 'icmp_ln34_2' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 471 [1/1] (2.44ns)   --->   "%icmp_ln34_3 = icmp eq i23 %trunc_ln34_1, 0" [conv/conv.cpp:34]   --->   Operation 471 'icmp' 'icmp_ln34_3' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%or_ln34_1 = or i1 %icmp_ln34_3, %icmp_ln34_2" [conv/conv.cpp:34]   --->   Operation 472 'or' 'or_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 473 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %w_sum_1, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 473 'fcmp' 'tmp_6' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_1)   --->   "%and_ln34_1 = and i1 %or_ln34_1, %tmp_6" [conv/conv.cpp:34]   --->   Operation 474 'and' 'and_ln34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_1 = select i1 %and_ln34_1, float %w_sum_1, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 475 'select' 'select_ln34_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 476 [1/1] (3.25ns)   --->   "store float %select_ln34_1, float* %conv_out_addr_1, align 4" [conv/conv.cpp:35]   --->   Operation 476 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_29 : Operation 477 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_s) nounwind" [conv/conv.cpp:38]   --->   Operation 477 'specregionend' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 478 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 478 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 479 [1/1] (1.76ns)   --->   "br label %11" [conv/conv.cpp:18]   --->   Operation 479 'br' <Predicate = true> <Delay = 1.76>

State 30 <SV = 13> <Delay = 10.5>
ST_30 : Operation 480 [1/1] (0.00ns)   --->   "%wr_0_2 = phi i2 [ 0, %Filter2_Loop1 ], [ %add_ln18_2, %W_Row_Loop_end2 ]" [conv/conv.cpp:18]   --->   Operation 480 'phi' 'wr_0_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 481 [1/1] (0.00ns)   --->   "%w_sum_0_2 = phi float [ 0.000000e+00, %Filter2_Loop1 ], [ %w_sum_1_2, %W_Row_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 481 'phi' 'w_sum_0_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln18_2 = zext i2 %wr_0_2 to i4" [conv/conv.cpp:18]   --->   Operation 482 'zext' 'zext_ln18_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 483 [1/1] (0.95ns)   --->   "%icmp_ln18_2 = icmp eq i2 %wr_0_2, -1" [conv/conv.cpp:18]   --->   Operation 483 'icmp' 'icmp_ln18_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 484 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 484 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 485 [1/1] (1.56ns)   --->   "%add_ln18_2 = add i2 %wr_0_2, 1" [conv/conv.cpp:18]   --->   Operation 485 'add' 'add_ln18_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 486 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_2, label %Filter2_Loop2, label %W_Row_Loop_begin2" [conv/conv.cpp:18]   --->   Operation 486 'br' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 487 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 487 'specloopname' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 488 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i2 %wr_0_2 to i5" [conv/conv.cpp:26]   --->   Operation 489 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 490 [1/1] (0.00ns)   --->   "%tmp_85 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_2, i2 0)" [conv/conv.cpp:26]   --->   Operation 490 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln26_10 = zext i4 %tmp_85 to i5" [conv/conv.cpp:26]   --->   Operation 491 'zext' 'zext_ln26_10' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 492 [1/1] (1.73ns)   --->   "%sub_ln26_4 = sub i5 %zext_ln26_10, %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 492 'sub' 'sub_ln26_4' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 493 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i5 %sub_ln26_4 to i6" [conv/conv.cpp:26]   --->   Operation 493 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 494 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %zext_ln18_2, %r_0" [conv/conv.cpp:26]   --->   Operation 494 'add' 'add_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 495 [1/1] (0.00ns)   --->   "%zext_ln26_11 = zext i4 %add_ln26_2 to i8" [conv/conv.cpp:26]   --->   Operation 495 'zext' 'zext_ln26_11' <Predicate = (!icmp_ln18_2)> <Delay = 0.00>
ST_30 : Operation 496 [1/1] (3.49ns)   --->   "%mul_ln26_2 = mul i8 %zext_ln26_11, 13" [conv/conv.cpp:26]   --->   Operation 496 'mul' 'mul_ln26_2' <Predicate = (!icmp_ln18_2)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 497 [1/1] (1.76ns)   --->   "br label %12" [conv/conv.cpp:21]   --->   Operation 497 'br' <Predicate = (!icmp_ln18_2)> <Delay = 1.76>
ST_30 : Operation 498 [4/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFD4250380000000" [conv/conv.cpp:31]   --->   Operation 498 'fadd' 'w_sum_2' <Predicate = (icmp_ln18_2)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 14> <Delay = 5.28>
ST_31 : Operation 499 [1/1] (0.00ns)   --->   "%w_sum_1_2 = phi float [ %w_sum_0_2, %W_Row_Loop_begin2 ], [ %w_sum_2_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:26]   --->   Operation 499 'phi' 'w_sum_1_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 500 [1/1] (0.00ns)   --->   "%wc_0_2 = phi i2 [ 0, %W_Row_Loop_begin2 ], [ %add_ln21_2, %W_Col_Loop_end2 ]" [conv/conv.cpp:21]   --->   Operation 500 'phi' 'wc_0_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %wc_0_2 to i4" [conv/conv.cpp:21]   --->   Operation 501 'zext' 'zext_ln21_2' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 502 [1/1] (0.95ns)   --->   "%icmp_ln21_2 = icmp eq i2 %wc_0_2, -1" [conv/conv.cpp:21]   --->   Operation 502 'icmp' 'icmp_ln21_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 503 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 503 'speclooptripcount' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 504 [1/1] (1.56ns)   --->   "%add_ln21_2 = add i2 %wc_0_2, 1" [conv/conv.cpp:21]   --->   Operation 504 'add' 'add_ln21_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 505 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_2, label %W_Row_Loop_end2, label %W_Col_Loop_begin2" [conv/conv.cpp:21]   --->   Operation 505 'br' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 506 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 506 'specloopname' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 507 [1/1] (0.00ns)   --->   "%tmp_20 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 507 'specregionbegin' 'tmp_20' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln26_22 = zext i2 %wc_0_2 to i6" [conv/conv.cpp:26]   --->   Operation 508 'zext' 'zext_ln26_22' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 509 [1/1] (1.78ns)   --->   "%add_ln26_38 = add i6 %sext_ln26_2, %zext_ln26_22" [conv/conv.cpp:26]   --->   Operation 509 'add' 'add_ln26_38' <Predicate = (!icmp_ln21_2)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 510 [1/1] (0.00ns)   --->   "%trunc_ln26_2 = trunc i6 %add_ln26_38 to i4" [conv/conv.cpp:26]   --->   Operation 510 'trunc' 'trunc_ln26_2' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 511 [1/1] (0.00ns)   --->   "%p_shl_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_2, i3 0)" [conv/conv.cpp:26]   --->   Operation 511 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 512 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_38, i1 false)" [conv/conv.cpp:26]   --->   Operation 512 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 513 [1/1] (1.87ns)   --->   "%sub_ln26_8 = sub i7 %p_shl_cast, %p_shl5_cast" [conv/conv.cpp:26]   --->   Operation 513 'sub' 'sub_ln26_8' <Predicate = (!icmp_ln21_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 514 [1/1] (1.73ns)   --->   "%add_ln26_18 = add i4 %zext_ln21_2, %c_0" [conv/conv.cpp:26]   --->   Operation 514 'add' 'add_ln26_18' <Predicate = (!icmp_ln21_2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 515 [1/1] (0.00ns)   --->   "%zext_ln26_23 = zext i4 %add_ln26_18 to i8" [conv/conv.cpp:26]   --->   Operation 515 'zext' 'zext_ln26_23' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 516 [1/1] (1.91ns)   --->   "%add_ln26_39 = add i8 %mul_ln26_2, %zext_ln26_23" [conv/conv.cpp:26]   --->   Operation 516 'add' 'add_ln26_39' <Predicate = (!icmp_ln21_2)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 517 [1/1] (0.00ns)   --->   "%p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_39, i3 0)" [conv/conv.cpp:26]   --->   Operation 517 'bitconcatenate' 'p_shl10_cast' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_88 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_39, i1 false)" [conv/conv.cpp:26]   --->   Operation 518 'bitconcatenate' 'tmp_88' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 519 [1/1] (0.00ns)   --->   "%zext_ln26_24 = zext i9 %tmp_88 to i11" [conv/conv.cpp:26]   --->   Operation 519 'zext' 'zext_ln26_24' <Predicate = (!icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 520 [1/1] (1.63ns)   --->   "%sub_ln26_9 = sub i11 %p_shl10_cast, %zext_ln26_24" [conv/conv.cpp:26]   --->   Operation 520 'sub' 'sub_ln26_9' <Predicate = (!icmp_ln21_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 521 [1/1] (1.76ns)   --->   "br label %13" [conv/conv.cpp:24]   --->   Operation 521 'br' <Predicate = (!icmp_ln21_2)> <Delay = 1.76>
ST_31 : Operation 522 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_13) nounwind" [conv/conv.cpp:29]   --->   Operation 522 'specregionend' 'empty_19' <Predicate = (icmp_ln21_2)> <Delay = 0.00>
ST_31 : Operation 523 [1/1] (0.00ns)   --->   "br label %11" [conv/conv.cpp:18]   --->   Operation 523 'br' <Predicate = (icmp_ln21_2)> <Delay = 0.00>

State 32 <SV = 15> <Delay = 5.12>
ST_32 : Operation 524 [1/1] (0.00ns)   --->   "%w_sum_2_2 = phi float [ %w_sum_1_2, %W_Col_Loop_begin2 ], [ %w_sum_3_2, %14 ]" [conv/conv.cpp:26]   --->   Operation 524 'phi' 'w_sum_2_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 525 [1/1] (0.00ns)   --->   "%ch_0_2 = phi i3 [ 0, %W_Col_Loop_begin2 ], [ %add_ln24_2, %14 ]" [conv/conv.cpp:24]   --->   Operation 525 'phi' 'ch_0_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 526 [1/1] (1.13ns)   --->   "%icmp_ln24_2 = icmp eq i3 %ch_0_2, -2" [conv/conv.cpp:24]   --->   Operation 526 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 527 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 527 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 528 [1/1] (1.65ns)   --->   "%add_ln24_2 = add i3 %ch_0_2, 1" [conv/conv.cpp:24]   --->   Operation 528 'add' 'add_ln24_2' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 529 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_2, label %W_Col_Loop_end2, label %14" [conv/conv.cpp:24]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln26_35 = zext i3 %ch_0_2 to i11" [conv/conv.cpp:26]   --->   Operation 530 'zext' 'zext_ln26_35' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 531 [1/1] (0.00ns)   --->   "%zext_ln26_36 = zext i3 %ch_0_2 to i7" [conv/conv.cpp:26]   --->   Operation 531 'zext' 'zext_ln26_36' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 532 [1/1] (1.87ns)   --->   "%add_ln26_44 = add i7 %sub_ln26_8, %zext_ln26_36" [conv/conv.cpp:26]   --->   Operation 532 'add' 'add_ln26_44' <Predicate = (!icmp_ln24_2)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln26_37 = zext i7 %add_ln26_44 to i64" [conv/conv.cpp:26]   --->   Operation 533 'zext' 'zext_ln26_37' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 534 [1/1] (0.00ns)   --->   "%conv_weights_2_addr = getelementptr [54 x float]* @conv_weights_2, i64 0, i64 %zext_ln26_37" [conv/conv.cpp:26]   --->   Operation 534 'getelementptr' 'conv_weights_2_addr' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 535 [1/1] (1.63ns)   --->   "%add_ln26_45 = add i11 %sub_ln26_9, %zext_ln26_35" [conv/conv.cpp:26]   --->   Operation 535 'add' 'add_ln26_45' <Predicate = (!icmp_ln24_2)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln26_38 = zext i11 %add_ln26_45 to i64" [conv/conv.cpp:26]   --->   Operation 536 'zext' 'zext_ln26_38' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 537 [1/1] (0.00ns)   --->   "%input_addr_2 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_38" [conv/conv.cpp:26]   --->   Operation 537 'getelementptr' 'input_addr_2' <Predicate = (!icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 538 [2/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 8" [conv/conv.cpp:26]   --->   Operation 538 'load' 'conv_weights_2_load' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_32 : Operation 539 [2/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 539 'load' 'input_load_2' <Predicate = (!icmp_ln24_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_32 : Operation 540 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_20) nounwind" [conv/conv.cpp:28]   --->   Operation 540 'specregionend' 'empty_21' <Predicate = (icmp_ln24_2)> <Delay = 0.00>
ST_32 : Operation 541 [1/1] (0.00ns)   --->   "br label %12" [conv/conv.cpp:21]   --->   Operation 541 'br' <Predicate = (icmp_ln24_2)> <Delay = 0.00>

State 33 <SV = 16> <Delay = 15.6>
ST_33 : Operation 542 [1/2] (3.25ns)   --->   "%conv_weights_2_load = load float* %conv_weights_2_addr, align 8" [conv/conv.cpp:26]   --->   Operation 542 'load' 'conv_weights_2_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_33 : Operation 543 [1/2] (3.25ns)   --->   "%input_load_2 = load float* %input_addr_2, align 4" [conv/conv.cpp:26]   --->   Operation 543 'load' 'input_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_33 : Operation 544 [2/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 544 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 17> <Delay = 12.3>
ST_34 : Operation 545 [1/2] (12.3ns)   --->   "%tmp_1_2 = fmul float %conv_weights_2_load, %input_load_2" [conv/conv.cpp:26]   --->   Operation 545 'fmul' 'tmp_1_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 18> <Delay = 10.5>
ST_35 : Operation 546 [4/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 546 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 19> <Delay = 10.5>
ST_36 : Operation 547 [3/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 547 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 20> <Delay = 10.5>
ST_37 : Operation 548 [2/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 548 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 21> <Delay = 10.5>
ST_38 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 549 'specloopname' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 550 [1/4] (10.5ns)   --->   "%w_sum_3_2 = fadd float %w_sum_2_2, %tmp_1_2" [conv/conv.cpp:26]   --->   Operation 550 'fadd' 'w_sum_3_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 551 [1/1] (0.00ns)   --->   "br label %13" [conv/conv.cpp:24]   --->   Operation 551 'br' <Predicate = true> <Delay = 0.00>

State 39 <SV = 14> <Delay = 10.5>
ST_39 : Operation 552 [3/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFD4250380000000" [conv/conv.cpp:31]   --->   Operation 552 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 15> <Delay = 10.5>
ST_40 : Operation 553 [2/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFD4250380000000" [conv/conv.cpp:31]   --->   Operation 553 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 16> <Delay = 15.9>
ST_41 : Operation 554 [1/4] (10.5ns)   --->   "%w_sum_2 = fadd float %w_sum_0_2, 0xBFD4250380000000" [conv/conv.cpp:31]   --->   Operation 554 'fadd' 'w_sum_2' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 555 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 555 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 17> <Delay = 9.66>
ST_42 : Operation 556 [1/1] (0.00ns)   --->   "%bitcast_ln34_2 = bitcast float %w_sum_2 to i32" [conv/conv.cpp:34]   --->   Operation 556 'bitcast' 'bitcast_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_2, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 557 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 558 [1/1] (0.00ns)   --->   "%trunc_ln34_2 = trunc i32 %bitcast_ln34_2 to i23" [conv/conv.cpp:34]   --->   Operation 558 'trunc' 'trunc_ln34_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 559 [1/1] (1.55ns)   --->   "%icmp_ln34_4 = icmp ne i8 %tmp_10, -1" [conv/conv.cpp:34]   --->   Operation 559 'icmp' 'icmp_ln34_4' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 560 [1/1] (2.44ns)   --->   "%icmp_ln34_5 = icmp eq i23 %trunc_ln34_2, 0" [conv/conv.cpp:34]   --->   Operation 560 'icmp' 'icmp_ln34_5' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%or_ln34_2 = or i1 %icmp_ln34_5, %icmp_ln34_4" [conv/conv.cpp:34]   --->   Operation 561 'or' 'or_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 562 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %w_sum_2, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 562 'fcmp' 'tmp_11' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_2)   --->   "%and_ln34_2 = and i1 %or_ln34_2, %tmp_11" [conv/conv.cpp:34]   --->   Operation 563 'and' 'and_ln34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 564 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_2 = select i1 %and_ln34_2, float %w_sum_2, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 564 'select' 'select_ln34_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 565 [1/1] (3.25ns)   --->   "store float %select_ln34_2, float* %conv_out_addr_2, align 4" [conv/conv.cpp:35]   --->   Operation 565 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_42 : Operation 566 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_7) nounwind" [conv/conv.cpp:38]   --->   Operation 566 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 567 'specregionbegin' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 568 [1/1] (1.76ns)   --->   "br label %15" [conv/conv.cpp:18]   --->   Operation 568 'br' <Predicate = true> <Delay = 1.76>

State 43 <SV = 18> <Delay = 10.5>
ST_43 : Operation 569 [1/1] (0.00ns)   --->   "%wr_0_3 = phi i2 [ 0, %Filter2_Loop2 ], [ %add_ln18_3, %W_Row_Loop_end3 ]" [conv/conv.cpp:18]   --->   Operation 569 'phi' 'wr_0_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 570 [1/1] (0.00ns)   --->   "%w_sum_0_3 = phi float [ 0.000000e+00, %Filter2_Loop2 ], [ %w_sum_1_3, %W_Row_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 570 'phi' 'w_sum_0_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 571 [1/1] (0.00ns)   --->   "%zext_ln18_3 = zext i2 %wr_0_3 to i4" [conv/conv.cpp:18]   --->   Operation 571 'zext' 'zext_ln18_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 572 [1/1] (0.95ns)   --->   "%icmp_ln18_3 = icmp eq i2 %wr_0_3, -1" [conv/conv.cpp:18]   --->   Operation 572 'icmp' 'icmp_ln18_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 573 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 573 'speclooptripcount' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 574 [1/1] (1.56ns)   --->   "%add_ln18_3 = add i2 %wr_0_3, 1" [conv/conv.cpp:18]   --->   Operation 574 'add' 'add_ln18_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 575 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_3, label %Filter2_Loop3, label %W_Row_Loop_begin3" [conv/conv.cpp:18]   --->   Operation 575 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 576 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 576 'specloopname' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 577 [1/1] (0.00ns)   --->   "%tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 577 'specregionbegin' 'tmp_19' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 578 [1/1] (0.00ns)   --->   "%zext_ln26_19 = zext i2 %wr_0_3 to i5" [conv/conv.cpp:26]   --->   Operation 578 'zext' 'zext_ln26_19' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 579 [1/1] (0.00ns)   --->   "%tmp_87 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_3, i2 0)" [conv/conv.cpp:26]   --->   Operation 579 'bitconcatenate' 'tmp_87' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln26_20 = zext i4 %tmp_87 to i5" [conv/conv.cpp:26]   --->   Operation 580 'zext' 'zext_ln26_20' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 581 [1/1] (1.73ns)   --->   "%sub_ln26_7 = sub i5 %zext_ln26_20, %zext_ln26_19" [conv/conv.cpp:26]   --->   Operation 581 'sub' 'sub_ln26_7' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i5 %sub_ln26_7 to i6" [conv/conv.cpp:26]   --->   Operation 582 'sext' 'sext_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 583 [1/1] (1.73ns)   --->   "%add_ln26_3 = add i4 %zext_ln18_3, %r_0" [conv/conv.cpp:26]   --->   Operation 583 'add' 'add_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 584 [1/1] (0.00ns)   --->   "%zext_ln26_21 = zext i4 %add_ln26_3 to i8" [conv/conv.cpp:26]   --->   Operation 584 'zext' 'zext_ln26_21' <Predicate = (!icmp_ln18_3)> <Delay = 0.00>
ST_43 : Operation 585 [1/1] (3.49ns)   --->   "%mul_ln26_3 = mul i8 %zext_ln26_21, 13" [conv/conv.cpp:26]   --->   Operation 585 'mul' 'mul_ln26_3' <Predicate = (!icmp_ln18_3)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 586 [1/1] (1.76ns)   --->   "br label %16" [conv/conv.cpp:21]   --->   Operation 586 'br' <Predicate = (!icmp_ln18_3)> <Delay = 1.76>
ST_43 : Operation 587 [4/4] (10.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_3, 0xBFB7F42660000000" [conv/conv.cpp:31]   --->   Operation 587 'fadd' 'w_sum_16' <Predicate = (icmp_ln18_3)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 19> <Delay = 5.28>
ST_44 : Operation 588 [1/1] (0.00ns)   --->   "%w_sum_1_3 = phi float [ %w_sum_0_3, %W_Row_Loop_begin3 ], [ %w_sum_2_3, %W_Col_Loop_end3 ]" [conv/conv.cpp:26]   --->   Operation 588 'phi' 'w_sum_1_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 589 [1/1] (0.00ns)   --->   "%wc_0_3 = phi i2 [ 0, %W_Row_Loop_begin3 ], [ %add_ln21_3, %W_Col_Loop_end3 ]" [conv/conv.cpp:21]   --->   Operation 589 'phi' 'wc_0_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln21_3 = zext i2 %wc_0_3 to i4" [conv/conv.cpp:21]   --->   Operation 590 'zext' 'zext_ln21_3' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 591 [1/1] (0.95ns)   --->   "%icmp_ln21_3 = icmp eq i2 %wc_0_3, -1" [conv/conv.cpp:21]   --->   Operation 591 'icmp' 'icmp_ln21_3' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 592 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 592 'speclooptripcount' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 593 [1/1] (1.56ns)   --->   "%add_ln21_3 = add i2 %wc_0_3, 1" [conv/conv.cpp:21]   --->   Operation 593 'add' 'add_ln21_3' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 594 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_3, label %W_Row_Loop_end3, label %W_Col_Loop_begin3" [conv/conv.cpp:21]   --->   Operation 594 'br' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 595 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 595 'specloopname' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 596 [1/1] (0.00ns)   --->   "%tmp_25 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 596 'specregionbegin' 'tmp_25' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln26_32 = zext i2 %wc_0_3 to i6" [conv/conv.cpp:26]   --->   Operation 597 'zext' 'zext_ln26_32' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 598 [1/1] (1.78ns)   --->   "%add_ln26_42 = add i6 %sext_ln26_3, %zext_ln26_32" [conv/conv.cpp:26]   --->   Operation 598 'add' 'add_ln26_42' <Predicate = (!icmp_ln21_3)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln26_3 = trunc i6 %add_ln26_42 to i4" [conv/conv.cpp:26]   --->   Operation 599 'trunc' 'trunc_ln26_3' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 600 [1/1] (0.00ns)   --->   "%p_shl12_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 600 'bitconcatenate' 'p_shl12_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 601 [1/1] (0.00ns)   --->   "%p_shl13_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_42, i1 false)" [conv/conv.cpp:26]   --->   Operation 601 'bitconcatenate' 'p_shl13_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 602 [1/1] (1.87ns)   --->   "%sub_ln26_11 = sub i7 %p_shl12_cast, %p_shl13_cast" [conv/conv.cpp:26]   --->   Operation 602 'sub' 'sub_ln26_11' <Predicate = (!icmp_ln21_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 603 [1/1] (1.73ns)   --->   "%add_ln26_19 = add i4 %zext_ln21_3, %c_0" [conv/conv.cpp:26]   --->   Operation 603 'add' 'add_ln26_19' <Predicate = (!icmp_ln21_3)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln26_33 = zext i4 %add_ln26_19 to i8" [conv/conv.cpp:26]   --->   Operation 604 'zext' 'zext_ln26_33' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 605 [1/1] (1.91ns)   --->   "%add_ln26_43 = add i8 %mul_ln26_3, %zext_ln26_33" [conv/conv.cpp:26]   --->   Operation 605 'add' 'add_ln26_43' <Predicate = (!icmp_ln21_3)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 606 [1/1] (0.00ns)   --->   "%p_shl14_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_43, i3 0)" [conv/conv.cpp:26]   --->   Operation 606 'bitconcatenate' 'p_shl14_cast' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 607 [1/1] (0.00ns)   --->   "%tmp_90 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_43, i1 false)" [conv/conv.cpp:26]   --->   Operation 607 'bitconcatenate' 'tmp_90' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln26_34 = zext i9 %tmp_90 to i11" [conv/conv.cpp:26]   --->   Operation 608 'zext' 'zext_ln26_34' <Predicate = (!icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 609 [1/1] (1.63ns)   --->   "%sub_ln26_12 = sub i11 %p_shl14_cast, %zext_ln26_34" [conv/conv.cpp:26]   --->   Operation 609 'sub' 'sub_ln26_12' <Predicate = (!icmp_ln21_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 610 [1/1] (1.76ns)   --->   "br label %17" [conv/conv.cpp:24]   --->   Operation 610 'br' <Predicate = (!icmp_ln21_3)> <Delay = 1.76>
ST_44 : Operation 611 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_19) nounwind" [conv/conv.cpp:29]   --->   Operation 611 'specregionend' 'empty_25' <Predicate = (icmp_ln21_3)> <Delay = 0.00>
ST_44 : Operation 612 [1/1] (0.00ns)   --->   "br label %15" [conv/conv.cpp:18]   --->   Operation 612 'br' <Predicate = (icmp_ln21_3)> <Delay = 0.00>

State 45 <SV = 20> <Delay = 5.12>
ST_45 : Operation 613 [1/1] (0.00ns)   --->   "%w_sum_2_3 = phi float [ %w_sum_1_3, %W_Col_Loop_begin3 ], [ %w_sum_3_3, %18 ]" [conv/conv.cpp:26]   --->   Operation 613 'phi' 'w_sum_2_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 614 [1/1] (0.00ns)   --->   "%ch_0_3 = phi i3 [ 0, %W_Col_Loop_begin3 ], [ %add_ln24_3, %18 ]" [conv/conv.cpp:24]   --->   Operation 614 'phi' 'ch_0_3' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 615 [1/1] (1.13ns)   --->   "%icmp_ln24_3 = icmp eq i3 %ch_0_3, -2" [conv/conv.cpp:24]   --->   Operation 615 'icmp' 'icmp_ln24_3' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 616 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 616 'speclooptripcount' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 617 [1/1] (1.65ns)   --->   "%add_ln24_3 = add i3 %ch_0_3, 1" [conv/conv.cpp:24]   --->   Operation 617 'add' 'add_ln24_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 618 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_3, label %W_Col_Loop_end3, label %18" [conv/conv.cpp:24]   --->   Operation 618 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln26_45 = zext i3 %ch_0_3 to i11" [conv/conv.cpp:26]   --->   Operation 619 'zext' 'zext_ln26_45' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln26_46 = zext i3 %ch_0_3 to i7" [conv/conv.cpp:26]   --->   Operation 620 'zext' 'zext_ln26_46' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 621 [1/1] (1.87ns)   --->   "%add_ln26_48 = add i7 %sub_ln26_11, %zext_ln26_46" [conv/conv.cpp:26]   --->   Operation 621 'add' 'add_ln26_48' <Predicate = (!icmp_ln24_3)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln26_47 = zext i7 %add_ln26_48 to i64" [conv/conv.cpp:26]   --->   Operation 622 'zext' 'zext_ln26_47' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 623 [1/1] (0.00ns)   --->   "%conv_weights_3_addr = getelementptr [54 x float]* @conv_weights_3, i64 0, i64 %zext_ln26_47" [conv/conv.cpp:26]   --->   Operation 623 'getelementptr' 'conv_weights_3_addr' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 624 [1/1] (1.63ns)   --->   "%add_ln26_49 = add i11 %sub_ln26_12, %zext_ln26_45" [conv/conv.cpp:26]   --->   Operation 624 'add' 'add_ln26_49' <Predicate = (!icmp_ln24_3)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln26_48 = zext i11 %add_ln26_49 to i64" [conv/conv.cpp:26]   --->   Operation 625 'zext' 'zext_ln26_48' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 626 [1/1] (0.00ns)   --->   "%input_addr_3 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_48" [conv/conv.cpp:26]   --->   Operation 626 'getelementptr' 'input_addr_3' <Predicate = (!icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 627 [2/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 627 'load' 'conv_weights_3_load' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_45 : Operation 628 [2/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 628 'load' 'input_load_3' <Predicate = (!icmp_ln24_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_45 : Operation 629 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_25) nounwind" [conv/conv.cpp:28]   --->   Operation 629 'specregionend' 'empty_27' <Predicate = (icmp_ln24_3)> <Delay = 0.00>
ST_45 : Operation 630 [1/1] (0.00ns)   --->   "br label %16" [conv/conv.cpp:21]   --->   Operation 630 'br' <Predicate = (icmp_ln24_3)> <Delay = 0.00>

State 46 <SV = 21> <Delay = 15.6>
ST_46 : Operation 631 [1/2] (3.25ns)   --->   "%conv_weights_3_load = load float* %conv_weights_3_addr, align 4" [conv/conv.cpp:26]   --->   Operation 631 'load' 'conv_weights_3_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_46 : Operation 632 [1/2] (3.25ns)   --->   "%input_load_3 = load float* %input_addr_3, align 4" [conv/conv.cpp:26]   --->   Operation 632 'load' 'input_load_3' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_46 : Operation 633 [2/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 633 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 22> <Delay = 12.3>
ST_47 : Operation 634 [1/2] (12.3ns)   --->   "%tmp_1_3 = fmul float %conv_weights_3_load, %input_load_3" [conv/conv.cpp:26]   --->   Operation 634 'fmul' 'tmp_1_3' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 23> <Delay = 10.5>
ST_48 : Operation 635 [4/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 635 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 24> <Delay = 10.5>
ST_49 : Operation 636 [3/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 636 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 25> <Delay = 10.5>
ST_50 : Operation 637 [2/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 637 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 26> <Delay = 10.5>
ST_51 : Operation 638 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 638 'specloopname' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 639 [1/4] (10.5ns)   --->   "%w_sum_3_3 = fadd float %w_sum_2_3, %tmp_1_3" [conv/conv.cpp:26]   --->   Operation 639 'fadd' 'w_sum_3_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 640 [1/1] (0.00ns)   --->   "br label %17" [conv/conv.cpp:24]   --->   Operation 640 'br' <Predicate = true> <Delay = 0.00>

State 52 <SV = 19> <Delay = 10.5>
ST_52 : Operation 641 [3/4] (10.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_3, 0xBFB7F42660000000" [conv/conv.cpp:31]   --->   Operation 641 'fadd' 'w_sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 20> <Delay = 10.5>
ST_53 : Operation 642 [2/4] (10.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_3, 0xBFB7F42660000000" [conv/conv.cpp:31]   --->   Operation 642 'fadd' 'w_sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 21> <Delay = 15.9>
ST_54 : Operation 643 [1/4] (10.5ns)   --->   "%w_sum_16 = fadd float %w_sum_0_3, 0xBFB7F42660000000" [conv/conv.cpp:31]   --->   Operation 643 'fadd' 'w_sum_16' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 644 [2/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 644 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 22> <Delay = 9.66>
ST_55 : Operation 645 [1/1] (0.00ns)   --->   "%bitcast_ln34_3 = bitcast float %w_sum_16 to i32" [conv/conv.cpp:34]   --->   Operation 645 'bitcast' 'bitcast_ln34_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 646 [1/1] (0.00ns)   --->   "%tmp_16 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_3, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 646 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln34_3 = trunc i32 %bitcast_ln34_3 to i23" [conv/conv.cpp:34]   --->   Operation 647 'trunc' 'trunc_ln34_3' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 648 [1/1] (1.55ns)   --->   "%icmp_ln34_6 = icmp ne i8 %tmp_16, -1" [conv/conv.cpp:34]   --->   Operation 648 'icmp' 'icmp_ln34_6' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 649 [1/1] (2.44ns)   --->   "%icmp_ln34_7 = icmp eq i23 %trunc_ln34_3, 0" [conv/conv.cpp:34]   --->   Operation 649 'icmp' 'icmp_ln34_7' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%or_ln34_3 = or i1 %icmp_ln34_7, %icmp_ln34_6" [conv/conv.cpp:34]   --->   Operation 650 'or' 'or_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 651 [1/2] (5.43ns)   --->   "%tmp_17 = fcmp ogt float %w_sum_16, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 651 'fcmp' 'tmp_17' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_3)   --->   "%and_ln34_3 = and i1 %or_ln34_3, %tmp_17" [conv/conv.cpp:34]   --->   Operation 652 'and' 'and_ln34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 653 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_3 = select i1 %and_ln34_3, float %w_sum_16, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 653 'select' 'select_ln34_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_55 : Operation 654 [1/1] (3.25ns)   --->   "store float %select_ln34_3, float* %conv_out_addr_3, align 4" [conv/conv.cpp:35]   --->   Operation 654 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_55 : Operation 655 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_12) nounwind" [conv/conv.cpp:38]   --->   Operation 655 'specregionend' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 656 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 657 [1/1] (1.76ns)   --->   "br label %19" [conv/conv.cpp:18]   --->   Operation 657 'br' <Predicate = true> <Delay = 1.76>

State 56 <SV = 23> <Delay = 10.5>
ST_56 : Operation 658 [1/1] (0.00ns)   --->   "%wr_0_4 = phi i2 [ 0, %Filter2_Loop3 ], [ %add_ln18_4, %W_Row_Loop_end4 ]" [conv/conv.cpp:18]   --->   Operation 658 'phi' 'wr_0_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 659 [1/1] (0.00ns)   --->   "%w_sum_0_4 = phi float [ 0.000000e+00, %Filter2_Loop3 ], [ %w_sum_1_4, %W_Row_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 659 'phi' 'w_sum_0_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln18_4 = zext i2 %wr_0_4 to i4" [conv/conv.cpp:18]   --->   Operation 660 'zext' 'zext_ln18_4' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 661 [1/1] (0.95ns)   --->   "%icmp_ln18_4 = icmp eq i2 %wr_0_4, -1" [conv/conv.cpp:18]   --->   Operation 661 'icmp' 'icmp_ln18_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 662 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 662 'speclooptripcount' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 663 [1/1] (1.56ns)   --->   "%add_ln18_4 = add i2 %wr_0_4, 1" [conv/conv.cpp:18]   --->   Operation 663 'add' 'add_ln18_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 664 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_4, label %Filter2_Loop4, label %W_Row_Loop_begin4" [conv/conv.cpp:18]   --->   Operation 664 'br' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 665 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 665 'specloopname' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 666 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 666 'specregionbegin' 'tmp_24' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln26_29 = zext i2 %wr_0_4 to i5" [conv/conv.cpp:26]   --->   Operation 667 'zext' 'zext_ln26_29' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_89 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_4, i2 0)" [conv/conv.cpp:26]   --->   Operation 668 'bitconcatenate' 'tmp_89' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln26_30 = zext i4 %tmp_89 to i5" [conv/conv.cpp:26]   --->   Operation 669 'zext' 'zext_ln26_30' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 670 [1/1] (1.73ns)   --->   "%sub_ln26_10 = sub i5 %zext_ln26_30, %zext_ln26_29" [conv/conv.cpp:26]   --->   Operation 670 'sub' 'sub_ln26_10' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 671 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i5 %sub_ln26_10 to i6" [conv/conv.cpp:26]   --->   Operation 671 'sext' 'sext_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 672 [1/1] (1.73ns)   --->   "%add_ln26_4 = add i4 %zext_ln18_4, %r_0" [conv/conv.cpp:26]   --->   Operation 672 'add' 'add_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln26_31 = zext i4 %add_ln26_4 to i8" [conv/conv.cpp:26]   --->   Operation 673 'zext' 'zext_ln26_31' <Predicate = (!icmp_ln18_4)> <Delay = 0.00>
ST_56 : Operation 674 [1/1] (3.49ns)   --->   "%mul_ln26_4 = mul i8 %zext_ln26_31, 13" [conv/conv.cpp:26]   --->   Operation 674 'mul' 'mul_ln26_4' <Predicate = (!icmp_ln18_4)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 675 [1/1] (1.76ns)   --->   "br label %20" [conv/conv.cpp:21]   --->   Operation 675 'br' <Predicate = (!icmp_ln18_4)> <Delay = 1.76>
ST_56 : Operation 676 [4/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFBC673540000000" [conv/conv.cpp:31]   --->   Operation 676 'fadd' 'w_sum_4' <Predicate = (icmp_ln18_4)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 24> <Delay = 5.28>
ST_57 : Operation 677 [1/1] (0.00ns)   --->   "%w_sum_1_4 = phi float [ %w_sum_0_4, %W_Row_Loop_begin4 ], [ %w_sum_2_4, %W_Col_Loop_end4 ]" [conv/conv.cpp:26]   --->   Operation 677 'phi' 'w_sum_1_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 678 [1/1] (0.00ns)   --->   "%wc_0_4 = phi i2 [ 0, %W_Row_Loop_begin4 ], [ %add_ln21_4, %W_Col_Loop_end4 ]" [conv/conv.cpp:21]   --->   Operation 678 'phi' 'wc_0_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln21_4 = zext i2 %wc_0_4 to i4" [conv/conv.cpp:21]   --->   Operation 679 'zext' 'zext_ln21_4' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 680 [1/1] (0.95ns)   --->   "%icmp_ln21_4 = icmp eq i2 %wc_0_4, -1" [conv/conv.cpp:21]   --->   Operation 680 'icmp' 'icmp_ln21_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 681 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 681 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 682 [1/1] (1.56ns)   --->   "%add_ln21_4 = add i2 %wc_0_4, 1" [conv/conv.cpp:21]   --->   Operation 682 'add' 'add_ln21_4' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 683 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_4, label %W_Row_Loop_end4, label %W_Col_Loop_begin4" [conv/conv.cpp:21]   --->   Operation 683 'br' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 684 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 684 'specloopname' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 685 [1/1] (0.00ns)   --->   "%tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 685 'specregionbegin' 'tmp_30' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln26_42 = zext i2 %wc_0_4 to i6" [conv/conv.cpp:26]   --->   Operation 686 'zext' 'zext_ln26_42' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 687 [1/1] (1.78ns)   --->   "%add_ln26_46 = add i6 %sext_ln26_4, %zext_ln26_42" [conv/conv.cpp:26]   --->   Operation 687 'add' 'add_ln26_46' <Predicate = (!icmp_ln21_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln26_4 = trunc i6 %add_ln26_46 to i4" [conv/conv.cpp:26]   --->   Operation 688 'trunc' 'trunc_ln26_4' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 689 [1/1] (0.00ns)   --->   "%p_shl16_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_4, i3 0)" [conv/conv.cpp:26]   --->   Operation 689 'bitconcatenate' 'p_shl16_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 690 [1/1] (0.00ns)   --->   "%p_shl17_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_46, i1 false)" [conv/conv.cpp:26]   --->   Operation 690 'bitconcatenate' 'p_shl17_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 691 [1/1] (1.87ns)   --->   "%sub_ln26_14 = sub i7 %p_shl16_cast, %p_shl17_cast" [conv/conv.cpp:26]   --->   Operation 691 'sub' 'sub_ln26_14' <Predicate = (!icmp_ln21_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 692 [1/1] (1.73ns)   --->   "%add_ln26_20 = add i4 %zext_ln21_4, %c_0" [conv/conv.cpp:26]   --->   Operation 692 'add' 'add_ln26_20' <Predicate = (!icmp_ln21_4)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 693 [1/1] (0.00ns)   --->   "%zext_ln26_43 = zext i4 %add_ln26_20 to i8" [conv/conv.cpp:26]   --->   Operation 693 'zext' 'zext_ln26_43' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 694 [1/1] (1.91ns)   --->   "%add_ln26_47 = add i8 %mul_ln26_4, %zext_ln26_43" [conv/conv.cpp:26]   --->   Operation 694 'add' 'add_ln26_47' <Predicate = (!icmp_ln21_4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 695 [1/1] (0.00ns)   --->   "%p_shl18_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_47, i3 0)" [conv/conv.cpp:26]   --->   Operation 695 'bitconcatenate' 'p_shl18_cast' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 696 [1/1] (0.00ns)   --->   "%tmp_92 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_47, i1 false)" [conv/conv.cpp:26]   --->   Operation 696 'bitconcatenate' 'tmp_92' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln26_44 = zext i9 %tmp_92 to i11" [conv/conv.cpp:26]   --->   Operation 697 'zext' 'zext_ln26_44' <Predicate = (!icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 698 [1/1] (1.63ns)   --->   "%sub_ln26_15 = sub i11 %p_shl18_cast, %zext_ln26_44" [conv/conv.cpp:26]   --->   Operation 698 'sub' 'sub_ln26_15' <Predicate = (!icmp_ln21_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 699 [1/1] (1.76ns)   --->   "br label %21" [conv/conv.cpp:24]   --->   Operation 699 'br' <Predicate = (!icmp_ln21_4)> <Delay = 1.76>
ST_57 : Operation 700 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_24) nounwind" [conv/conv.cpp:29]   --->   Operation 700 'specregionend' 'empty_31' <Predicate = (icmp_ln21_4)> <Delay = 0.00>
ST_57 : Operation 701 [1/1] (0.00ns)   --->   "br label %19" [conv/conv.cpp:18]   --->   Operation 701 'br' <Predicate = (icmp_ln21_4)> <Delay = 0.00>

State 58 <SV = 25> <Delay = 5.12>
ST_58 : Operation 702 [1/1] (0.00ns)   --->   "%w_sum_2_4 = phi float [ %w_sum_1_4, %W_Col_Loop_begin4 ], [ %w_sum_3_4, %22 ]" [conv/conv.cpp:26]   --->   Operation 702 'phi' 'w_sum_2_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 703 [1/1] (0.00ns)   --->   "%ch_0_4 = phi i3 [ 0, %W_Col_Loop_begin4 ], [ %add_ln24_4, %22 ]" [conv/conv.cpp:24]   --->   Operation 703 'phi' 'ch_0_4' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 704 [1/1] (1.13ns)   --->   "%icmp_ln24_4 = icmp eq i3 %ch_0_4, -2" [conv/conv.cpp:24]   --->   Operation 704 'icmp' 'icmp_ln24_4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 705 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 705 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 706 [1/1] (1.65ns)   --->   "%add_ln24_4 = add i3 %ch_0_4, 1" [conv/conv.cpp:24]   --->   Operation 706 'add' 'add_ln24_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 707 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_4, label %W_Col_Loop_end4, label %22" [conv/conv.cpp:24]   --->   Operation 707 'br' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln26_55 = zext i3 %ch_0_4 to i11" [conv/conv.cpp:26]   --->   Operation 708 'zext' 'zext_ln26_55' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 709 [1/1] (0.00ns)   --->   "%zext_ln26_56 = zext i3 %ch_0_4 to i7" [conv/conv.cpp:26]   --->   Operation 709 'zext' 'zext_ln26_56' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 710 [1/1] (1.87ns)   --->   "%add_ln26_52 = add i7 %sub_ln26_14, %zext_ln26_56" [conv/conv.cpp:26]   --->   Operation 710 'add' 'add_ln26_52' <Predicate = (!icmp_ln24_4)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 711 [1/1] (0.00ns)   --->   "%zext_ln26_57 = zext i7 %add_ln26_52 to i64" [conv/conv.cpp:26]   --->   Operation 711 'zext' 'zext_ln26_57' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 712 [1/1] (0.00ns)   --->   "%conv_weights_4_addr = getelementptr [54 x float]* @conv_weights_4, i64 0, i64 %zext_ln26_57" [conv/conv.cpp:26]   --->   Operation 712 'getelementptr' 'conv_weights_4_addr' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 713 [1/1] (1.63ns)   --->   "%add_ln26_53 = add i11 %sub_ln26_15, %zext_ln26_55" [conv/conv.cpp:26]   --->   Operation 713 'add' 'add_ln26_53' <Predicate = (!icmp_ln24_4)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln26_58 = zext i11 %add_ln26_53 to i64" [conv/conv.cpp:26]   --->   Operation 714 'zext' 'zext_ln26_58' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 715 [1/1] (0.00ns)   --->   "%input_addr_4 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_58" [conv/conv.cpp:26]   --->   Operation 715 'getelementptr' 'input_addr_4' <Predicate = (!icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 716 [2/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 16" [conv/conv.cpp:26]   --->   Operation 716 'load' 'conv_weights_4_load' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_58 : Operation 717 [2/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 717 'load' 'input_load_4' <Predicate = (!icmp_ln24_4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_58 : Operation 718 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_30) nounwind" [conv/conv.cpp:28]   --->   Operation 718 'specregionend' 'empty_33' <Predicate = (icmp_ln24_4)> <Delay = 0.00>
ST_58 : Operation 719 [1/1] (0.00ns)   --->   "br label %20" [conv/conv.cpp:21]   --->   Operation 719 'br' <Predicate = (icmp_ln24_4)> <Delay = 0.00>

State 59 <SV = 26> <Delay = 15.6>
ST_59 : Operation 720 [1/2] (3.25ns)   --->   "%conv_weights_4_load = load float* %conv_weights_4_addr, align 16" [conv/conv.cpp:26]   --->   Operation 720 'load' 'conv_weights_4_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_59 : Operation 721 [1/2] (3.25ns)   --->   "%input_load_4 = load float* %input_addr_4, align 4" [conv/conv.cpp:26]   --->   Operation 721 'load' 'input_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_59 : Operation 722 [2/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 722 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 27> <Delay = 12.3>
ST_60 : Operation 723 [1/2] (12.3ns)   --->   "%tmp_1_4 = fmul float %conv_weights_4_load, %input_load_4" [conv/conv.cpp:26]   --->   Operation 723 'fmul' 'tmp_1_4' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 28> <Delay = 10.5>
ST_61 : Operation 724 [4/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 724 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 29> <Delay = 10.5>
ST_62 : Operation 725 [3/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 725 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 30> <Delay = 10.5>
ST_63 : Operation 726 [2/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 726 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 31> <Delay = 10.5>
ST_64 : Operation 727 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 727 'specloopname' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 728 [1/4] (10.5ns)   --->   "%w_sum_3_4 = fadd float %w_sum_2_4, %tmp_1_4" [conv/conv.cpp:26]   --->   Operation 728 'fadd' 'w_sum_3_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 729 [1/1] (0.00ns)   --->   "br label %21" [conv/conv.cpp:24]   --->   Operation 729 'br' <Predicate = true> <Delay = 0.00>

State 65 <SV = 24> <Delay = 10.5>
ST_65 : Operation 730 [3/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFBC673540000000" [conv/conv.cpp:31]   --->   Operation 730 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 25> <Delay = 10.5>
ST_66 : Operation 731 [2/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFBC673540000000" [conv/conv.cpp:31]   --->   Operation 731 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 26> <Delay = 15.9>
ST_67 : Operation 732 [1/4] (10.5ns)   --->   "%w_sum_4 = fadd float %w_sum_0_4, 0xBFBC673540000000" [conv/conv.cpp:31]   --->   Operation 732 'fadd' 'w_sum_4' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 733 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 733 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 27> <Delay = 9.66>
ST_68 : Operation 734 [1/1] (0.00ns)   --->   "%bitcast_ln34_4 = bitcast float %w_sum_4 to i32" [conv/conv.cpp:34]   --->   Operation 734 'bitcast' 'bitcast_ln34_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 735 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_4, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 735 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 736 [1/1] (0.00ns)   --->   "%trunc_ln34_4 = trunc i32 %bitcast_ln34_4 to i23" [conv/conv.cpp:34]   --->   Operation 736 'trunc' 'trunc_ln34_4' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 737 [1/1] (1.55ns)   --->   "%icmp_ln34_8 = icmp ne i8 %tmp_21, -1" [conv/conv.cpp:34]   --->   Operation 737 'icmp' 'icmp_ln34_8' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 738 [1/1] (2.44ns)   --->   "%icmp_ln34_9 = icmp eq i23 %trunc_ln34_4, 0" [conv/conv.cpp:34]   --->   Operation 738 'icmp' 'icmp_ln34_9' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%or_ln34_4 = or i1 %icmp_ln34_9, %icmp_ln34_8" [conv/conv.cpp:34]   --->   Operation 739 'or' 'or_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 740 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %w_sum_4, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 740 'fcmp' 'tmp_22' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_4)   --->   "%and_ln34_4 = and i1 %or_ln34_4, %tmp_22" [conv/conv.cpp:34]   --->   Operation 741 'and' 'and_ln34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 742 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_4 = select i1 %and_ln34_4, float %w_sum_4, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 742 'select' 'select_ln34_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_68 : Operation 743 [1/1] (3.25ns)   --->   "store float %select_ln34_4, float* %conv_out_addr_4, align 4" [conv/conv.cpp:35]   --->   Operation 743 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_68 : Operation 744 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_18) nounwind" [conv/conv.cpp:38]   --->   Operation 744 'specregionend' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_23 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 745 'specregionbegin' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_68 : Operation 746 [1/1] (1.76ns)   --->   "br label %23" [conv/conv.cpp:18]   --->   Operation 746 'br' <Predicate = true> <Delay = 1.76>

State 69 <SV = 28> <Delay = 10.5>
ST_69 : Operation 747 [1/1] (0.00ns)   --->   "%wr_0_5 = phi i2 [ 0, %Filter2_Loop4 ], [ %add_ln18_5, %W_Row_Loop_end5 ]" [conv/conv.cpp:18]   --->   Operation 747 'phi' 'wr_0_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 748 [1/1] (0.00ns)   --->   "%w_sum_0_5 = phi float [ 0.000000e+00, %Filter2_Loop4 ], [ %w_sum_1_5, %W_Row_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 748 'phi' 'w_sum_0_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln18_5 = zext i2 %wr_0_5 to i4" [conv/conv.cpp:18]   --->   Operation 749 'zext' 'zext_ln18_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 750 [1/1] (0.95ns)   --->   "%icmp_ln18_5 = icmp eq i2 %wr_0_5, -1" [conv/conv.cpp:18]   --->   Operation 750 'icmp' 'icmp_ln18_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 751 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 751 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 752 [1/1] (1.56ns)   --->   "%add_ln18_5 = add i2 %wr_0_5, 1" [conv/conv.cpp:18]   --->   Operation 752 'add' 'add_ln18_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 753 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_5, label %Filter2_Loop5, label %W_Row_Loop_begin5" [conv/conv.cpp:18]   --->   Operation 753 'br' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 754 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 754 'specloopname' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_29 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 755 'specregionbegin' 'tmp_29' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln26_39 = zext i2 %wr_0_5 to i5" [conv/conv.cpp:26]   --->   Operation 756 'zext' 'zext_ln26_39' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_91 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_5, i2 0)" [conv/conv.cpp:26]   --->   Operation 757 'bitconcatenate' 'tmp_91' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 758 [1/1] (0.00ns)   --->   "%zext_ln26_40 = zext i4 %tmp_91 to i5" [conv/conv.cpp:26]   --->   Operation 758 'zext' 'zext_ln26_40' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 759 [1/1] (1.73ns)   --->   "%sub_ln26_13 = sub i5 %zext_ln26_40, %zext_ln26_39" [conv/conv.cpp:26]   --->   Operation 759 'sub' 'sub_ln26_13' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 760 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i5 %sub_ln26_13 to i6" [conv/conv.cpp:26]   --->   Operation 760 'sext' 'sext_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 761 [1/1] (1.73ns)   --->   "%add_ln26_5 = add i4 %zext_ln18_5, %r_0" [conv/conv.cpp:26]   --->   Operation 761 'add' 'add_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 762 [1/1] (0.00ns)   --->   "%zext_ln26_41 = zext i4 %add_ln26_5 to i8" [conv/conv.cpp:26]   --->   Operation 762 'zext' 'zext_ln26_41' <Predicate = (!icmp_ln18_5)> <Delay = 0.00>
ST_69 : Operation 763 [1/1] (3.49ns)   --->   "%mul_ln26_5 = mul i8 %zext_ln26_41, 13" [conv/conv.cpp:26]   --->   Operation 763 'mul' 'mul_ln26_5' <Predicate = (!icmp_ln18_5)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 764 [1/1] (1.76ns)   --->   "br label %24" [conv/conv.cpp:21]   --->   Operation 764 'br' <Predicate = (!icmp_ln18_5)> <Delay = 1.76>
ST_69 : Operation 765 [4/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0xBFBC475CC0000000" [conv/conv.cpp:31]   --->   Operation 765 'fadd' 'w_sum_5' <Predicate = (icmp_ln18_5)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 29> <Delay = 5.28>
ST_70 : Operation 766 [1/1] (0.00ns)   --->   "%w_sum_1_5 = phi float [ %w_sum_0_5, %W_Row_Loop_begin5 ], [ %w_sum_2_5, %W_Col_Loop_end5 ]" [conv/conv.cpp:26]   --->   Operation 766 'phi' 'w_sum_1_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 767 [1/1] (0.00ns)   --->   "%wc_0_5 = phi i2 [ 0, %W_Row_Loop_begin5 ], [ %add_ln21_5, %W_Col_Loop_end5 ]" [conv/conv.cpp:21]   --->   Operation 767 'phi' 'wc_0_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln21_5 = zext i2 %wc_0_5 to i4" [conv/conv.cpp:21]   --->   Operation 768 'zext' 'zext_ln21_5' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 769 [1/1] (0.95ns)   --->   "%icmp_ln21_5 = icmp eq i2 %wc_0_5, -1" [conv/conv.cpp:21]   --->   Operation 769 'icmp' 'icmp_ln21_5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 770 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 770 'speclooptripcount' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 771 [1/1] (1.56ns)   --->   "%add_ln21_5 = add i2 %wc_0_5, 1" [conv/conv.cpp:21]   --->   Operation 771 'add' 'add_ln21_5' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 772 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_5, label %W_Row_Loop_end5, label %W_Col_Loop_begin5" [conv/conv.cpp:21]   --->   Operation 772 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 773 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 773 'specloopname' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 774 [1/1] (0.00ns)   --->   "%tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 774 'specregionbegin' 'tmp_35' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 775 [1/1] (0.00ns)   --->   "%zext_ln26_52 = zext i2 %wc_0_5 to i6" [conv/conv.cpp:26]   --->   Operation 775 'zext' 'zext_ln26_52' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 776 [1/1] (1.78ns)   --->   "%add_ln26_50 = add i6 %sext_ln26_5, %zext_ln26_52" [conv/conv.cpp:26]   --->   Operation 776 'add' 'add_ln26_50' <Predicate = (!icmp_ln21_5)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln26_5 = trunc i6 %add_ln26_50 to i4" [conv/conv.cpp:26]   --->   Operation 777 'trunc' 'trunc_ln26_5' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 778 [1/1] (0.00ns)   --->   "%p_shl20_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_5, i3 0)" [conv/conv.cpp:26]   --->   Operation 778 'bitconcatenate' 'p_shl20_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 779 [1/1] (0.00ns)   --->   "%p_shl21_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_50, i1 false)" [conv/conv.cpp:26]   --->   Operation 779 'bitconcatenate' 'p_shl21_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 780 [1/1] (1.87ns)   --->   "%sub_ln26_17 = sub i7 %p_shl20_cast, %p_shl21_cast" [conv/conv.cpp:26]   --->   Operation 780 'sub' 'sub_ln26_17' <Predicate = (!icmp_ln21_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 781 [1/1] (1.73ns)   --->   "%add_ln26_21 = add i4 %zext_ln21_5, %c_0" [conv/conv.cpp:26]   --->   Operation 781 'add' 'add_ln26_21' <Predicate = (!icmp_ln21_5)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln26_53 = zext i4 %add_ln26_21 to i8" [conv/conv.cpp:26]   --->   Operation 782 'zext' 'zext_ln26_53' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 783 [1/1] (1.91ns)   --->   "%add_ln26_51 = add i8 %mul_ln26_5, %zext_ln26_53" [conv/conv.cpp:26]   --->   Operation 783 'add' 'add_ln26_51' <Predicate = (!icmp_ln21_5)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 784 [1/1] (0.00ns)   --->   "%p_shl22_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_51, i3 0)" [conv/conv.cpp:26]   --->   Operation 784 'bitconcatenate' 'p_shl22_cast' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_94 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_51, i1 false)" [conv/conv.cpp:26]   --->   Operation 785 'bitconcatenate' 'tmp_94' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln26_54 = zext i9 %tmp_94 to i11" [conv/conv.cpp:26]   --->   Operation 786 'zext' 'zext_ln26_54' <Predicate = (!icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 787 [1/1] (1.63ns)   --->   "%sub_ln26_18 = sub i11 %p_shl22_cast, %zext_ln26_54" [conv/conv.cpp:26]   --->   Operation 787 'sub' 'sub_ln26_18' <Predicate = (!icmp_ln21_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 788 [1/1] (1.76ns)   --->   "br label %25" [conv/conv.cpp:24]   --->   Operation 788 'br' <Predicate = (!icmp_ln21_5)> <Delay = 1.76>
ST_70 : Operation 789 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_29) nounwind" [conv/conv.cpp:29]   --->   Operation 789 'specregionend' 'empty_37' <Predicate = (icmp_ln21_5)> <Delay = 0.00>
ST_70 : Operation 790 [1/1] (0.00ns)   --->   "br label %23" [conv/conv.cpp:18]   --->   Operation 790 'br' <Predicate = (icmp_ln21_5)> <Delay = 0.00>

State 71 <SV = 30> <Delay = 5.12>
ST_71 : Operation 791 [1/1] (0.00ns)   --->   "%w_sum_2_5 = phi float [ %w_sum_1_5, %W_Col_Loop_begin5 ], [ %w_sum_3_5, %26 ]" [conv/conv.cpp:26]   --->   Operation 791 'phi' 'w_sum_2_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 792 [1/1] (0.00ns)   --->   "%ch_0_5 = phi i3 [ 0, %W_Col_Loop_begin5 ], [ %add_ln24_5, %26 ]" [conv/conv.cpp:24]   --->   Operation 792 'phi' 'ch_0_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 793 [1/1] (1.13ns)   --->   "%icmp_ln24_5 = icmp eq i3 %ch_0_5, -2" [conv/conv.cpp:24]   --->   Operation 793 'icmp' 'icmp_ln24_5' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 794 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 794 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 795 [1/1] (1.65ns)   --->   "%add_ln24_5 = add i3 %ch_0_5, 1" [conv/conv.cpp:24]   --->   Operation 795 'add' 'add_ln24_5' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 796 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_5, label %W_Col_Loop_end5, label %26" [conv/conv.cpp:24]   --->   Operation 796 'br' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln26_65 = zext i3 %ch_0_5 to i11" [conv/conv.cpp:26]   --->   Operation 797 'zext' 'zext_ln26_65' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 798 [1/1] (0.00ns)   --->   "%zext_ln26_66 = zext i3 %ch_0_5 to i7" [conv/conv.cpp:26]   --->   Operation 798 'zext' 'zext_ln26_66' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 799 [1/1] (1.87ns)   --->   "%add_ln26_56 = add i7 %sub_ln26_17, %zext_ln26_66" [conv/conv.cpp:26]   --->   Operation 799 'add' 'add_ln26_56' <Predicate = (!icmp_ln24_5)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln26_67 = zext i7 %add_ln26_56 to i64" [conv/conv.cpp:26]   --->   Operation 800 'zext' 'zext_ln26_67' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 801 [1/1] (0.00ns)   --->   "%conv_weights_5_addr = getelementptr [54 x float]* @conv_weights_5, i64 0, i64 %zext_ln26_67" [conv/conv.cpp:26]   --->   Operation 801 'getelementptr' 'conv_weights_5_addr' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 802 [1/1] (1.63ns)   --->   "%add_ln26_57 = add i11 %sub_ln26_18, %zext_ln26_65" [conv/conv.cpp:26]   --->   Operation 802 'add' 'add_ln26_57' <Predicate = (!icmp_ln24_5)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 803 [1/1] (0.00ns)   --->   "%zext_ln26_68 = zext i11 %add_ln26_57 to i64" [conv/conv.cpp:26]   --->   Operation 803 'zext' 'zext_ln26_68' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 804 [1/1] (0.00ns)   --->   "%input_addr_5 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_68" [conv/conv.cpp:26]   --->   Operation 804 'getelementptr' 'input_addr_5' <Predicate = (!icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 805 [2/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 805 'load' 'conv_weights_5_load' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_71 : Operation 806 [2/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 806 'load' 'input_load_5' <Predicate = (!icmp_ln24_5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_71 : Operation 807 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_35) nounwind" [conv/conv.cpp:28]   --->   Operation 807 'specregionend' 'empty_39' <Predicate = (icmp_ln24_5)> <Delay = 0.00>
ST_71 : Operation 808 [1/1] (0.00ns)   --->   "br label %24" [conv/conv.cpp:21]   --->   Operation 808 'br' <Predicate = (icmp_ln24_5)> <Delay = 0.00>

State 72 <SV = 31> <Delay = 15.6>
ST_72 : Operation 809 [1/2] (3.25ns)   --->   "%conv_weights_5_load = load float* %conv_weights_5_addr, align 4" [conv/conv.cpp:26]   --->   Operation 809 'load' 'conv_weights_5_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_72 : Operation 810 [1/2] (3.25ns)   --->   "%input_load_5 = load float* %input_addr_5, align 4" [conv/conv.cpp:26]   --->   Operation 810 'load' 'input_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_72 : Operation 811 [2/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 811 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 32> <Delay = 12.3>
ST_73 : Operation 812 [1/2] (12.3ns)   --->   "%tmp_1_5 = fmul float %conv_weights_5_load, %input_load_5" [conv/conv.cpp:26]   --->   Operation 812 'fmul' 'tmp_1_5' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 33> <Delay = 10.5>
ST_74 : Operation 813 [4/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 813 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 34> <Delay = 10.5>
ST_75 : Operation 814 [3/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 814 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 35> <Delay = 10.5>
ST_76 : Operation 815 [2/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 815 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 36> <Delay = 10.5>
ST_77 : Operation 816 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 816 'specloopname' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 817 [1/4] (10.5ns)   --->   "%w_sum_3_5 = fadd float %w_sum_2_5, %tmp_1_5" [conv/conv.cpp:26]   --->   Operation 817 'fadd' 'w_sum_3_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 818 [1/1] (0.00ns)   --->   "br label %25" [conv/conv.cpp:24]   --->   Operation 818 'br' <Predicate = true> <Delay = 0.00>

State 78 <SV = 29> <Delay = 10.5>
ST_78 : Operation 819 [3/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0xBFBC475CC0000000" [conv/conv.cpp:31]   --->   Operation 819 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 30> <Delay = 10.5>
ST_79 : Operation 820 [2/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0xBFBC475CC0000000" [conv/conv.cpp:31]   --->   Operation 820 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 31> <Delay = 15.9>
ST_80 : Operation 821 [1/4] (10.5ns)   --->   "%w_sum_5 = fadd float %w_sum_0_5, 0xBFBC475CC0000000" [conv/conv.cpp:31]   --->   Operation 821 'fadd' 'w_sum_5' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 822 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 822 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 32> <Delay = 9.66>
ST_81 : Operation 823 [1/1] (0.00ns)   --->   "%bitcast_ln34_5 = bitcast float %w_sum_5 to i32" [conv/conv.cpp:34]   --->   Operation 823 'bitcast' 'bitcast_ln34_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_5, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 824 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln34_5 = trunc i32 %bitcast_ln34_5 to i23" [conv/conv.cpp:34]   --->   Operation 825 'trunc' 'trunc_ln34_5' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 826 [1/1] (1.55ns)   --->   "%icmp_ln34_10 = icmp ne i8 %tmp_26, -1" [conv/conv.cpp:34]   --->   Operation 826 'icmp' 'icmp_ln34_10' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 827 [1/1] (2.44ns)   --->   "%icmp_ln34_11 = icmp eq i23 %trunc_ln34_5, 0" [conv/conv.cpp:34]   --->   Operation 827 'icmp' 'icmp_ln34_11' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%or_ln34_5 = or i1 %icmp_ln34_11, %icmp_ln34_10" [conv/conv.cpp:34]   --->   Operation 828 'or' 'or_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 829 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %w_sum_5, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 829 'fcmp' 'tmp_27' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_5)   --->   "%and_ln34_5 = and i1 %or_ln34_5, %tmp_27" [conv/conv.cpp:34]   --->   Operation 830 'and' 'and_ln34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 831 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_5 = select i1 %and_ln34_5, float %w_sum_5, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 831 'select' 'select_ln34_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_81 : Operation 832 [1/1] (3.25ns)   --->   "store float %select_ln34_5, float* %conv_out_addr_5, align 4" [conv/conv.cpp:35]   --->   Operation 832 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_81 : Operation 833 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_23) nounwind" [conv/conv.cpp:38]   --->   Operation 833 'specregionend' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 834 [1/1] (0.00ns)   --->   "%tmp_28 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 834 'specregionbegin' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 835 [1/1] (1.76ns)   --->   "br label %27" [conv/conv.cpp:18]   --->   Operation 835 'br' <Predicate = true> <Delay = 1.76>

State 82 <SV = 33> <Delay = 10.5>
ST_82 : Operation 836 [1/1] (0.00ns)   --->   "%wr_0_6 = phi i2 [ 0, %Filter2_Loop5 ], [ %add_ln18_6, %W_Row_Loop_end6 ]" [conv/conv.cpp:18]   --->   Operation 836 'phi' 'wr_0_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 837 [1/1] (0.00ns)   --->   "%w_sum_0_6 = phi float [ 0.000000e+00, %Filter2_Loop5 ], [ %w_sum_1_6, %W_Row_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 837 'phi' 'w_sum_0_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 838 [1/1] (0.00ns)   --->   "%zext_ln18_6 = zext i2 %wr_0_6 to i4" [conv/conv.cpp:18]   --->   Operation 838 'zext' 'zext_ln18_6' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 839 [1/1] (0.95ns)   --->   "%icmp_ln18_6 = icmp eq i2 %wr_0_6, -1" [conv/conv.cpp:18]   --->   Operation 839 'icmp' 'icmp_ln18_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 840 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 840 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 841 [1/1] (1.56ns)   --->   "%add_ln18_6 = add i2 %wr_0_6, 1" [conv/conv.cpp:18]   --->   Operation 841 'add' 'add_ln18_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 842 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_6, label %Filter2_Loop6, label %W_Row_Loop_begin6" [conv/conv.cpp:18]   --->   Operation 842 'br' <Predicate = true> <Delay = 0.00>
ST_82 : Operation 843 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 843 'specloopname' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 844 [1/1] (0.00ns)   --->   "%tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 844 'specregionbegin' 'tmp_34' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 845 [1/1] (0.00ns)   --->   "%zext_ln26_49 = zext i2 %wr_0_6 to i5" [conv/conv.cpp:26]   --->   Operation 845 'zext' 'zext_ln26_49' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 846 [1/1] (0.00ns)   --->   "%tmp_93 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_6, i2 0)" [conv/conv.cpp:26]   --->   Operation 846 'bitconcatenate' 'tmp_93' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 847 [1/1] (0.00ns)   --->   "%zext_ln26_50 = zext i4 %tmp_93 to i5" [conv/conv.cpp:26]   --->   Operation 847 'zext' 'zext_ln26_50' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 848 [1/1] (1.73ns)   --->   "%sub_ln26_16 = sub i5 %zext_ln26_50, %zext_ln26_49" [conv/conv.cpp:26]   --->   Operation 848 'sub' 'sub_ln26_16' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 849 [1/1] (0.00ns)   --->   "%sext_ln26_6 = sext i5 %sub_ln26_16 to i6" [conv/conv.cpp:26]   --->   Operation 849 'sext' 'sext_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 850 [1/1] (1.73ns)   --->   "%add_ln26_6 = add i4 %zext_ln18_6, %r_0" [conv/conv.cpp:26]   --->   Operation 850 'add' 'add_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 851 [1/1] (0.00ns)   --->   "%zext_ln26_51 = zext i4 %add_ln26_6 to i8" [conv/conv.cpp:26]   --->   Operation 851 'zext' 'zext_ln26_51' <Predicate = (!icmp_ln18_6)> <Delay = 0.00>
ST_82 : Operation 852 [1/1] (3.49ns)   --->   "%mul_ln26_6 = mul i8 %zext_ln26_51, 13" [conv/conv.cpp:26]   --->   Operation 852 'mul' 'mul_ln26_6' <Predicate = (!icmp_ln18_6)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 853 [1/1] (1.76ns)   --->   "br label %28" [conv/conv.cpp:21]   --->   Operation 853 'br' <Predicate = (!icmp_ln18_6)> <Delay = 1.76>
ST_82 : Operation 854 [4/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBFD4061A20000000" [conv/conv.cpp:31]   --->   Operation 854 'fadd' 'w_sum_6' <Predicate = (icmp_ln18_6)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 34> <Delay = 5.28>
ST_83 : Operation 855 [1/1] (0.00ns)   --->   "%w_sum_1_6 = phi float [ %w_sum_0_6, %W_Row_Loop_begin6 ], [ %w_sum_2_6, %W_Col_Loop_end6 ]" [conv/conv.cpp:26]   --->   Operation 855 'phi' 'w_sum_1_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 856 [1/1] (0.00ns)   --->   "%wc_0_6 = phi i2 [ 0, %W_Row_Loop_begin6 ], [ %add_ln21_6, %W_Col_Loop_end6 ]" [conv/conv.cpp:21]   --->   Operation 856 'phi' 'wc_0_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 857 [1/1] (0.00ns)   --->   "%zext_ln21_6 = zext i2 %wc_0_6 to i4" [conv/conv.cpp:21]   --->   Operation 857 'zext' 'zext_ln21_6' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 858 [1/1] (0.95ns)   --->   "%icmp_ln21_6 = icmp eq i2 %wc_0_6, -1" [conv/conv.cpp:21]   --->   Operation 858 'icmp' 'icmp_ln21_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 859 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 859 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 860 [1/1] (1.56ns)   --->   "%add_ln21_6 = add i2 %wc_0_6, 1" [conv/conv.cpp:21]   --->   Operation 860 'add' 'add_ln21_6' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 861 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_6, label %W_Row_Loop_end6, label %W_Col_Loop_begin6" [conv/conv.cpp:21]   --->   Operation 861 'br' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 862 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 862 'specloopname' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_38 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 863 'specregionbegin' 'tmp_38' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 864 [1/1] (0.00ns)   --->   "%zext_ln26_62 = zext i2 %wc_0_6 to i6" [conv/conv.cpp:26]   --->   Operation 864 'zext' 'zext_ln26_62' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 865 [1/1] (1.78ns)   --->   "%add_ln26_54 = add i6 %sext_ln26_6, %zext_ln26_62" [conv/conv.cpp:26]   --->   Operation 865 'add' 'add_ln26_54' <Predicate = (!icmp_ln21_6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 866 [1/1] (0.00ns)   --->   "%trunc_ln26_6 = trunc i6 %add_ln26_54 to i4" [conv/conv.cpp:26]   --->   Operation 866 'trunc' 'trunc_ln26_6' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 867 [1/1] (0.00ns)   --->   "%p_shl24_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_6, i3 0)" [conv/conv.cpp:26]   --->   Operation 867 'bitconcatenate' 'p_shl24_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 868 [1/1] (0.00ns)   --->   "%p_shl25_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_54, i1 false)" [conv/conv.cpp:26]   --->   Operation 868 'bitconcatenate' 'p_shl25_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 869 [1/1] (1.87ns)   --->   "%sub_ln26_20 = sub i7 %p_shl24_cast, %p_shl25_cast" [conv/conv.cpp:26]   --->   Operation 869 'sub' 'sub_ln26_20' <Predicate = (!icmp_ln21_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 870 [1/1] (1.73ns)   --->   "%add_ln26_22 = add i4 %zext_ln21_6, %c_0" [conv/conv.cpp:26]   --->   Operation 870 'add' 'add_ln26_22' <Predicate = (!icmp_ln21_6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln26_63 = zext i4 %add_ln26_22 to i8" [conv/conv.cpp:26]   --->   Operation 871 'zext' 'zext_ln26_63' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 872 [1/1] (1.91ns)   --->   "%add_ln26_55 = add i8 %mul_ln26_6, %zext_ln26_63" [conv/conv.cpp:26]   --->   Operation 872 'add' 'add_ln26_55' <Predicate = (!icmp_ln21_6)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 873 [1/1] (0.00ns)   --->   "%p_shl26_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_55, i3 0)" [conv/conv.cpp:26]   --->   Operation 873 'bitconcatenate' 'p_shl26_cast' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 874 [1/1] (0.00ns)   --->   "%tmp_96 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_55, i1 false)" [conv/conv.cpp:26]   --->   Operation 874 'bitconcatenate' 'tmp_96' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 875 [1/1] (0.00ns)   --->   "%zext_ln26_64 = zext i9 %tmp_96 to i11" [conv/conv.cpp:26]   --->   Operation 875 'zext' 'zext_ln26_64' <Predicate = (!icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 876 [1/1] (1.63ns)   --->   "%sub_ln26_21 = sub i11 %p_shl26_cast, %zext_ln26_64" [conv/conv.cpp:26]   --->   Operation 876 'sub' 'sub_ln26_21' <Predicate = (!icmp_ln21_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 877 [1/1] (1.76ns)   --->   "br label %29" [conv/conv.cpp:24]   --->   Operation 877 'br' <Predicate = (!icmp_ln21_6)> <Delay = 1.76>
ST_83 : Operation 878 [1/1] (0.00ns)   --->   "%empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_34) nounwind" [conv/conv.cpp:29]   --->   Operation 878 'specregionend' 'empty_43' <Predicate = (icmp_ln21_6)> <Delay = 0.00>
ST_83 : Operation 879 [1/1] (0.00ns)   --->   "br label %27" [conv/conv.cpp:18]   --->   Operation 879 'br' <Predicate = (icmp_ln21_6)> <Delay = 0.00>

State 84 <SV = 35> <Delay = 5.12>
ST_84 : Operation 880 [1/1] (0.00ns)   --->   "%w_sum_2_6 = phi float [ %w_sum_1_6, %W_Col_Loop_begin6 ], [ %w_sum_3_6, %30 ]" [conv/conv.cpp:26]   --->   Operation 880 'phi' 'w_sum_2_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 881 [1/1] (0.00ns)   --->   "%ch_0_6 = phi i3 [ 0, %W_Col_Loop_begin6 ], [ %add_ln24_6, %30 ]" [conv/conv.cpp:24]   --->   Operation 881 'phi' 'ch_0_6' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 882 [1/1] (1.13ns)   --->   "%icmp_ln24_6 = icmp eq i3 %ch_0_6, -2" [conv/conv.cpp:24]   --->   Operation 882 'icmp' 'icmp_ln24_6' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 883 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 883 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 884 [1/1] (1.65ns)   --->   "%add_ln24_6 = add i3 %ch_0_6, 1" [conv/conv.cpp:24]   --->   Operation 884 'add' 'add_ln24_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 885 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_6, label %W_Col_Loop_end6, label %30" [conv/conv.cpp:24]   --->   Operation 885 'br' <Predicate = true> <Delay = 0.00>
ST_84 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln26_75 = zext i3 %ch_0_6 to i11" [conv/conv.cpp:26]   --->   Operation 886 'zext' 'zext_ln26_75' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 887 [1/1] (0.00ns)   --->   "%zext_ln26_76 = zext i3 %ch_0_6 to i7" [conv/conv.cpp:26]   --->   Operation 887 'zext' 'zext_ln26_76' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 888 [1/1] (1.87ns)   --->   "%add_ln26_60 = add i7 %sub_ln26_20, %zext_ln26_76" [conv/conv.cpp:26]   --->   Operation 888 'add' 'add_ln26_60' <Predicate = (!icmp_ln24_6)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 889 [1/1] (0.00ns)   --->   "%zext_ln26_77 = zext i7 %add_ln26_60 to i64" [conv/conv.cpp:26]   --->   Operation 889 'zext' 'zext_ln26_77' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 890 [1/1] (0.00ns)   --->   "%conv_weights_6_addr = getelementptr [54 x float]* @conv_weights_6, i64 0, i64 %zext_ln26_77" [conv/conv.cpp:26]   --->   Operation 890 'getelementptr' 'conv_weights_6_addr' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 891 [1/1] (1.63ns)   --->   "%add_ln26_61 = add i11 %sub_ln26_21, %zext_ln26_75" [conv/conv.cpp:26]   --->   Operation 891 'add' 'add_ln26_61' <Predicate = (!icmp_ln24_6)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 892 [1/1] (0.00ns)   --->   "%zext_ln26_78 = zext i11 %add_ln26_61 to i64" [conv/conv.cpp:26]   --->   Operation 892 'zext' 'zext_ln26_78' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 893 [1/1] (0.00ns)   --->   "%input_addr_6 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_78" [conv/conv.cpp:26]   --->   Operation 893 'getelementptr' 'input_addr_6' <Predicate = (!icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 894 [2/2] (3.25ns)   --->   "%conv_weights_6_load = load float* %conv_weights_6_addr, align 8" [conv/conv.cpp:26]   --->   Operation 894 'load' 'conv_weights_6_load' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_84 : Operation 895 [2/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 895 'load' 'input_load_6' <Predicate = (!icmp_ln24_6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_84 : Operation 896 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_38) nounwind" [conv/conv.cpp:28]   --->   Operation 896 'specregionend' 'empty_45' <Predicate = (icmp_ln24_6)> <Delay = 0.00>
ST_84 : Operation 897 [1/1] (0.00ns)   --->   "br label %28" [conv/conv.cpp:21]   --->   Operation 897 'br' <Predicate = (icmp_ln24_6)> <Delay = 0.00>

State 85 <SV = 36> <Delay = 15.6>
ST_85 : Operation 898 [1/2] (3.25ns)   --->   "%conv_weights_6_load = load float* %conv_weights_6_addr, align 8" [conv/conv.cpp:26]   --->   Operation 898 'load' 'conv_weights_6_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_85 : Operation 899 [1/2] (3.25ns)   --->   "%input_load_6 = load float* %input_addr_6, align 4" [conv/conv.cpp:26]   --->   Operation 899 'load' 'input_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_85 : Operation 900 [2/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_6_load, %input_load_6" [conv/conv.cpp:26]   --->   Operation 900 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 37> <Delay = 12.3>
ST_86 : Operation 901 [1/2] (12.3ns)   --->   "%tmp_1_6 = fmul float %conv_weights_6_load, %input_load_6" [conv/conv.cpp:26]   --->   Operation 901 'fmul' 'tmp_1_6' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 38> <Delay = 10.5>
ST_87 : Operation 902 [4/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 902 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 39> <Delay = 10.5>
ST_88 : Operation 903 [3/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 903 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 40> <Delay = 10.5>
ST_89 : Operation 904 [2/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 904 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 41> <Delay = 10.5>
ST_90 : Operation 905 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 905 'specloopname' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 906 [1/4] (10.5ns)   --->   "%w_sum_3_6 = fadd float %w_sum_2_6, %tmp_1_6" [conv/conv.cpp:26]   --->   Operation 906 'fadd' 'w_sum_3_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 907 [1/1] (0.00ns)   --->   "br label %29" [conv/conv.cpp:24]   --->   Operation 907 'br' <Predicate = true> <Delay = 0.00>

State 91 <SV = 34> <Delay = 10.5>
ST_91 : Operation 908 [3/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBFD4061A20000000" [conv/conv.cpp:31]   --->   Operation 908 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 35> <Delay = 10.5>
ST_92 : Operation 909 [2/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBFD4061A20000000" [conv/conv.cpp:31]   --->   Operation 909 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 36> <Delay = 15.9>
ST_93 : Operation 910 [1/4] (10.5ns)   --->   "%w_sum_6 = fadd float %w_sum_0_6, 0xBFD4061A20000000" [conv/conv.cpp:31]   --->   Operation 910 'fadd' 'w_sum_6' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 911 [2/2] (5.43ns)   --->   "%tmp_32 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 911 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 37> <Delay = 9.66>
ST_94 : Operation 912 [1/1] (0.00ns)   --->   "%bitcast_ln34_6 = bitcast float %w_sum_6 to i32" [conv/conv.cpp:34]   --->   Operation 912 'bitcast' 'bitcast_ln34_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 913 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_6, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 913 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 914 [1/1] (0.00ns)   --->   "%trunc_ln34_6 = trunc i32 %bitcast_ln34_6 to i23" [conv/conv.cpp:34]   --->   Operation 914 'trunc' 'trunc_ln34_6' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 915 [1/1] (1.55ns)   --->   "%icmp_ln34_12 = icmp ne i8 %tmp_31, -1" [conv/conv.cpp:34]   --->   Operation 915 'icmp' 'icmp_ln34_12' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 916 [1/1] (2.44ns)   --->   "%icmp_ln34_13 = icmp eq i23 %trunc_ln34_6, 0" [conv/conv.cpp:34]   --->   Operation 916 'icmp' 'icmp_ln34_13' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 917 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%or_ln34_6 = or i1 %icmp_ln34_13, %icmp_ln34_12" [conv/conv.cpp:34]   --->   Operation 917 'or' 'or_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 918 [1/2] (5.43ns)   --->   "%tmp_32 = fcmp ogt float %w_sum_6, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 918 'fcmp' 'tmp_32' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_6)   --->   "%and_ln34_6 = and i1 %or_ln34_6, %tmp_32" [conv/conv.cpp:34]   --->   Operation 919 'and' 'and_ln34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 920 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_6 = select i1 %and_ln34_6, float %w_sum_6, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 920 'select' 'select_ln34_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_94 : Operation 921 [1/1] (3.25ns)   --->   "store float %select_ln34_6, float* %conv_out_addr_6, align 4" [conv/conv.cpp:35]   --->   Operation 921 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_94 : Operation 922 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_28) nounwind" [conv/conv.cpp:38]   --->   Operation 922 'specregionend' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 923 'specregionbegin' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_94 : Operation 924 [1/1] (1.76ns)   --->   "br label %31" [conv/conv.cpp:18]   --->   Operation 924 'br' <Predicate = true> <Delay = 1.76>

State 95 <SV = 38> <Delay = 10.5>
ST_95 : Operation 925 [1/1] (0.00ns)   --->   "%wr_0_7 = phi i2 [ 0, %Filter2_Loop6 ], [ %add_ln18_7, %W_Row_Loop_end7 ]" [conv/conv.cpp:18]   --->   Operation 925 'phi' 'wr_0_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 926 [1/1] (0.00ns)   --->   "%w_sum_0_7 = phi float [ 0.000000e+00, %Filter2_Loop6 ], [ %w_sum_1_7, %W_Row_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 926 'phi' 'w_sum_0_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln18_7 = zext i2 %wr_0_7 to i4" [conv/conv.cpp:18]   --->   Operation 927 'zext' 'zext_ln18_7' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 928 [1/1] (0.95ns)   --->   "%icmp_ln18_7 = icmp eq i2 %wr_0_7, -1" [conv/conv.cpp:18]   --->   Operation 928 'icmp' 'icmp_ln18_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 929 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 929 'speclooptripcount' 'empty_48' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 930 [1/1] (1.56ns)   --->   "%add_ln18_7 = add i2 %wr_0_7, 1" [conv/conv.cpp:18]   --->   Operation 930 'add' 'add_ln18_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 931 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_7, label %Filter2_Loop7, label %W_Row_Loop_begin7" [conv/conv.cpp:18]   --->   Operation 931 'br' <Predicate = true> <Delay = 0.00>
ST_95 : Operation 932 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 932 'specloopname' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 933 [1/1] (0.00ns)   --->   "%tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 933 'specregionbegin' 'tmp_37' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 934 [1/1] (0.00ns)   --->   "%zext_ln26_59 = zext i2 %wr_0_7 to i5" [conv/conv.cpp:26]   --->   Operation 934 'zext' 'zext_ln26_59' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_95 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_7, i2 0)" [conv/conv.cpp:26]   --->   Operation 935 'bitconcatenate' 'tmp_95' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 936 [1/1] (0.00ns)   --->   "%zext_ln26_60 = zext i4 %tmp_95 to i5" [conv/conv.cpp:26]   --->   Operation 936 'zext' 'zext_ln26_60' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 937 [1/1] (1.73ns)   --->   "%sub_ln26_19 = sub i5 %zext_ln26_60, %zext_ln26_59" [conv/conv.cpp:26]   --->   Operation 937 'sub' 'sub_ln26_19' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 938 [1/1] (0.00ns)   --->   "%sext_ln26_7 = sext i5 %sub_ln26_19 to i6" [conv/conv.cpp:26]   --->   Operation 938 'sext' 'sext_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 939 [1/1] (1.73ns)   --->   "%add_ln26_7 = add i4 %zext_ln18_7, %r_0" [conv/conv.cpp:26]   --->   Operation 939 'add' 'add_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 940 [1/1] (0.00ns)   --->   "%zext_ln26_61 = zext i4 %add_ln26_7 to i8" [conv/conv.cpp:26]   --->   Operation 940 'zext' 'zext_ln26_61' <Predicate = (!icmp_ln18_7)> <Delay = 0.00>
ST_95 : Operation 941 [1/1] (3.49ns)   --->   "%mul_ln26_7 = mul i8 %zext_ln26_61, 13" [conv/conv.cpp:26]   --->   Operation 941 'mul' 'mul_ln26_7' <Predicate = (!icmp_ln18_7)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 942 [1/1] (1.76ns)   --->   "br label %32" [conv/conv.cpp:21]   --->   Operation 942 'br' <Predicate = (!icmp_ln18_7)> <Delay = 1.76>
ST_95 : Operation 943 [4/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFC0036940000000" [conv/conv.cpp:31]   --->   Operation 943 'fadd' 'w_sum_7' <Predicate = (icmp_ln18_7)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 39> <Delay = 5.28>
ST_96 : Operation 944 [1/1] (0.00ns)   --->   "%w_sum_1_7 = phi float [ %w_sum_0_7, %W_Row_Loop_begin7 ], [ %w_sum_2_7, %W_Col_Loop_end7 ]" [conv/conv.cpp:26]   --->   Operation 944 'phi' 'w_sum_1_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 945 [1/1] (0.00ns)   --->   "%wc_0_7 = phi i2 [ 0, %W_Row_Loop_begin7 ], [ %add_ln21_7, %W_Col_Loop_end7 ]" [conv/conv.cpp:21]   --->   Operation 945 'phi' 'wc_0_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 946 [1/1] (0.00ns)   --->   "%zext_ln21_7 = zext i2 %wc_0_7 to i4" [conv/conv.cpp:21]   --->   Operation 946 'zext' 'zext_ln21_7' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 947 [1/1] (0.95ns)   --->   "%icmp_ln21_7 = icmp eq i2 %wc_0_7, -1" [conv/conv.cpp:21]   --->   Operation 947 'icmp' 'icmp_ln21_7' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 948 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 948 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 949 [1/1] (1.56ns)   --->   "%add_ln21_7 = add i2 %wc_0_7, 1" [conv/conv.cpp:21]   --->   Operation 949 'add' 'add_ln21_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 950 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_7, label %W_Row_Loop_end7, label %W_Col_Loop_begin7" [conv/conv.cpp:21]   --->   Operation 950 'br' <Predicate = true> <Delay = 0.00>
ST_96 : Operation 951 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 951 'specloopname' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_41 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 952 'specregionbegin' 'tmp_41' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln26_72 = zext i2 %wc_0_7 to i6" [conv/conv.cpp:26]   --->   Operation 953 'zext' 'zext_ln26_72' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 954 [1/1] (1.78ns)   --->   "%add_ln26_58 = add i6 %sext_ln26_7, %zext_ln26_72" [conv/conv.cpp:26]   --->   Operation 954 'add' 'add_ln26_58' <Predicate = (!icmp_ln21_7)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln26_7 = trunc i6 %add_ln26_58 to i4" [conv/conv.cpp:26]   --->   Operation 955 'trunc' 'trunc_ln26_7' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 956 [1/1] (0.00ns)   --->   "%p_shl28_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_7, i3 0)" [conv/conv.cpp:26]   --->   Operation 956 'bitconcatenate' 'p_shl28_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 957 [1/1] (0.00ns)   --->   "%p_shl29_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_58, i1 false)" [conv/conv.cpp:26]   --->   Operation 957 'bitconcatenate' 'p_shl29_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 958 [1/1] (1.87ns)   --->   "%sub_ln26_23 = sub i7 %p_shl28_cast, %p_shl29_cast" [conv/conv.cpp:26]   --->   Operation 958 'sub' 'sub_ln26_23' <Predicate = (!icmp_ln21_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 959 [1/1] (1.73ns)   --->   "%add_ln26_23 = add i4 %zext_ln21_7, %c_0" [conv/conv.cpp:26]   --->   Operation 959 'add' 'add_ln26_23' <Predicate = (!icmp_ln21_7)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln26_73 = zext i4 %add_ln26_23 to i8" [conv/conv.cpp:26]   --->   Operation 960 'zext' 'zext_ln26_73' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 961 [1/1] (1.91ns)   --->   "%add_ln26_59 = add i8 %mul_ln26_7, %zext_ln26_73" [conv/conv.cpp:26]   --->   Operation 961 'add' 'add_ln26_59' <Predicate = (!icmp_ln21_7)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 962 [1/1] (0.00ns)   --->   "%p_shl30_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_59, i3 0)" [conv/conv.cpp:26]   --->   Operation 962 'bitconcatenate' 'p_shl30_cast' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 963 [1/1] (0.00ns)   --->   "%tmp_98 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_59, i1 false)" [conv/conv.cpp:26]   --->   Operation 963 'bitconcatenate' 'tmp_98' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 964 [1/1] (0.00ns)   --->   "%zext_ln26_74 = zext i9 %tmp_98 to i11" [conv/conv.cpp:26]   --->   Operation 964 'zext' 'zext_ln26_74' <Predicate = (!icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 965 [1/1] (1.63ns)   --->   "%sub_ln26_24 = sub i11 %p_shl30_cast, %zext_ln26_74" [conv/conv.cpp:26]   --->   Operation 965 'sub' 'sub_ln26_24' <Predicate = (!icmp_ln21_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 966 [1/1] (1.76ns)   --->   "br label %33" [conv/conv.cpp:24]   --->   Operation 966 'br' <Predicate = (!icmp_ln21_7)> <Delay = 1.76>
ST_96 : Operation 967 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_37) nounwind" [conv/conv.cpp:29]   --->   Operation 967 'specregionend' 'empty_49' <Predicate = (icmp_ln21_7)> <Delay = 0.00>
ST_96 : Operation 968 [1/1] (0.00ns)   --->   "br label %31" [conv/conv.cpp:18]   --->   Operation 968 'br' <Predicate = (icmp_ln21_7)> <Delay = 0.00>

State 97 <SV = 40> <Delay = 5.12>
ST_97 : Operation 969 [1/1] (0.00ns)   --->   "%w_sum_2_7 = phi float [ %w_sum_1_7, %W_Col_Loop_begin7 ], [ %w_sum_3_7, %34 ]" [conv/conv.cpp:26]   --->   Operation 969 'phi' 'w_sum_2_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 970 [1/1] (0.00ns)   --->   "%ch_0_7 = phi i3 [ 0, %W_Col_Loop_begin7 ], [ %add_ln24_7, %34 ]" [conv/conv.cpp:24]   --->   Operation 970 'phi' 'ch_0_7' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 971 [1/1] (1.13ns)   --->   "%icmp_ln24_7 = icmp eq i3 %ch_0_7, -2" [conv/conv.cpp:24]   --->   Operation 971 'icmp' 'icmp_ln24_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 972 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 972 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 973 [1/1] (1.65ns)   --->   "%add_ln24_7 = add i3 %ch_0_7, 1" [conv/conv.cpp:24]   --->   Operation 973 'add' 'add_ln24_7' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 974 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_7, label %W_Col_Loop_end7, label %34" [conv/conv.cpp:24]   --->   Operation 974 'br' <Predicate = true> <Delay = 0.00>
ST_97 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln26_85 = zext i3 %ch_0_7 to i11" [conv/conv.cpp:26]   --->   Operation 975 'zext' 'zext_ln26_85' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 976 [1/1] (0.00ns)   --->   "%zext_ln26_86 = zext i3 %ch_0_7 to i7" [conv/conv.cpp:26]   --->   Operation 976 'zext' 'zext_ln26_86' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 977 [1/1] (1.87ns)   --->   "%add_ln26_64 = add i7 %sub_ln26_23, %zext_ln26_86" [conv/conv.cpp:26]   --->   Operation 977 'add' 'add_ln26_64' <Predicate = (!icmp_ln24_7)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 978 [1/1] (0.00ns)   --->   "%zext_ln26_87 = zext i7 %add_ln26_64 to i64" [conv/conv.cpp:26]   --->   Operation 978 'zext' 'zext_ln26_87' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 979 [1/1] (0.00ns)   --->   "%conv_weights_7_addr = getelementptr [54 x float]* @conv_weights_7, i64 0, i64 %zext_ln26_87" [conv/conv.cpp:26]   --->   Operation 979 'getelementptr' 'conv_weights_7_addr' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 980 [1/1] (1.63ns)   --->   "%add_ln26_65 = add i11 %sub_ln26_24, %zext_ln26_85" [conv/conv.cpp:26]   --->   Operation 980 'add' 'add_ln26_65' <Predicate = (!icmp_ln24_7)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 981 [1/1] (0.00ns)   --->   "%zext_ln26_88 = zext i11 %add_ln26_65 to i64" [conv/conv.cpp:26]   --->   Operation 981 'zext' 'zext_ln26_88' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 982 [1/1] (0.00ns)   --->   "%input_addr_7 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_88" [conv/conv.cpp:26]   --->   Operation 982 'getelementptr' 'input_addr_7' <Predicate = (!icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 983 [2/2] (3.25ns)   --->   "%conv_weights_7_load = load float* %conv_weights_7_addr, align 4" [conv/conv.cpp:26]   --->   Operation 983 'load' 'conv_weights_7_load' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_97 : Operation 984 [2/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 984 'load' 'input_load_7' <Predicate = (!icmp_ln24_7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_97 : Operation 985 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_41) nounwind" [conv/conv.cpp:28]   --->   Operation 985 'specregionend' 'empty_51' <Predicate = (icmp_ln24_7)> <Delay = 0.00>
ST_97 : Operation 986 [1/1] (0.00ns)   --->   "br label %32" [conv/conv.cpp:21]   --->   Operation 986 'br' <Predicate = (icmp_ln24_7)> <Delay = 0.00>

State 98 <SV = 41> <Delay = 15.6>
ST_98 : Operation 987 [1/2] (3.25ns)   --->   "%conv_weights_7_load = load float* %conv_weights_7_addr, align 4" [conv/conv.cpp:26]   --->   Operation 987 'load' 'conv_weights_7_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_98 : Operation 988 [1/2] (3.25ns)   --->   "%input_load_7 = load float* %input_addr_7, align 4" [conv/conv.cpp:26]   --->   Operation 988 'load' 'input_load_7' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_98 : Operation 989 [2/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_7_load, %input_load_7" [conv/conv.cpp:26]   --->   Operation 989 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 42> <Delay = 12.3>
ST_99 : Operation 990 [1/2] (12.3ns)   --->   "%tmp_1_7 = fmul float %conv_weights_7_load, %input_load_7" [conv/conv.cpp:26]   --->   Operation 990 'fmul' 'tmp_1_7' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 43> <Delay = 10.5>
ST_100 : Operation 991 [4/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 991 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 44> <Delay = 10.5>
ST_101 : Operation 992 [3/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 992 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 45> <Delay = 10.5>
ST_102 : Operation 993 [2/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 993 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 46> <Delay = 10.5>
ST_103 : Operation 994 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 994 'specloopname' <Predicate = true> <Delay = 0.00>
ST_103 : Operation 995 [1/4] (10.5ns)   --->   "%w_sum_3_7 = fadd float %w_sum_2_7, %tmp_1_7" [conv/conv.cpp:26]   --->   Operation 995 'fadd' 'w_sum_3_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_103 : Operation 996 [1/1] (0.00ns)   --->   "br label %33" [conv/conv.cpp:24]   --->   Operation 996 'br' <Predicate = true> <Delay = 0.00>

State 104 <SV = 39> <Delay = 10.5>
ST_104 : Operation 997 [3/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFC0036940000000" [conv/conv.cpp:31]   --->   Operation 997 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 40> <Delay = 10.5>
ST_105 : Operation 998 [2/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFC0036940000000" [conv/conv.cpp:31]   --->   Operation 998 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 41> <Delay = 15.9>
ST_106 : Operation 999 [1/4] (10.5ns)   --->   "%w_sum_7 = fadd float %w_sum_0_7, 0xBFC0036940000000" [conv/conv.cpp:31]   --->   Operation 999 'fadd' 'w_sum_7' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_106 : Operation 1000 [2/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1000 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 42> <Delay = 9.66>
ST_107 : Operation 1001 [1/1] (0.00ns)   --->   "%bitcast_ln34_7 = bitcast float %w_sum_7 to i32" [conv/conv.cpp:34]   --->   Operation 1001 'bitcast' 'bitcast_ln34_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1002 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_7, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1002 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln34_7 = trunc i32 %bitcast_ln34_7 to i23" [conv/conv.cpp:34]   --->   Operation 1003 'trunc' 'trunc_ln34_7' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1004 [1/1] (1.55ns)   --->   "%icmp_ln34_14 = icmp ne i8 %tmp_63, -1" [conv/conv.cpp:34]   --->   Operation 1004 'icmp' 'icmp_ln34_14' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1005 [1/1] (2.44ns)   --->   "%icmp_ln34_15 = icmp eq i23 %trunc_ln34_7, 0" [conv/conv.cpp:34]   --->   Operation 1005 'icmp' 'icmp_ln34_15' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%or_ln34_7 = or i1 %icmp_ln34_15, %icmp_ln34_14" [conv/conv.cpp:34]   --->   Operation 1006 'or' 'or_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1007 [1/2] (5.43ns)   --->   "%tmp_64 = fcmp ogt float %w_sum_7, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1007 'fcmp' 'tmp_64' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1008 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_7)   --->   "%and_ln34_7 = and i1 %or_ln34_7, %tmp_64" [conv/conv.cpp:34]   --->   Operation 1008 'and' 'and_ln34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_107 : Operation 1009 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_7 = select i1 %and_ln34_7, float %w_sum_7, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1009 'select' 'select_ln34_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_107 : Operation 1010 [1/1] (3.25ns)   --->   "store float %select_ln34_7, float* %conv_out_addr_7, align 4" [conv/conv.cpp:35]   --->   Operation 1010 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_107 : Operation 1011 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_33) nounwind" [conv/conv.cpp:38]   --->   Operation 1011 'specregionend' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1012 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1012 'specregionbegin' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_107 : Operation 1013 [1/1] (1.76ns)   --->   "br label %35" [conv/conv.cpp:18]   --->   Operation 1013 'br' <Predicate = true> <Delay = 1.76>

State 108 <SV = 43> <Delay = 10.5>
ST_108 : Operation 1014 [1/1] (0.00ns)   --->   "%wr_0_8 = phi i2 [ 0, %Filter2_Loop7 ], [ %add_ln18_8, %W_Row_Loop_end8 ]" [conv/conv.cpp:18]   --->   Operation 1014 'phi' 'wr_0_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1015 [1/1] (0.00ns)   --->   "%w_sum_0_8 = phi float [ 0.000000e+00, %Filter2_Loop7 ], [ %w_sum_1_8, %W_Row_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1015 'phi' 'w_sum_0_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1016 [1/1] (0.00ns)   --->   "%zext_ln18_8 = zext i2 %wr_0_8 to i4" [conv/conv.cpp:18]   --->   Operation 1016 'zext' 'zext_ln18_8' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1017 [1/1] (0.95ns)   --->   "%icmp_ln18_8 = icmp eq i2 %wr_0_8, -1" [conv/conv.cpp:18]   --->   Operation 1017 'icmp' 'icmp_ln18_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1018 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1018 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1019 [1/1] (1.56ns)   --->   "%add_ln18_8 = add i2 %wr_0_8, 1" [conv/conv.cpp:18]   --->   Operation 1019 'add' 'add_ln18_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1020 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_8, label %Filter2_Loop8, label %W_Row_Loop_begin8" [conv/conv.cpp:18]   --->   Operation 1020 'br' <Predicate = true> <Delay = 0.00>
ST_108 : Operation 1021 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1021 'specloopname' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1022 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1022 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1023 [1/1] (0.00ns)   --->   "%zext_ln26_69 = zext i2 %wr_0_8 to i5" [conv/conv.cpp:26]   --->   Operation 1023 'zext' 'zext_ln26_69' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1024 [1/1] (0.00ns)   --->   "%tmp_97 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_8, i2 0)" [conv/conv.cpp:26]   --->   Operation 1024 'bitconcatenate' 'tmp_97' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln26_70 = zext i4 %tmp_97 to i5" [conv/conv.cpp:26]   --->   Operation 1025 'zext' 'zext_ln26_70' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1026 [1/1] (1.73ns)   --->   "%sub_ln26_22 = sub i5 %zext_ln26_70, %zext_ln26_69" [conv/conv.cpp:26]   --->   Operation 1026 'sub' 'sub_ln26_22' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1027 [1/1] (0.00ns)   --->   "%sext_ln26_8 = sext i5 %sub_ln26_22 to i6" [conv/conv.cpp:26]   --->   Operation 1027 'sext' 'sext_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1028 [1/1] (1.73ns)   --->   "%add_ln26_8 = add i4 %zext_ln18_8, %r_0" [conv/conv.cpp:26]   --->   Operation 1028 'add' 'add_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln26_71 = zext i4 %add_ln26_8 to i8" [conv/conv.cpp:26]   --->   Operation 1029 'zext' 'zext_ln26_71' <Predicate = (!icmp_ln18_8)> <Delay = 0.00>
ST_108 : Operation 1030 [1/1] (3.49ns)   --->   "%mul_ln26_8 = mul i8 %zext_ln26_71, 13" [conv/conv.cpp:26]   --->   Operation 1030 'mul' 'mul_ln26_8' <Predicate = (!icmp_ln18_8)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_108 : Operation 1031 [1/1] (1.76ns)   --->   "br label %36" [conv/conv.cpp:21]   --->   Operation 1031 'br' <Predicate = (!icmp_ln18_8)> <Delay = 1.76>
ST_108 : Operation 1032 [4/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBFD995CCA0000000" [conv/conv.cpp:31]   --->   Operation 1032 'fadd' 'w_sum_8' <Predicate = (icmp_ln18_8)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 44> <Delay = 5.28>
ST_109 : Operation 1033 [1/1] (0.00ns)   --->   "%w_sum_1_8 = phi float [ %w_sum_0_8, %W_Row_Loop_begin8 ], [ %w_sum_2_8, %W_Col_Loop_end8 ]" [conv/conv.cpp:26]   --->   Operation 1033 'phi' 'w_sum_1_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1034 [1/1] (0.00ns)   --->   "%wc_0_8 = phi i2 [ 0, %W_Row_Loop_begin8 ], [ %add_ln21_8, %W_Col_Loop_end8 ]" [conv/conv.cpp:21]   --->   Operation 1034 'phi' 'wc_0_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1035 [1/1] (0.00ns)   --->   "%zext_ln21_8 = zext i2 %wc_0_8 to i4" [conv/conv.cpp:21]   --->   Operation 1035 'zext' 'zext_ln21_8' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1036 [1/1] (0.95ns)   --->   "%icmp_ln21_8 = icmp eq i2 %wc_0_8, -1" [conv/conv.cpp:21]   --->   Operation 1036 'icmp' 'icmp_ln21_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1037 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1037 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1038 [1/1] (1.56ns)   --->   "%add_ln21_8 = add i2 %wc_0_8, 1" [conv/conv.cpp:21]   --->   Operation 1038 'add' 'add_ln21_8' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1039 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_8, label %W_Row_Loop_end8, label %W_Col_Loop_begin8" [conv/conv.cpp:21]   --->   Operation 1039 'br' <Predicate = true> <Delay = 0.00>
ST_109 : Operation 1040 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1040 'specloopname' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1041 [1/1] (0.00ns)   --->   "%tmp_44 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1041 'specregionbegin' 'tmp_44' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1042 [1/1] (0.00ns)   --->   "%zext_ln26_82 = zext i2 %wc_0_8 to i6" [conv/conv.cpp:26]   --->   Operation 1042 'zext' 'zext_ln26_82' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1043 [1/1] (1.78ns)   --->   "%add_ln26_62 = add i6 %sext_ln26_8, %zext_ln26_82" [conv/conv.cpp:26]   --->   Operation 1043 'add' 'add_ln26_62' <Predicate = (!icmp_ln21_8)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1044 [1/1] (0.00ns)   --->   "%trunc_ln26_8 = trunc i6 %add_ln26_62 to i4" [conv/conv.cpp:26]   --->   Operation 1044 'trunc' 'trunc_ln26_8' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1045 [1/1] (0.00ns)   --->   "%p_shl32_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_8, i3 0)" [conv/conv.cpp:26]   --->   Operation 1045 'bitconcatenate' 'p_shl32_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1046 [1/1] (0.00ns)   --->   "%p_shl33_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_62, i1 false)" [conv/conv.cpp:26]   --->   Operation 1046 'bitconcatenate' 'p_shl33_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1047 [1/1] (1.87ns)   --->   "%sub_ln26_26 = sub i7 %p_shl32_cast, %p_shl33_cast" [conv/conv.cpp:26]   --->   Operation 1047 'sub' 'sub_ln26_26' <Predicate = (!icmp_ln21_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1048 [1/1] (1.73ns)   --->   "%add_ln26_24 = add i4 %zext_ln21_8, %c_0" [conv/conv.cpp:26]   --->   Operation 1048 'add' 'add_ln26_24' <Predicate = (!icmp_ln21_8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln26_83 = zext i4 %add_ln26_24 to i8" [conv/conv.cpp:26]   --->   Operation 1049 'zext' 'zext_ln26_83' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1050 [1/1] (1.91ns)   --->   "%add_ln26_63 = add i8 %mul_ln26_8, %zext_ln26_83" [conv/conv.cpp:26]   --->   Operation 1050 'add' 'add_ln26_63' <Predicate = (!icmp_ln21_8)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1051 [1/1] (0.00ns)   --->   "%p_shl34_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_63, i3 0)" [conv/conv.cpp:26]   --->   Operation 1051 'bitconcatenate' 'p_shl34_cast' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_100 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_63, i1 false)" [conv/conv.cpp:26]   --->   Operation 1052 'bitconcatenate' 'tmp_100' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln26_84 = zext i9 %tmp_100 to i11" [conv/conv.cpp:26]   --->   Operation 1053 'zext' 'zext_ln26_84' <Predicate = (!icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1054 [1/1] (1.63ns)   --->   "%sub_ln26_27 = sub i11 %p_shl34_cast, %zext_ln26_84" [conv/conv.cpp:26]   --->   Operation 1054 'sub' 'sub_ln26_27' <Predicate = (!icmp_ln21_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_109 : Operation 1055 [1/1] (1.76ns)   --->   "br label %37" [conv/conv.cpp:24]   --->   Operation 1055 'br' <Predicate = (!icmp_ln21_8)> <Delay = 1.76>
ST_109 : Operation 1056 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_40) nounwind" [conv/conv.cpp:29]   --->   Operation 1056 'specregionend' 'empty_55' <Predicate = (icmp_ln21_8)> <Delay = 0.00>
ST_109 : Operation 1057 [1/1] (0.00ns)   --->   "br label %35" [conv/conv.cpp:18]   --->   Operation 1057 'br' <Predicate = (icmp_ln21_8)> <Delay = 0.00>

State 110 <SV = 45> <Delay = 5.12>
ST_110 : Operation 1058 [1/1] (0.00ns)   --->   "%w_sum_2_8 = phi float [ %w_sum_1_8, %W_Col_Loop_begin8 ], [ %w_sum_3_8, %38 ]" [conv/conv.cpp:26]   --->   Operation 1058 'phi' 'w_sum_2_8' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1059 [1/1] (0.00ns)   --->   "%ch_0_8 = phi i3 [ 0, %W_Col_Loop_begin8 ], [ %add_ln24_8, %38 ]" [conv/conv.cpp:24]   --->   Operation 1059 'phi' 'ch_0_8' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1060 [1/1] (1.13ns)   --->   "%icmp_ln24_8 = icmp eq i3 %ch_0_8, -2" [conv/conv.cpp:24]   --->   Operation 1060 'icmp' 'icmp_ln24_8' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1061 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1061 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1062 [1/1] (1.65ns)   --->   "%add_ln24_8 = add i3 %ch_0_8, 1" [conv/conv.cpp:24]   --->   Operation 1062 'add' 'add_ln24_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1063 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_8, label %W_Col_Loop_end8, label %38" [conv/conv.cpp:24]   --->   Operation 1063 'br' <Predicate = true> <Delay = 0.00>
ST_110 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln26_95 = zext i3 %ch_0_8 to i11" [conv/conv.cpp:26]   --->   Operation 1064 'zext' 'zext_ln26_95' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln26_96 = zext i3 %ch_0_8 to i7" [conv/conv.cpp:26]   --->   Operation 1065 'zext' 'zext_ln26_96' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1066 [1/1] (1.87ns)   --->   "%add_ln26_68 = add i7 %sub_ln26_26, %zext_ln26_96" [conv/conv.cpp:26]   --->   Operation 1066 'add' 'add_ln26_68' <Predicate = (!icmp_ln24_8)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln26_97 = zext i7 %add_ln26_68 to i64" [conv/conv.cpp:26]   --->   Operation 1067 'zext' 'zext_ln26_97' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1068 [1/1] (0.00ns)   --->   "%conv_weights_8_addr = getelementptr [54 x float]* @conv_weights_8, i64 0, i64 %zext_ln26_97" [conv/conv.cpp:26]   --->   Operation 1068 'getelementptr' 'conv_weights_8_addr' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1069 [1/1] (1.63ns)   --->   "%add_ln26_69 = add i11 %sub_ln26_27, %zext_ln26_95" [conv/conv.cpp:26]   --->   Operation 1069 'add' 'add_ln26_69' <Predicate = (!icmp_ln24_8)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_110 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln26_98 = zext i11 %add_ln26_69 to i64" [conv/conv.cpp:26]   --->   Operation 1070 'zext' 'zext_ln26_98' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1071 [1/1] (0.00ns)   --->   "%input_addr_8 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_98" [conv/conv.cpp:26]   --->   Operation 1071 'getelementptr' 'input_addr_8' <Predicate = (!icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1072 [2/2] (3.25ns)   --->   "%conv_weights_8_load = load float* %conv_weights_8_addr, align 16" [conv/conv.cpp:26]   --->   Operation 1072 'load' 'conv_weights_8_load' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_110 : Operation 1073 [2/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1073 'load' 'input_load_8' <Predicate = (!icmp_ln24_8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_110 : Operation 1074 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_44) nounwind" [conv/conv.cpp:28]   --->   Operation 1074 'specregionend' 'empty_57' <Predicate = (icmp_ln24_8)> <Delay = 0.00>
ST_110 : Operation 1075 [1/1] (0.00ns)   --->   "br label %36" [conv/conv.cpp:21]   --->   Operation 1075 'br' <Predicate = (icmp_ln24_8)> <Delay = 0.00>

State 111 <SV = 46> <Delay = 15.6>
ST_111 : Operation 1076 [1/2] (3.25ns)   --->   "%conv_weights_8_load = load float* %conv_weights_8_addr, align 16" [conv/conv.cpp:26]   --->   Operation 1076 'load' 'conv_weights_8_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_111 : Operation 1077 [1/2] (3.25ns)   --->   "%input_load_8 = load float* %input_addr_8, align 4" [conv/conv.cpp:26]   --->   Operation 1077 'load' 'input_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_111 : Operation 1078 [2/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_8_load, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1078 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 47> <Delay = 12.3>
ST_112 : Operation 1079 [1/2] (12.3ns)   --->   "%tmp_1_8 = fmul float %conv_weights_8_load, %input_load_8" [conv/conv.cpp:26]   --->   Operation 1079 'fmul' 'tmp_1_8' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 48> <Delay = 10.5>
ST_113 : Operation 1080 [4/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1080 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 49> <Delay = 10.5>
ST_114 : Operation 1081 [3/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1081 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 50> <Delay = 10.5>
ST_115 : Operation 1082 [2/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1082 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 51> <Delay = 10.5>
ST_116 : Operation 1083 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1083 'specloopname' <Predicate = true> <Delay = 0.00>
ST_116 : Operation 1084 [1/4] (10.5ns)   --->   "%w_sum_3_8 = fadd float %w_sum_2_8, %tmp_1_8" [conv/conv.cpp:26]   --->   Operation 1084 'fadd' 'w_sum_3_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_116 : Operation 1085 [1/1] (0.00ns)   --->   "br label %37" [conv/conv.cpp:24]   --->   Operation 1085 'br' <Predicate = true> <Delay = 0.00>

State 117 <SV = 44> <Delay = 10.5>
ST_117 : Operation 1086 [3/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBFD995CCA0000000" [conv/conv.cpp:31]   --->   Operation 1086 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 45> <Delay = 10.5>
ST_118 : Operation 1087 [2/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBFD995CCA0000000" [conv/conv.cpp:31]   --->   Operation 1087 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 46> <Delay = 15.9>
ST_119 : Operation 1088 [1/4] (10.5ns)   --->   "%w_sum_8 = fadd float %w_sum_0_8, 0xBFD995CCA0000000" [conv/conv.cpp:31]   --->   Operation 1088 'fadd' 'w_sum_8' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_119 : Operation 1089 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1089 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 47> <Delay = 9.66>
ST_120 : Operation 1090 [1/1] (0.00ns)   --->   "%bitcast_ln34_8 = bitcast float %w_sum_8 to i32" [conv/conv.cpp:34]   --->   Operation 1090 'bitcast' 'bitcast_ln34_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1091 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_8, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1091 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1092 [1/1] (0.00ns)   --->   "%trunc_ln34_8 = trunc i32 %bitcast_ln34_8 to i23" [conv/conv.cpp:34]   --->   Operation 1092 'trunc' 'trunc_ln34_8' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1093 [1/1] (1.55ns)   --->   "%icmp_ln34_16 = icmp ne i8 %tmp_65, -1" [conv/conv.cpp:34]   --->   Operation 1093 'icmp' 'icmp_ln34_16' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1094 [1/1] (2.44ns)   --->   "%icmp_ln34_17 = icmp eq i23 %trunc_ln34_8, 0" [conv/conv.cpp:34]   --->   Operation 1094 'icmp' 'icmp_ln34_17' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%or_ln34_8 = or i1 %icmp_ln34_17, %icmp_ln34_16" [conv/conv.cpp:34]   --->   Operation 1095 'or' 'or_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1096 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %w_sum_8, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1096 'fcmp' 'tmp_66' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_8)   --->   "%and_ln34_8 = and i1 %or_ln34_8, %tmp_66" [conv/conv.cpp:34]   --->   Operation 1097 'and' 'and_ln34_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_120 : Operation 1098 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_8 = select i1 %and_ln34_8, float %w_sum_8, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1098 'select' 'select_ln34_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_120 : Operation 1099 [1/1] (3.25ns)   --->   "store float %select_ln34_8, float* %conv_out_addr_8, align 4" [conv/conv.cpp:35]   --->   Operation 1099 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_120 : Operation 1100 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_36) nounwind" [conv/conv.cpp:38]   --->   Operation 1100 'specregionend' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1101 [1/1] (0.00ns)   --->   "%tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1101 'specregionbegin' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_120 : Operation 1102 [1/1] (1.76ns)   --->   "br label %39" [conv/conv.cpp:18]   --->   Operation 1102 'br' <Predicate = true> <Delay = 1.76>

State 121 <SV = 48> <Delay = 10.5>
ST_121 : Operation 1103 [1/1] (0.00ns)   --->   "%wr_0_9 = phi i2 [ 0, %Filter2_Loop8 ], [ %add_ln18_9, %W_Row_Loop_end9 ]" [conv/conv.cpp:18]   --->   Operation 1103 'phi' 'wr_0_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1104 [1/1] (0.00ns)   --->   "%w_sum_0_9 = phi float [ 0.000000e+00, %Filter2_Loop8 ], [ %w_sum_1_9, %W_Row_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1104 'phi' 'w_sum_0_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln18_9 = zext i2 %wr_0_9 to i4" [conv/conv.cpp:18]   --->   Operation 1105 'zext' 'zext_ln18_9' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1106 [1/1] (0.95ns)   --->   "%icmp_ln18_9 = icmp eq i2 %wr_0_9, -1" [conv/conv.cpp:18]   --->   Operation 1106 'icmp' 'icmp_ln18_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1107 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1107 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1108 [1/1] (1.56ns)   --->   "%add_ln18_9 = add i2 %wr_0_9, 1" [conv/conv.cpp:18]   --->   Operation 1108 'add' 'add_ln18_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1109 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_9, label %Filter2_Loop9, label %W_Row_Loop_begin9" [conv/conv.cpp:18]   --->   Operation 1109 'br' <Predicate = true> <Delay = 0.00>
ST_121 : Operation 1110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1110 'specloopname' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1111 [1/1] (0.00ns)   --->   "%tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1111 'specregionbegin' 'tmp_43' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1112 [1/1] (0.00ns)   --->   "%zext_ln26_79 = zext i2 %wr_0_9 to i5" [conv/conv.cpp:26]   --->   Operation 1112 'zext' 'zext_ln26_79' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1113 [1/1] (0.00ns)   --->   "%tmp_99 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_9, i2 0)" [conv/conv.cpp:26]   --->   Operation 1113 'bitconcatenate' 'tmp_99' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1114 [1/1] (0.00ns)   --->   "%zext_ln26_80 = zext i4 %tmp_99 to i5" [conv/conv.cpp:26]   --->   Operation 1114 'zext' 'zext_ln26_80' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1115 [1/1] (1.73ns)   --->   "%sub_ln26_25 = sub i5 %zext_ln26_80, %zext_ln26_79" [conv/conv.cpp:26]   --->   Operation 1115 'sub' 'sub_ln26_25' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln26_9 = sext i5 %sub_ln26_25 to i6" [conv/conv.cpp:26]   --->   Operation 1116 'sext' 'sext_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1117 [1/1] (1.73ns)   --->   "%add_ln26_9 = add i4 %zext_ln18_9, %r_0" [conv/conv.cpp:26]   --->   Operation 1117 'add' 'add_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln26_81 = zext i4 %add_ln26_9 to i8" [conv/conv.cpp:26]   --->   Operation 1118 'zext' 'zext_ln26_81' <Predicate = (!icmp_ln18_9)> <Delay = 0.00>
ST_121 : Operation 1119 [1/1] (3.49ns)   --->   "%mul_ln26_9 = mul i8 %zext_ln26_81, 13" [conv/conv.cpp:26]   --->   Operation 1119 'mul' 'mul_ln26_9' <Predicate = (!icmp_ln18_9)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_121 : Operation 1120 [1/1] (1.76ns)   --->   "br label %40" [conv/conv.cpp:21]   --->   Operation 1120 'br' <Predicate = (!icmp_ln18_9)> <Delay = 1.76>
ST_121 : Operation 1121 [4/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0x3FB8ABF360000000" [conv/conv.cpp:31]   --->   Operation 1121 'fadd' 'w_sum_9' <Predicate = (icmp_ln18_9)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 49> <Delay = 5.28>
ST_122 : Operation 1122 [1/1] (0.00ns)   --->   "%w_sum_1_9 = phi float [ %w_sum_0_9, %W_Row_Loop_begin9 ], [ %w_sum_2_9, %W_Col_Loop_end9 ]" [conv/conv.cpp:26]   --->   Operation 1122 'phi' 'w_sum_1_9' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1123 [1/1] (0.00ns)   --->   "%wc_0_9 = phi i2 [ 0, %W_Row_Loop_begin9 ], [ %add_ln21_9, %W_Col_Loop_end9 ]" [conv/conv.cpp:21]   --->   Operation 1123 'phi' 'wc_0_9' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1124 [1/1] (0.00ns)   --->   "%zext_ln21_9 = zext i2 %wc_0_9 to i4" [conv/conv.cpp:21]   --->   Operation 1124 'zext' 'zext_ln21_9' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1125 [1/1] (0.95ns)   --->   "%icmp_ln21_9 = icmp eq i2 %wc_0_9, -1" [conv/conv.cpp:21]   --->   Operation 1125 'icmp' 'icmp_ln21_9' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1126 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1126 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1127 [1/1] (1.56ns)   --->   "%add_ln21_9 = add i2 %wc_0_9, 1" [conv/conv.cpp:21]   --->   Operation 1127 'add' 'add_ln21_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_9, label %W_Row_Loop_end9, label %W_Col_Loop_begin9" [conv/conv.cpp:21]   --->   Operation 1128 'br' <Predicate = true> <Delay = 0.00>
ST_122 : Operation 1129 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1129 'specloopname' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1130 [1/1] (0.00ns)   --->   "%tmp_47 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1130 'specregionbegin' 'tmp_47' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1131 [1/1] (0.00ns)   --->   "%zext_ln26_92 = zext i2 %wc_0_9 to i6" [conv/conv.cpp:26]   --->   Operation 1131 'zext' 'zext_ln26_92' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1132 [1/1] (1.78ns)   --->   "%add_ln26_66 = add i6 %sext_ln26_9, %zext_ln26_92" [conv/conv.cpp:26]   --->   Operation 1132 'add' 'add_ln26_66' <Predicate = (!icmp_ln21_9)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln26_9 = trunc i6 %add_ln26_66 to i4" [conv/conv.cpp:26]   --->   Operation 1133 'trunc' 'trunc_ln26_9' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1134 [1/1] (0.00ns)   --->   "%p_shl36_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_9, i3 0)" [conv/conv.cpp:26]   --->   Operation 1134 'bitconcatenate' 'p_shl36_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1135 [1/1] (0.00ns)   --->   "%p_shl37_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_66, i1 false)" [conv/conv.cpp:26]   --->   Operation 1135 'bitconcatenate' 'p_shl37_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1136 [1/1] (1.87ns)   --->   "%sub_ln26_29 = sub i7 %p_shl36_cast, %p_shl37_cast" [conv/conv.cpp:26]   --->   Operation 1136 'sub' 'sub_ln26_29' <Predicate = (!icmp_ln21_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1137 [1/1] (1.73ns)   --->   "%add_ln26_25 = add i4 %zext_ln21_9, %c_0" [conv/conv.cpp:26]   --->   Operation 1137 'add' 'add_ln26_25' <Predicate = (!icmp_ln21_9)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1138 [1/1] (0.00ns)   --->   "%zext_ln26_93 = zext i4 %add_ln26_25 to i8" [conv/conv.cpp:26]   --->   Operation 1138 'zext' 'zext_ln26_93' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1139 [1/1] (1.91ns)   --->   "%add_ln26_67 = add i8 %mul_ln26_9, %zext_ln26_93" [conv/conv.cpp:26]   --->   Operation 1139 'add' 'add_ln26_67' <Predicate = (!icmp_ln21_9)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1140 [1/1] (0.00ns)   --->   "%p_shl38_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_67, i3 0)" [conv/conv.cpp:26]   --->   Operation 1140 'bitconcatenate' 'p_shl38_cast' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1141 [1/1] (0.00ns)   --->   "%tmp_102 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_67, i1 false)" [conv/conv.cpp:26]   --->   Operation 1141 'bitconcatenate' 'tmp_102' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1142 [1/1] (0.00ns)   --->   "%zext_ln26_94 = zext i9 %tmp_102 to i11" [conv/conv.cpp:26]   --->   Operation 1142 'zext' 'zext_ln26_94' <Predicate = (!icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1143 [1/1] (1.63ns)   --->   "%sub_ln26_30 = sub i11 %p_shl38_cast, %zext_ln26_94" [conv/conv.cpp:26]   --->   Operation 1143 'sub' 'sub_ln26_30' <Predicate = (!icmp_ln21_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_122 : Operation 1144 [1/1] (1.76ns)   --->   "br label %41" [conv/conv.cpp:24]   --->   Operation 1144 'br' <Predicate = (!icmp_ln21_9)> <Delay = 1.76>
ST_122 : Operation 1145 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_43) nounwind" [conv/conv.cpp:29]   --->   Operation 1145 'specregionend' 'empty_61' <Predicate = (icmp_ln21_9)> <Delay = 0.00>
ST_122 : Operation 1146 [1/1] (0.00ns)   --->   "br label %39" [conv/conv.cpp:18]   --->   Operation 1146 'br' <Predicate = (icmp_ln21_9)> <Delay = 0.00>

State 123 <SV = 50> <Delay = 5.12>
ST_123 : Operation 1147 [1/1] (0.00ns)   --->   "%w_sum_2_9 = phi float [ %w_sum_1_9, %W_Col_Loop_begin9 ], [ %w_sum_3_9, %42 ]" [conv/conv.cpp:26]   --->   Operation 1147 'phi' 'w_sum_2_9' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1148 [1/1] (0.00ns)   --->   "%ch_0_9 = phi i3 [ 0, %W_Col_Loop_begin9 ], [ %add_ln24_9, %42 ]" [conv/conv.cpp:24]   --->   Operation 1148 'phi' 'ch_0_9' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1149 [1/1] (1.13ns)   --->   "%icmp_ln24_9 = icmp eq i3 %ch_0_9, -2" [conv/conv.cpp:24]   --->   Operation 1149 'icmp' 'icmp_ln24_9' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1150 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1150 'speclooptripcount' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1151 [1/1] (1.65ns)   --->   "%add_ln24_9 = add i3 %ch_0_9, 1" [conv/conv.cpp:24]   --->   Operation 1151 'add' 'add_ln24_9' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1152 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_9, label %W_Col_Loop_end9, label %42" [conv/conv.cpp:24]   --->   Operation 1152 'br' <Predicate = true> <Delay = 0.00>
ST_123 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln26_105 = zext i3 %ch_0_9 to i11" [conv/conv.cpp:26]   --->   Operation 1153 'zext' 'zext_ln26_105' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln26_106 = zext i3 %ch_0_9 to i7" [conv/conv.cpp:26]   --->   Operation 1154 'zext' 'zext_ln26_106' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1155 [1/1] (1.87ns)   --->   "%add_ln26_72 = add i7 %sub_ln26_29, %zext_ln26_106" [conv/conv.cpp:26]   --->   Operation 1155 'add' 'add_ln26_72' <Predicate = (!icmp_ln24_9)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1156 [1/1] (0.00ns)   --->   "%zext_ln26_107 = zext i7 %add_ln26_72 to i64" [conv/conv.cpp:26]   --->   Operation 1156 'zext' 'zext_ln26_107' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1157 [1/1] (0.00ns)   --->   "%conv_weights_9_addr = getelementptr [54 x float]* @conv_weights_9, i64 0, i64 %zext_ln26_107" [conv/conv.cpp:26]   --->   Operation 1157 'getelementptr' 'conv_weights_9_addr' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1158 [1/1] (1.63ns)   --->   "%add_ln26_73 = add i11 %sub_ln26_30, %zext_ln26_105" [conv/conv.cpp:26]   --->   Operation 1158 'add' 'add_ln26_73' <Predicate = (!icmp_ln24_9)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_123 : Operation 1159 [1/1] (0.00ns)   --->   "%zext_ln26_108 = zext i11 %add_ln26_73 to i64" [conv/conv.cpp:26]   --->   Operation 1159 'zext' 'zext_ln26_108' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1160 [1/1] (0.00ns)   --->   "%input_addr_9 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_108" [conv/conv.cpp:26]   --->   Operation 1160 'getelementptr' 'input_addr_9' <Predicate = (!icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1161 [2/2] (3.25ns)   --->   "%conv_weights_9_load = load float* %conv_weights_9_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1161 'load' 'conv_weights_9_load' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_123 : Operation 1162 [2/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1162 'load' 'input_load_9' <Predicate = (!icmp_ln24_9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_123 : Operation 1163 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_47) nounwind" [conv/conv.cpp:28]   --->   Operation 1163 'specregionend' 'empty_63' <Predicate = (icmp_ln24_9)> <Delay = 0.00>
ST_123 : Operation 1164 [1/1] (0.00ns)   --->   "br label %40" [conv/conv.cpp:21]   --->   Operation 1164 'br' <Predicate = (icmp_ln24_9)> <Delay = 0.00>

State 124 <SV = 51> <Delay = 15.6>
ST_124 : Operation 1165 [1/2] (3.25ns)   --->   "%conv_weights_9_load = load float* %conv_weights_9_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1165 'load' 'conv_weights_9_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_124 : Operation 1166 [1/2] (3.25ns)   --->   "%input_load_9 = load float* %input_addr_9, align 4" [conv/conv.cpp:26]   --->   Operation 1166 'load' 'input_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_124 : Operation 1167 [2/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_9_load, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1167 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 52> <Delay = 12.3>
ST_125 : Operation 1168 [1/2] (12.3ns)   --->   "%tmp_1_9 = fmul float %conv_weights_9_load, %input_load_9" [conv/conv.cpp:26]   --->   Operation 1168 'fmul' 'tmp_1_9' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 53> <Delay = 10.5>
ST_126 : Operation 1169 [4/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1169 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 54> <Delay = 10.5>
ST_127 : Operation 1170 [3/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1170 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 55> <Delay = 10.5>
ST_128 : Operation 1171 [2/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1171 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 56> <Delay = 10.5>
ST_129 : Operation 1172 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1172 'specloopname' <Predicate = true> <Delay = 0.00>
ST_129 : Operation 1173 [1/4] (10.5ns)   --->   "%w_sum_3_9 = fadd float %w_sum_2_9, %tmp_1_9" [conv/conv.cpp:26]   --->   Operation 1173 'fadd' 'w_sum_3_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_129 : Operation 1174 [1/1] (0.00ns)   --->   "br label %41" [conv/conv.cpp:24]   --->   Operation 1174 'br' <Predicate = true> <Delay = 0.00>

State 130 <SV = 49> <Delay = 10.5>
ST_130 : Operation 1175 [3/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0x3FB8ABF360000000" [conv/conv.cpp:31]   --->   Operation 1175 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 50> <Delay = 10.5>
ST_131 : Operation 1176 [2/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0x3FB8ABF360000000" [conv/conv.cpp:31]   --->   Operation 1176 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 51> <Delay = 15.9>
ST_132 : Operation 1177 [1/4] (10.5ns)   --->   "%w_sum_9 = fadd float %w_sum_0_9, 0x3FB8ABF360000000" [conv/conv.cpp:31]   --->   Operation 1177 'fadd' 'w_sum_9' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_132 : Operation 1178 [2/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1178 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 52> <Delay = 9.66>
ST_133 : Operation 1179 [1/1] (0.00ns)   --->   "%bitcast_ln34_9 = bitcast float %w_sum_9 to i32" [conv/conv.cpp:34]   --->   Operation 1179 'bitcast' 'bitcast_ln34_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1180 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_9, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1180 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1181 [1/1] (0.00ns)   --->   "%trunc_ln34_9 = trunc i32 %bitcast_ln34_9 to i23" [conv/conv.cpp:34]   --->   Operation 1181 'trunc' 'trunc_ln34_9' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1182 [1/1] (1.55ns)   --->   "%icmp_ln34_18 = icmp ne i8 %tmp_67, -1" [conv/conv.cpp:34]   --->   Operation 1182 'icmp' 'icmp_ln34_18' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1183 [1/1] (2.44ns)   --->   "%icmp_ln34_19 = icmp eq i23 %trunc_ln34_9, 0" [conv/conv.cpp:34]   --->   Operation 1183 'icmp' 'icmp_ln34_19' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%or_ln34_9 = or i1 %icmp_ln34_19, %icmp_ln34_18" [conv/conv.cpp:34]   --->   Operation 1184 'or' 'or_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1185 [1/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %w_sum_9, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1185 'fcmp' 'tmp_68' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_9)   --->   "%and_ln34_9 = and i1 %or_ln34_9, %tmp_68" [conv/conv.cpp:34]   --->   Operation 1186 'and' 'and_ln34_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 1187 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_9 = select i1 %and_ln34_9, float %w_sum_9, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1187 'select' 'select_ln34_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_133 : Operation 1188 [1/1] (3.25ns)   --->   "store float %select_ln34_9, float* %conv_out_addr_9, align 4" [conv/conv.cpp:35]   --->   Operation 1188 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_133 : Operation 1189 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_39) nounwind" [conv/conv.cpp:38]   --->   Operation 1189 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1190 'specregionbegin' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 1191 [1/1] (1.76ns)   --->   "br label %43" [conv/conv.cpp:18]   --->   Operation 1191 'br' <Predicate = true> <Delay = 1.76>

State 134 <SV = 53> <Delay = 10.5>
ST_134 : Operation 1192 [1/1] (0.00ns)   --->   "%wr_0_10 = phi i2 [ 0, %Filter2_Loop9 ], [ %add_ln18_10, %W_Row_Loop_end10 ]" [conv/conv.cpp:18]   --->   Operation 1192 'phi' 'wr_0_10' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1193 [1/1] (0.00ns)   --->   "%w_sum_0_10 = phi float [ 0.000000e+00, %Filter2_Loop9 ], [ %w_sum_1_10, %W_Row_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1193 'phi' 'w_sum_0_10' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1194 [1/1] (0.00ns)   --->   "%zext_ln18_10 = zext i2 %wr_0_10 to i4" [conv/conv.cpp:18]   --->   Operation 1194 'zext' 'zext_ln18_10' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1195 [1/1] (0.95ns)   --->   "%icmp_ln18_10 = icmp eq i2 %wr_0_10, -1" [conv/conv.cpp:18]   --->   Operation 1195 'icmp' 'icmp_ln18_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1196 [1/1] (0.00ns)   --->   "%empty_66 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1196 'speclooptripcount' 'empty_66' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1197 [1/1] (1.56ns)   --->   "%add_ln18_10 = add i2 %wr_0_10, 1" [conv/conv.cpp:18]   --->   Operation 1197 'add' 'add_ln18_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1198 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_10, label %Filter2_Loop10, label %W_Row_Loop_begin10" [conv/conv.cpp:18]   --->   Operation 1198 'br' <Predicate = true> <Delay = 0.00>
ST_134 : Operation 1199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1199 'specloopname' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1200 [1/1] (0.00ns)   --->   "%tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1200 'specregionbegin' 'tmp_46' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln26_89 = zext i2 %wr_0_10 to i5" [conv/conv.cpp:26]   --->   Operation 1201 'zext' 'zext_ln26_89' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1202 [1/1] (0.00ns)   --->   "%tmp_101 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_10, i2 0)" [conv/conv.cpp:26]   --->   Operation 1202 'bitconcatenate' 'tmp_101' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1203 [1/1] (0.00ns)   --->   "%zext_ln26_90 = zext i4 %tmp_101 to i5" [conv/conv.cpp:26]   --->   Operation 1203 'zext' 'zext_ln26_90' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1204 [1/1] (1.73ns)   --->   "%sub_ln26_28 = sub i5 %zext_ln26_90, %zext_ln26_89" [conv/conv.cpp:26]   --->   Operation 1204 'sub' 'sub_ln26_28' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1205 [1/1] (0.00ns)   --->   "%sext_ln26_10 = sext i5 %sub_ln26_28 to i6" [conv/conv.cpp:26]   --->   Operation 1205 'sext' 'sext_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1206 [1/1] (1.73ns)   --->   "%add_ln26_10 = add i4 %zext_ln18_10, %r_0" [conv/conv.cpp:26]   --->   Operation 1206 'add' 'add_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln26_91 = zext i4 %add_ln26_10 to i8" [conv/conv.cpp:26]   --->   Operation 1207 'zext' 'zext_ln26_91' <Predicate = (!icmp_ln18_10)> <Delay = 0.00>
ST_134 : Operation 1208 [1/1] (3.49ns)   --->   "%mul_ln26_10 = mul i8 %zext_ln26_91, 13" [conv/conv.cpp:26]   --->   Operation 1208 'mul' 'mul_ln26_10' <Predicate = (!icmp_ln18_10)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_134 : Operation 1209 [1/1] (1.76ns)   --->   "br label %44" [conv/conv.cpp:21]   --->   Operation 1209 'br' <Predicate = (!icmp_ln18_10)> <Delay = 1.76>
ST_134 : Operation 1210 [4/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBFB1F7BB20000000" [conv/conv.cpp:31]   --->   Operation 1210 'fadd' 'w_sum_10' <Predicate = (icmp_ln18_10)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 135 <SV = 54> <Delay = 5.28>
ST_135 : Operation 1211 [1/1] (0.00ns)   --->   "%w_sum_1_10 = phi float [ %w_sum_0_10, %W_Row_Loop_begin10 ], [ %w_sum_2_10, %W_Col_Loop_end10 ]" [conv/conv.cpp:26]   --->   Operation 1211 'phi' 'w_sum_1_10' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1212 [1/1] (0.00ns)   --->   "%wc_0_10 = phi i2 [ 0, %W_Row_Loop_begin10 ], [ %add_ln21_10, %W_Col_Loop_end10 ]" [conv/conv.cpp:21]   --->   Operation 1212 'phi' 'wc_0_10' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1213 [1/1] (0.00ns)   --->   "%zext_ln21_10 = zext i2 %wc_0_10 to i4" [conv/conv.cpp:21]   --->   Operation 1213 'zext' 'zext_ln21_10' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1214 [1/1] (0.95ns)   --->   "%icmp_ln21_10 = icmp eq i2 %wc_0_10, -1" [conv/conv.cpp:21]   --->   Operation 1214 'icmp' 'icmp_ln21_10' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1215 [1/1] (0.00ns)   --->   "%empty_68 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1215 'speclooptripcount' 'empty_68' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1216 [1/1] (1.56ns)   --->   "%add_ln21_10 = add i2 %wc_0_10, 1" [conv/conv.cpp:21]   --->   Operation 1216 'add' 'add_ln21_10' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1217 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_10, label %W_Row_Loop_end10, label %W_Col_Loop_begin10" [conv/conv.cpp:21]   --->   Operation 1217 'br' <Predicate = true> <Delay = 0.00>
ST_135 : Operation 1218 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1218 'specloopname' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1219 'specregionbegin' 'tmp_50' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1220 [1/1] (0.00ns)   --->   "%zext_ln26_102 = zext i2 %wc_0_10 to i6" [conv/conv.cpp:26]   --->   Operation 1220 'zext' 'zext_ln26_102' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1221 [1/1] (1.78ns)   --->   "%add_ln26_70 = add i6 %sext_ln26_10, %zext_ln26_102" [conv/conv.cpp:26]   --->   Operation 1221 'add' 'add_ln26_70' <Predicate = (!icmp_ln21_10)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1222 [1/1] (0.00ns)   --->   "%trunc_ln26_10 = trunc i6 %add_ln26_70 to i4" [conv/conv.cpp:26]   --->   Operation 1222 'trunc' 'trunc_ln26_10' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1223 [1/1] (0.00ns)   --->   "%p_shl40_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_10, i3 0)" [conv/conv.cpp:26]   --->   Operation 1223 'bitconcatenate' 'p_shl40_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1224 [1/1] (0.00ns)   --->   "%p_shl41_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_70, i1 false)" [conv/conv.cpp:26]   --->   Operation 1224 'bitconcatenate' 'p_shl41_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1225 [1/1] (1.87ns)   --->   "%sub_ln26_32 = sub i7 %p_shl40_cast, %p_shl41_cast" [conv/conv.cpp:26]   --->   Operation 1225 'sub' 'sub_ln26_32' <Predicate = (!icmp_ln21_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1226 [1/1] (1.73ns)   --->   "%add_ln26_26 = add i4 %zext_ln21_10, %c_0" [conv/conv.cpp:26]   --->   Operation 1226 'add' 'add_ln26_26' <Predicate = (!icmp_ln21_10)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln26_103 = zext i4 %add_ln26_26 to i8" [conv/conv.cpp:26]   --->   Operation 1227 'zext' 'zext_ln26_103' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1228 [1/1] (1.91ns)   --->   "%add_ln26_71 = add i8 %mul_ln26_10, %zext_ln26_103" [conv/conv.cpp:26]   --->   Operation 1228 'add' 'add_ln26_71' <Predicate = (!icmp_ln21_10)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1229 [1/1] (0.00ns)   --->   "%p_shl42_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_71, i3 0)" [conv/conv.cpp:26]   --->   Operation 1229 'bitconcatenate' 'p_shl42_cast' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_104 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_71, i1 false)" [conv/conv.cpp:26]   --->   Operation 1230 'bitconcatenate' 'tmp_104' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1231 [1/1] (0.00ns)   --->   "%zext_ln26_104 = zext i9 %tmp_104 to i11" [conv/conv.cpp:26]   --->   Operation 1231 'zext' 'zext_ln26_104' <Predicate = (!icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1232 [1/1] (1.63ns)   --->   "%sub_ln26_33 = sub i11 %p_shl42_cast, %zext_ln26_104" [conv/conv.cpp:26]   --->   Operation 1232 'sub' 'sub_ln26_33' <Predicate = (!icmp_ln21_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_135 : Operation 1233 [1/1] (1.76ns)   --->   "br label %45" [conv/conv.cpp:24]   --->   Operation 1233 'br' <Predicate = (!icmp_ln21_10)> <Delay = 1.76>
ST_135 : Operation 1234 [1/1] (0.00ns)   --->   "%empty_67 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_46) nounwind" [conv/conv.cpp:29]   --->   Operation 1234 'specregionend' 'empty_67' <Predicate = (icmp_ln21_10)> <Delay = 0.00>
ST_135 : Operation 1235 [1/1] (0.00ns)   --->   "br label %43" [conv/conv.cpp:18]   --->   Operation 1235 'br' <Predicate = (icmp_ln21_10)> <Delay = 0.00>

State 136 <SV = 55> <Delay = 5.12>
ST_136 : Operation 1236 [1/1] (0.00ns)   --->   "%w_sum_2_10 = phi float [ %w_sum_1_10, %W_Col_Loop_begin10 ], [ %w_sum_3_s, %46 ]" [conv/conv.cpp:26]   --->   Operation 1236 'phi' 'w_sum_2_10' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1237 [1/1] (0.00ns)   --->   "%ch_0_10 = phi i3 [ 0, %W_Col_Loop_begin10 ], [ %add_ln24_10, %46 ]" [conv/conv.cpp:24]   --->   Operation 1237 'phi' 'ch_0_10' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1238 [1/1] (1.13ns)   --->   "%icmp_ln24_10 = icmp eq i3 %ch_0_10, -2" [conv/conv.cpp:24]   --->   Operation 1238 'icmp' 'icmp_ln24_10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1239 [1/1] (0.00ns)   --->   "%empty_70 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1239 'speclooptripcount' 'empty_70' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1240 [1/1] (1.65ns)   --->   "%add_ln24_10 = add i3 %ch_0_10, 1" [conv/conv.cpp:24]   --->   Operation 1240 'add' 'add_ln24_10' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1241 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_10, label %W_Col_Loop_end10, label %46" [conv/conv.cpp:24]   --->   Operation 1241 'br' <Predicate = true> <Delay = 0.00>
ST_136 : Operation 1242 [1/1] (0.00ns)   --->   "%zext_ln26_115 = zext i3 %ch_0_10 to i11" [conv/conv.cpp:26]   --->   Operation 1242 'zext' 'zext_ln26_115' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1243 [1/1] (0.00ns)   --->   "%zext_ln26_116 = zext i3 %ch_0_10 to i7" [conv/conv.cpp:26]   --->   Operation 1243 'zext' 'zext_ln26_116' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1244 [1/1] (1.87ns)   --->   "%add_ln26_76 = add i7 %sub_ln26_32, %zext_ln26_116" [conv/conv.cpp:26]   --->   Operation 1244 'add' 'add_ln26_76' <Predicate = (!icmp_ln24_10)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln26_117 = zext i7 %add_ln26_76 to i64" [conv/conv.cpp:26]   --->   Operation 1245 'zext' 'zext_ln26_117' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1246 [1/1] (0.00ns)   --->   "%conv_weights_10_addr = getelementptr [54 x float]* @conv_weights_10, i64 0, i64 %zext_ln26_117" [conv/conv.cpp:26]   --->   Operation 1246 'getelementptr' 'conv_weights_10_addr' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1247 [1/1] (1.63ns)   --->   "%add_ln26_77 = add i11 %sub_ln26_33, %zext_ln26_115" [conv/conv.cpp:26]   --->   Operation 1247 'add' 'add_ln26_77' <Predicate = (!icmp_ln24_10)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_136 : Operation 1248 [1/1] (0.00ns)   --->   "%zext_ln26_118 = zext i11 %add_ln26_77 to i64" [conv/conv.cpp:26]   --->   Operation 1248 'zext' 'zext_ln26_118' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1249 [1/1] (0.00ns)   --->   "%input_addr_10 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_118" [conv/conv.cpp:26]   --->   Operation 1249 'getelementptr' 'input_addr_10' <Predicate = (!icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1250 [2/2] (3.25ns)   --->   "%conv_weights_10_load = load float* %conv_weights_10_addr, align 8" [conv/conv.cpp:26]   --->   Operation 1250 'load' 'conv_weights_10_load' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_136 : Operation 1251 [2/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1251 'load' 'input_load_10' <Predicate = (!icmp_ln24_10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_136 : Operation 1252 [1/1] (0.00ns)   --->   "%empty_69 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_50) nounwind" [conv/conv.cpp:28]   --->   Operation 1252 'specregionend' 'empty_69' <Predicate = (icmp_ln24_10)> <Delay = 0.00>
ST_136 : Operation 1253 [1/1] (0.00ns)   --->   "br label %44" [conv/conv.cpp:21]   --->   Operation 1253 'br' <Predicate = (icmp_ln24_10)> <Delay = 0.00>

State 137 <SV = 56> <Delay = 15.6>
ST_137 : Operation 1254 [1/2] (3.25ns)   --->   "%conv_weights_10_load = load float* %conv_weights_10_addr, align 8" [conv/conv.cpp:26]   --->   Operation 1254 'load' 'conv_weights_10_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_137 : Operation 1255 [1/2] (3.25ns)   --->   "%input_load_10 = load float* %input_addr_10, align 4" [conv/conv.cpp:26]   --->   Operation 1255 'load' 'input_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_137 : Operation 1256 [2/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_10_load, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1256 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 138 <SV = 57> <Delay = 12.3>
ST_138 : Operation 1257 [1/2] (12.3ns)   --->   "%tmp_1_s = fmul float %conv_weights_10_load, %input_load_10" [conv/conv.cpp:26]   --->   Operation 1257 'fmul' 'tmp_1_s' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 139 <SV = 58> <Delay = 10.5>
ST_139 : Operation 1258 [4/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1258 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 140 <SV = 59> <Delay = 10.5>
ST_140 : Operation 1259 [3/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1259 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 141 <SV = 60> <Delay = 10.5>
ST_141 : Operation 1260 [2/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1260 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 142 <SV = 61> <Delay = 10.5>
ST_142 : Operation 1261 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1261 'specloopname' <Predicate = true> <Delay = 0.00>
ST_142 : Operation 1262 [1/4] (10.5ns)   --->   "%w_sum_3_s = fadd float %w_sum_2_10, %tmp_1_s" [conv/conv.cpp:26]   --->   Operation 1262 'fadd' 'w_sum_3_s' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_142 : Operation 1263 [1/1] (0.00ns)   --->   "br label %45" [conv/conv.cpp:24]   --->   Operation 1263 'br' <Predicate = true> <Delay = 0.00>

State 143 <SV = 54> <Delay = 10.5>
ST_143 : Operation 1264 [3/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBFB1F7BB20000000" [conv/conv.cpp:31]   --->   Operation 1264 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 144 <SV = 55> <Delay = 10.5>
ST_144 : Operation 1265 [2/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBFB1F7BB20000000" [conv/conv.cpp:31]   --->   Operation 1265 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 145 <SV = 56> <Delay = 15.9>
ST_145 : Operation 1266 [1/4] (10.5ns)   --->   "%w_sum_10 = fadd float %w_sum_0_10, 0xBFB1F7BB20000000" [conv/conv.cpp:31]   --->   Operation 1266 'fadd' 'w_sum_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_145 : Operation 1267 [2/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1267 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 146 <SV = 57> <Delay = 9.66>
ST_146 : Operation 1268 [1/1] (0.00ns)   --->   "%bitcast_ln34_10 = bitcast float %w_sum_10 to i32" [conv/conv.cpp:34]   --->   Operation 1268 'bitcast' 'bitcast_ln34_10' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1269 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_10, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1269 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln34_10 = trunc i32 %bitcast_ln34_10 to i23" [conv/conv.cpp:34]   --->   Operation 1270 'trunc' 'trunc_ln34_10' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1271 [1/1] (1.55ns)   --->   "%icmp_ln34_20 = icmp ne i8 %tmp_69, -1" [conv/conv.cpp:34]   --->   Operation 1271 'icmp' 'icmp_ln34_20' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1272 [1/1] (2.44ns)   --->   "%icmp_ln34_21 = icmp eq i23 %trunc_ln34_10, 0" [conv/conv.cpp:34]   --->   Operation 1272 'icmp' 'icmp_ln34_21' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%or_ln34_10 = or i1 %icmp_ln34_21, %icmp_ln34_20" [conv/conv.cpp:34]   --->   Operation 1273 'or' 'or_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1274 [1/2] (5.43ns)   --->   "%tmp_70 = fcmp ogt float %w_sum_10, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1274 'fcmp' 'tmp_70' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_10)   --->   "%and_ln34_10 = and i1 %or_ln34_10, %tmp_70" [conv/conv.cpp:34]   --->   Operation 1275 'and' 'and_ln34_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_146 : Operation 1276 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_10 = select i1 %and_ln34_10, float %w_sum_10, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1276 'select' 'select_ln34_10' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_146 : Operation 1277 [1/1] (3.25ns)   --->   "store float %select_ln34_10, float* %conv_out_addr_10, align 4" [conv/conv.cpp:35]   --->   Operation 1277 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_146 : Operation 1278 [1/1] (0.00ns)   --->   "%empty_65 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_42) nounwind" [conv/conv.cpp:38]   --->   Operation 1278 'specregionend' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1279 [1/1] (0.00ns)   --->   "%tmp_45 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1279 'specregionbegin' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_146 : Operation 1280 [1/1] (1.76ns)   --->   "br label %47" [conv/conv.cpp:18]   --->   Operation 1280 'br' <Predicate = true> <Delay = 1.76>

State 147 <SV = 58> <Delay = 10.5>
ST_147 : Operation 1281 [1/1] (0.00ns)   --->   "%wr_0_11 = phi i2 [ 0, %Filter2_Loop10 ], [ %add_ln18_11, %W_Row_Loop_end11 ]" [conv/conv.cpp:18]   --->   Operation 1281 'phi' 'wr_0_11' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1282 [1/1] (0.00ns)   --->   "%w_sum_0_11 = phi float [ 0.000000e+00, %Filter2_Loop10 ], [ %w_sum_1_11, %W_Row_Loop_end11 ]" [conv/conv.cpp:26]   --->   Operation 1282 'phi' 'w_sum_0_11' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln18_11 = zext i2 %wr_0_11 to i4" [conv/conv.cpp:18]   --->   Operation 1283 'zext' 'zext_ln18_11' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1284 [1/1] (0.95ns)   --->   "%icmp_ln18_11 = icmp eq i2 %wr_0_11, -1" [conv/conv.cpp:18]   --->   Operation 1284 'icmp' 'icmp_ln18_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1285 [1/1] (0.00ns)   --->   "%empty_72 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1285 'speclooptripcount' 'empty_72' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1286 [1/1] (1.56ns)   --->   "%add_ln18_11 = add i2 %wr_0_11, 1" [conv/conv.cpp:18]   --->   Operation 1286 'add' 'add_ln18_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1287 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_11, label %Filter2_Loop11, label %W_Row_Loop_begin11" [conv/conv.cpp:18]   --->   Operation 1287 'br' <Predicate = true> <Delay = 0.00>
ST_147 : Operation 1288 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1288 'specloopname' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1289 [1/1] (0.00ns)   --->   "%tmp_49 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1289 'specregionbegin' 'tmp_49' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln26_99 = zext i2 %wr_0_11 to i5" [conv/conv.cpp:26]   --->   Operation 1290 'zext' 'zext_ln26_99' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1291 [1/1] (0.00ns)   --->   "%tmp_103 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_11, i2 0)" [conv/conv.cpp:26]   --->   Operation 1291 'bitconcatenate' 'tmp_103' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1292 [1/1] (0.00ns)   --->   "%zext_ln26_100 = zext i4 %tmp_103 to i5" [conv/conv.cpp:26]   --->   Operation 1292 'zext' 'zext_ln26_100' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1293 [1/1] (1.73ns)   --->   "%sub_ln26_31 = sub i5 %zext_ln26_100, %zext_ln26_99" [conv/conv.cpp:26]   --->   Operation 1293 'sub' 'sub_ln26_31' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1294 [1/1] (0.00ns)   --->   "%sext_ln26_11 = sext i5 %sub_ln26_31 to i6" [conv/conv.cpp:26]   --->   Operation 1294 'sext' 'sext_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1295 [1/1] (1.73ns)   --->   "%add_ln26_11 = add i4 %zext_ln18_11, %r_0" [conv/conv.cpp:26]   --->   Operation 1295 'add' 'add_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1296 [1/1] (0.00ns)   --->   "%zext_ln26_101 = zext i4 %add_ln26_11 to i8" [conv/conv.cpp:26]   --->   Operation 1296 'zext' 'zext_ln26_101' <Predicate = (!icmp_ln18_11)> <Delay = 0.00>
ST_147 : Operation 1297 [1/1] (3.49ns)   --->   "%mul_ln26_11 = mul i8 %zext_ln26_101, 13" [conv/conv.cpp:26]   --->   Operation 1297 'mul' 'mul_ln26_11' <Predicate = (!icmp_ln18_11)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_147 : Operation 1298 [1/1] (1.76ns)   --->   "br label %48" [conv/conv.cpp:21]   --->   Operation 1298 'br' <Predicate = (!icmp_ln18_11)> <Delay = 1.76>
ST_147 : Operation 1299 [4/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0xBFBE922D20000000" [conv/conv.cpp:31]   --->   Operation 1299 'fadd' 'w_sum_11' <Predicate = (icmp_ln18_11)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 148 <SV = 59> <Delay = 5.28>
ST_148 : Operation 1300 [1/1] (0.00ns)   --->   "%w_sum_1_11 = phi float [ %w_sum_0_11, %W_Row_Loop_begin11 ], [ %w_sum_2_11, %W_Col_Loop_end11 ]" [conv/conv.cpp:26]   --->   Operation 1300 'phi' 'w_sum_1_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1301 [1/1] (0.00ns)   --->   "%wc_0_11 = phi i2 [ 0, %W_Row_Loop_begin11 ], [ %add_ln21_11, %W_Col_Loop_end11 ]" [conv/conv.cpp:21]   --->   Operation 1301 'phi' 'wc_0_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1302 [1/1] (0.00ns)   --->   "%zext_ln21_11 = zext i2 %wc_0_11 to i4" [conv/conv.cpp:21]   --->   Operation 1302 'zext' 'zext_ln21_11' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1303 [1/1] (0.95ns)   --->   "%icmp_ln21_11 = icmp eq i2 %wc_0_11, -1" [conv/conv.cpp:21]   --->   Operation 1303 'icmp' 'icmp_ln21_11' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1304 [1/1] (0.00ns)   --->   "%empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1304 'speclooptripcount' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1305 [1/1] (1.56ns)   --->   "%add_ln21_11 = add i2 %wc_0_11, 1" [conv/conv.cpp:21]   --->   Operation 1305 'add' 'add_ln21_11' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1306 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_11, label %W_Row_Loop_end11, label %W_Col_Loop_begin11" [conv/conv.cpp:21]   --->   Operation 1306 'br' <Predicate = true> <Delay = 0.00>
ST_148 : Operation 1307 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1307 'specloopname' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1308 [1/1] (0.00ns)   --->   "%tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1308 'specregionbegin' 'tmp_53' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1309 [1/1] (0.00ns)   --->   "%zext_ln26_112 = zext i2 %wc_0_11 to i6" [conv/conv.cpp:26]   --->   Operation 1309 'zext' 'zext_ln26_112' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1310 [1/1] (1.78ns)   --->   "%add_ln26_74 = add i6 %sext_ln26_11, %zext_ln26_112" [conv/conv.cpp:26]   --->   Operation 1310 'add' 'add_ln26_74' <Predicate = (!icmp_ln21_11)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln26_11 = trunc i6 %add_ln26_74 to i4" [conv/conv.cpp:26]   --->   Operation 1311 'trunc' 'trunc_ln26_11' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1312 [1/1] (0.00ns)   --->   "%p_shl44_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_11, i3 0)" [conv/conv.cpp:26]   --->   Operation 1312 'bitconcatenate' 'p_shl44_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1313 [1/1] (0.00ns)   --->   "%p_shl45_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_74, i1 false)" [conv/conv.cpp:26]   --->   Operation 1313 'bitconcatenate' 'p_shl45_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1314 [1/1] (1.87ns)   --->   "%sub_ln26_35 = sub i7 %p_shl44_cast, %p_shl45_cast" [conv/conv.cpp:26]   --->   Operation 1314 'sub' 'sub_ln26_35' <Predicate = (!icmp_ln21_11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1315 [1/1] (1.73ns)   --->   "%add_ln26_27 = add i4 %zext_ln21_11, %c_0" [conv/conv.cpp:26]   --->   Operation 1315 'add' 'add_ln26_27' <Predicate = (!icmp_ln21_11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln26_113 = zext i4 %add_ln26_27 to i8" [conv/conv.cpp:26]   --->   Operation 1316 'zext' 'zext_ln26_113' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1317 [1/1] (1.91ns)   --->   "%add_ln26_75 = add i8 %mul_ln26_11, %zext_ln26_113" [conv/conv.cpp:26]   --->   Operation 1317 'add' 'add_ln26_75' <Predicate = (!icmp_ln21_11)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1318 [1/1] (0.00ns)   --->   "%p_shl46_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_75, i3 0)" [conv/conv.cpp:26]   --->   Operation 1318 'bitconcatenate' 'p_shl46_cast' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1319 [1/1] (0.00ns)   --->   "%tmp_106 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_75, i1 false)" [conv/conv.cpp:26]   --->   Operation 1319 'bitconcatenate' 'tmp_106' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1320 [1/1] (0.00ns)   --->   "%zext_ln26_114 = zext i9 %tmp_106 to i11" [conv/conv.cpp:26]   --->   Operation 1320 'zext' 'zext_ln26_114' <Predicate = (!icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1321 [1/1] (1.63ns)   --->   "%sub_ln26_36 = sub i11 %p_shl46_cast, %zext_ln26_114" [conv/conv.cpp:26]   --->   Operation 1321 'sub' 'sub_ln26_36' <Predicate = (!icmp_ln21_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_148 : Operation 1322 [1/1] (1.76ns)   --->   "br label %49" [conv/conv.cpp:24]   --->   Operation 1322 'br' <Predicate = (!icmp_ln21_11)> <Delay = 1.76>
ST_148 : Operation 1323 [1/1] (0.00ns)   --->   "%empty_73 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_49) nounwind" [conv/conv.cpp:29]   --->   Operation 1323 'specregionend' 'empty_73' <Predicate = (icmp_ln21_11)> <Delay = 0.00>
ST_148 : Operation 1324 [1/1] (0.00ns)   --->   "br label %47" [conv/conv.cpp:18]   --->   Operation 1324 'br' <Predicate = (icmp_ln21_11)> <Delay = 0.00>

State 149 <SV = 60> <Delay = 5.12>
ST_149 : Operation 1325 [1/1] (0.00ns)   --->   "%w_sum_2_11 = phi float [ %w_sum_1_11, %W_Col_Loop_begin11 ], [ %w_sum_3_10, %50 ]" [conv/conv.cpp:26]   --->   Operation 1325 'phi' 'w_sum_2_11' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1326 [1/1] (0.00ns)   --->   "%ch_0_11 = phi i3 [ 0, %W_Col_Loop_begin11 ], [ %add_ln24_11, %50 ]" [conv/conv.cpp:24]   --->   Operation 1326 'phi' 'ch_0_11' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1327 [1/1] (1.13ns)   --->   "%icmp_ln24_11 = icmp eq i3 %ch_0_11, -2" [conv/conv.cpp:24]   --->   Operation 1327 'icmp' 'icmp_ln24_11' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1328 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1328 'speclooptripcount' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1329 [1/1] (1.65ns)   --->   "%add_ln24_11 = add i3 %ch_0_11, 1" [conv/conv.cpp:24]   --->   Operation 1329 'add' 'add_ln24_11' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1330 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_11, label %W_Col_Loop_end11, label %50" [conv/conv.cpp:24]   --->   Operation 1330 'br' <Predicate = true> <Delay = 0.00>
ST_149 : Operation 1331 [1/1] (0.00ns)   --->   "%zext_ln26_125 = zext i3 %ch_0_11 to i11" [conv/conv.cpp:26]   --->   Operation 1331 'zext' 'zext_ln26_125' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1332 [1/1] (0.00ns)   --->   "%zext_ln26_126 = zext i3 %ch_0_11 to i7" [conv/conv.cpp:26]   --->   Operation 1332 'zext' 'zext_ln26_126' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1333 [1/1] (1.87ns)   --->   "%add_ln26_80 = add i7 %sub_ln26_35, %zext_ln26_126" [conv/conv.cpp:26]   --->   Operation 1333 'add' 'add_ln26_80' <Predicate = (!icmp_ln24_11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1334 [1/1] (0.00ns)   --->   "%zext_ln26_127 = zext i7 %add_ln26_80 to i64" [conv/conv.cpp:26]   --->   Operation 1334 'zext' 'zext_ln26_127' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1335 [1/1] (0.00ns)   --->   "%conv_weights_11_addr = getelementptr [54 x float]* @conv_weights_11, i64 0, i64 %zext_ln26_127" [conv/conv.cpp:26]   --->   Operation 1335 'getelementptr' 'conv_weights_11_addr' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1336 [1/1] (1.63ns)   --->   "%add_ln26_81 = add i11 %sub_ln26_36, %zext_ln26_125" [conv/conv.cpp:26]   --->   Operation 1336 'add' 'add_ln26_81' <Predicate = (!icmp_ln24_11)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_149 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln26_128 = zext i11 %add_ln26_81 to i64" [conv/conv.cpp:26]   --->   Operation 1337 'zext' 'zext_ln26_128' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1338 [1/1] (0.00ns)   --->   "%input_addr_11 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_128" [conv/conv.cpp:26]   --->   Operation 1338 'getelementptr' 'input_addr_11' <Predicate = (!icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1339 [2/2] (3.25ns)   --->   "%conv_weights_11_load = load float* %conv_weights_11_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1339 'load' 'conv_weights_11_load' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_149 : Operation 1340 [2/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 1340 'load' 'input_load_11' <Predicate = (!icmp_ln24_11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_149 : Operation 1341 [1/1] (0.00ns)   --->   "%empty_75 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_53) nounwind" [conv/conv.cpp:28]   --->   Operation 1341 'specregionend' 'empty_75' <Predicate = (icmp_ln24_11)> <Delay = 0.00>
ST_149 : Operation 1342 [1/1] (0.00ns)   --->   "br label %48" [conv/conv.cpp:21]   --->   Operation 1342 'br' <Predicate = (icmp_ln24_11)> <Delay = 0.00>

State 150 <SV = 61> <Delay = 15.6>
ST_150 : Operation 1343 [1/2] (3.25ns)   --->   "%conv_weights_11_load = load float* %conv_weights_11_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1343 'load' 'conv_weights_11_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_150 : Operation 1344 [1/2] (3.25ns)   --->   "%input_load_11 = load float* %input_addr_11, align 4" [conv/conv.cpp:26]   --->   Operation 1344 'load' 'input_load_11' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_150 : Operation 1345 [2/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_weights_11_load, %input_load_11" [conv/conv.cpp:26]   --->   Operation 1345 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 151 <SV = 62> <Delay = 12.3>
ST_151 : Operation 1346 [1/2] (12.3ns)   --->   "%tmp_1_10 = fmul float %conv_weights_11_load, %input_load_11" [conv/conv.cpp:26]   --->   Operation 1346 'fmul' 'tmp_1_10' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 152 <SV = 63> <Delay = 10.5>
ST_152 : Operation 1347 [4/4] (10.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv/conv.cpp:26]   --->   Operation 1347 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 153 <SV = 64> <Delay = 10.5>
ST_153 : Operation 1348 [3/4] (10.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv/conv.cpp:26]   --->   Operation 1348 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 154 <SV = 65> <Delay = 10.5>
ST_154 : Operation 1349 [2/4] (10.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv/conv.cpp:26]   --->   Operation 1349 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 155 <SV = 66> <Delay = 10.5>
ST_155 : Operation 1350 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1350 'specloopname' <Predicate = true> <Delay = 0.00>
ST_155 : Operation 1351 [1/4] (10.5ns)   --->   "%w_sum_3_10 = fadd float %w_sum_2_11, %tmp_1_10" [conv/conv.cpp:26]   --->   Operation 1351 'fadd' 'w_sum_3_10' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_155 : Operation 1352 [1/1] (0.00ns)   --->   "br label %49" [conv/conv.cpp:24]   --->   Operation 1352 'br' <Predicate = true> <Delay = 0.00>

State 156 <SV = 59> <Delay = 10.5>
ST_156 : Operation 1353 [3/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0xBFBE922D20000000" [conv/conv.cpp:31]   --->   Operation 1353 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 157 <SV = 60> <Delay = 10.5>
ST_157 : Operation 1354 [2/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0xBFBE922D20000000" [conv/conv.cpp:31]   --->   Operation 1354 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 158 <SV = 61> <Delay = 15.9>
ST_158 : Operation 1355 [1/4] (10.5ns)   --->   "%w_sum_11 = fadd float %w_sum_0_11, 0xBFBE922D20000000" [conv/conv.cpp:31]   --->   Operation 1355 'fadd' 'w_sum_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_158 : Operation 1356 [2/2] (5.43ns)   --->   "%tmp_72 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1356 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 159 <SV = 62> <Delay = 9.66>
ST_159 : Operation 1357 [1/1] (0.00ns)   --->   "%bitcast_ln34_11 = bitcast float %w_sum_11 to i32" [conv/conv.cpp:34]   --->   Operation 1357 'bitcast' 'bitcast_ln34_11' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_71 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_11, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1358 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln34_11 = trunc i32 %bitcast_ln34_11 to i23" [conv/conv.cpp:34]   --->   Operation 1359 'trunc' 'trunc_ln34_11' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1360 [1/1] (1.55ns)   --->   "%icmp_ln34_22 = icmp ne i8 %tmp_71, -1" [conv/conv.cpp:34]   --->   Operation 1360 'icmp' 'icmp_ln34_22' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1361 [1/1] (2.44ns)   --->   "%icmp_ln34_23 = icmp eq i23 %trunc_ln34_11, 0" [conv/conv.cpp:34]   --->   Operation 1361 'icmp' 'icmp_ln34_23' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%or_ln34_11 = or i1 %icmp_ln34_23, %icmp_ln34_22" [conv/conv.cpp:34]   --->   Operation 1362 'or' 'or_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1363 [1/2] (5.43ns)   --->   "%tmp_72 = fcmp ogt float %w_sum_11, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1363 'fcmp' 'tmp_72' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_11)   --->   "%and_ln34_11 = and i1 %or_ln34_11, %tmp_72" [conv/conv.cpp:34]   --->   Operation 1364 'and' 'and_ln34_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_159 : Operation 1365 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_11 = select i1 %and_ln34_11, float %w_sum_11, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1365 'select' 'select_ln34_11' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_159 : Operation 1366 [1/1] (3.25ns)   --->   "store float %select_ln34_11, float* %conv_out_addr_11, align 4" [conv/conv.cpp:35]   --->   Operation 1366 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_159 : Operation 1367 [1/1] (0.00ns)   --->   "%empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_45) nounwind" [conv/conv.cpp:38]   --->   Operation 1367 'specregionend' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1368 [1/1] (0.00ns)   --->   "%tmp_48 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1368 'specregionbegin' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_159 : Operation 1369 [1/1] (1.76ns)   --->   "br label %51" [conv/conv.cpp:18]   --->   Operation 1369 'br' <Predicate = true> <Delay = 1.76>

State 160 <SV = 63> <Delay = 10.5>
ST_160 : Operation 1370 [1/1] (0.00ns)   --->   "%wr_0_12 = phi i2 [ 0, %Filter2_Loop11 ], [ %add_ln18_12, %W_Row_Loop_end12 ]" [conv/conv.cpp:18]   --->   Operation 1370 'phi' 'wr_0_12' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1371 [1/1] (0.00ns)   --->   "%w_sum_0_12 = phi float [ 0.000000e+00, %Filter2_Loop11 ], [ %w_sum_1_12, %W_Row_Loop_end12 ]" [conv/conv.cpp:26]   --->   Operation 1371 'phi' 'w_sum_0_12' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln18_12 = zext i2 %wr_0_12 to i4" [conv/conv.cpp:18]   --->   Operation 1372 'zext' 'zext_ln18_12' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1373 [1/1] (0.95ns)   --->   "%icmp_ln18_12 = icmp eq i2 %wr_0_12, -1" [conv/conv.cpp:18]   --->   Operation 1373 'icmp' 'icmp_ln18_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1374 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1374 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1375 [1/1] (1.56ns)   --->   "%add_ln18_12 = add i2 %wr_0_12, 1" [conv/conv.cpp:18]   --->   Operation 1375 'add' 'add_ln18_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1376 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_12, label %Filter2_Loop12, label %W_Row_Loop_begin12" [conv/conv.cpp:18]   --->   Operation 1376 'br' <Predicate = true> <Delay = 0.00>
ST_160 : Operation 1377 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1377 'specloopname' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1378 [1/1] (0.00ns)   --->   "%tmp_52 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1378 'specregionbegin' 'tmp_52' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1379 [1/1] (0.00ns)   --->   "%zext_ln26_109 = zext i2 %wr_0_12 to i5" [conv/conv.cpp:26]   --->   Operation 1379 'zext' 'zext_ln26_109' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1380 [1/1] (0.00ns)   --->   "%tmp_105 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_12, i2 0)" [conv/conv.cpp:26]   --->   Operation 1380 'bitconcatenate' 'tmp_105' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1381 [1/1] (0.00ns)   --->   "%zext_ln26_110 = zext i4 %tmp_105 to i5" [conv/conv.cpp:26]   --->   Operation 1381 'zext' 'zext_ln26_110' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1382 [1/1] (1.73ns)   --->   "%sub_ln26_34 = sub i5 %zext_ln26_110, %zext_ln26_109" [conv/conv.cpp:26]   --->   Operation 1382 'sub' 'sub_ln26_34' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln26_12 = sext i5 %sub_ln26_34 to i6" [conv/conv.cpp:26]   --->   Operation 1383 'sext' 'sext_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1384 [1/1] (1.73ns)   --->   "%add_ln26_12 = add i4 %zext_ln18_12, %r_0" [conv/conv.cpp:26]   --->   Operation 1384 'add' 'add_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1385 [1/1] (0.00ns)   --->   "%zext_ln26_111 = zext i4 %add_ln26_12 to i8" [conv/conv.cpp:26]   --->   Operation 1385 'zext' 'zext_ln26_111' <Predicate = (!icmp_ln18_12)> <Delay = 0.00>
ST_160 : Operation 1386 [1/1] (3.49ns)   --->   "%mul_ln26_12 = mul i8 %zext_ln26_111, 13" [conv/conv.cpp:26]   --->   Operation 1386 'mul' 'mul_ln26_12' <Predicate = (!icmp_ln18_12)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_160 : Operation 1387 [1/1] (1.76ns)   --->   "br label %52" [conv/conv.cpp:21]   --->   Operation 1387 'br' <Predicate = (!icmp_ln18_12)> <Delay = 1.76>
ST_160 : Operation 1388 [4/4] (10.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBFC3599380000000" [conv/conv.cpp:31]   --->   Operation 1388 'fadd' 'w_sum_12' <Predicate = (icmp_ln18_12)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 161 <SV = 64> <Delay = 5.28>
ST_161 : Operation 1389 [1/1] (0.00ns)   --->   "%w_sum_1_12 = phi float [ %w_sum_0_12, %W_Row_Loop_begin12 ], [ %w_sum_2_12, %W_Col_Loop_end12 ]" [conv/conv.cpp:26]   --->   Operation 1389 'phi' 'w_sum_1_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1390 [1/1] (0.00ns)   --->   "%wc_0_12 = phi i2 [ 0, %W_Row_Loop_begin12 ], [ %add_ln21_12, %W_Col_Loop_end12 ]" [conv/conv.cpp:21]   --->   Operation 1390 'phi' 'wc_0_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1391 [1/1] (0.00ns)   --->   "%zext_ln21_12 = zext i2 %wc_0_12 to i4" [conv/conv.cpp:21]   --->   Operation 1391 'zext' 'zext_ln21_12' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1392 [1/1] (0.95ns)   --->   "%icmp_ln21_12 = icmp eq i2 %wc_0_12, -1" [conv/conv.cpp:21]   --->   Operation 1392 'icmp' 'icmp_ln21_12' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1393 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1393 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1394 [1/1] (1.56ns)   --->   "%add_ln21_12 = add i2 %wc_0_12, 1" [conv/conv.cpp:21]   --->   Operation 1394 'add' 'add_ln21_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1395 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_12, label %W_Row_Loop_end12, label %W_Col_Loop_begin12" [conv/conv.cpp:21]   --->   Operation 1395 'br' <Predicate = true> <Delay = 0.00>
ST_161 : Operation 1396 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1396 'specloopname' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1397 [1/1] (0.00ns)   --->   "%tmp_56 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1397 'specregionbegin' 'tmp_56' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln26_122 = zext i2 %wc_0_12 to i6" [conv/conv.cpp:26]   --->   Operation 1398 'zext' 'zext_ln26_122' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1399 [1/1] (1.78ns)   --->   "%add_ln26_78 = add i6 %sext_ln26_12, %zext_ln26_122" [conv/conv.cpp:26]   --->   Operation 1399 'add' 'add_ln26_78' <Predicate = (!icmp_ln21_12)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1400 [1/1] (0.00ns)   --->   "%trunc_ln26_12 = trunc i6 %add_ln26_78 to i4" [conv/conv.cpp:26]   --->   Operation 1400 'trunc' 'trunc_ln26_12' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1401 [1/1] (0.00ns)   --->   "%p_shl48_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_12, i3 0)" [conv/conv.cpp:26]   --->   Operation 1401 'bitconcatenate' 'p_shl48_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1402 [1/1] (0.00ns)   --->   "%p_shl49_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_78, i1 false)" [conv/conv.cpp:26]   --->   Operation 1402 'bitconcatenate' 'p_shl49_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1403 [1/1] (1.87ns)   --->   "%sub_ln26_38 = sub i7 %p_shl48_cast, %p_shl49_cast" [conv/conv.cpp:26]   --->   Operation 1403 'sub' 'sub_ln26_38' <Predicate = (!icmp_ln21_12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1404 [1/1] (1.73ns)   --->   "%add_ln26_28 = add i4 %zext_ln21_12, %c_0" [conv/conv.cpp:26]   --->   Operation 1404 'add' 'add_ln26_28' <Predicate = (!icmp_ln21_12)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1405 [1/1] (0.00ns)   --->   "%zext_ln26_123 = zext i4 %add_ln26_28 to i8" [conv/conv.cpp:26]   --->   Operation 1405 'zext' 'zext_ln26_123' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1406 [1/1] (1.91ns)   --->   "%add_ln26_79 = add i8 %mul_ln26_12, %zext_ln26_123" [conv/conv.cpp:26]   --->   Operation 1406 'add' 'add_ln26_79' <Predicate = (!icmp_ln21_12)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1407 [1/1] (0.00ns)   --->   "%p_shl50_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_79, i3 0)" [conv/conv.cpp:26]   --->   Operation 1407 'bitconcatenate' 'p_shl50_cast' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1408 [1/1] (0.00ns)   --->   "%tmp_108 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_79, i1 false)" [conv/conv.cpp:26]   --->   Operation 1408 'bitconcatenate' 'tmp_108' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1409 [1/1] (0.00ns)   --->   "%zext_ln26_124 = zext i9 %tmp_108 to i11" [conv/conv.cpp:26]   --->   Operation 1409 'zext' 'zext_ln26_124' <Predicate = (!icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1410 [1/1] (1.63ns)   --->   "%sub_ln26_39 = sub i11 %p_shl50_cast, %zext_ln26_124" [conv/conv.cpp:26]   --->   Operation 1410 'sub' 'sub_ln26_39' <Predicate = (!icmp_ln21_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_161 : Operation 1411 [1/1] (1.76ns)   --->   "br label %53" [conv/conv.cpp:24]   --->   Operation 1411 'br' <Predicate = (!icmp_ln21_12)> <Delay = 1.76>
ST_161 : Operation 1412 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_52) nounwind" [conv/conv.cpp:29]   --->   Operation 1412 'specregionend' 'empty_79' <Predicate = (icmp_ln21_12)> <Delay = 0.00>
ST_161 : Operation 1413 [1/1] (0.00ns)   --->   "br label %51" [conv/conv.cpp:18]   --->   Operation 1413 'br' <Predicate = (icmp_ln21_12)> <Delay = 0.00>

State 162 <SV = 65> <Delay = 5.12>
ST_162 : Operation 1414 [1/1] (0.00ns)   --->   "%w_sum_2_12 = phi float [ %w_sum_1_12, %W_Col_Loop_begin12 ], [ %w_sum_3_11, %54 ]" [conv/conv.cpp:26]   --->   Operation 1414 'phi' 'w_sum_2_12' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1415 [1/1] (0.00ns)   --->   "%ch_0_12 = phi i3 [ 0, %W_Col_Loop_begin12 ], [ %add_ln24_12, %54 ]" [conv/conv.cpp:24]   --->   Operation 1415 'phi' 'ch_0_12' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1416 [1/1] (1.13ns)   --->   "%icmp_ln24_12 = icmp eq i3 %ch_0_12, -2" [conv/conv.cpp:24]   --->   Operation 1416 'icmp' 'icmp_ln24_12' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1417 [1/1] (0.00ns)   --->   "%empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1417 'speclooptripcount' 'empty_82' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1418 [1/1] (1.65ns)   --->   "%add_ln24_12 = add i3 %ch_0_12, 1" [conv/conv.cpp:24]   --->   Operation 1418 'add' 'add_ln24_12' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1419 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_12, label %W_Col_Loop_end12, label %54" [conv/conv.cpp:24]   --->   Operation 1419 'br' <Predicate = true> <Delay = 0.00>
ST_162 : Operation 1420 [1/1] (0.00ns)   --->   "%zext_ln26_135 = zext i3 %ch_0_12 to i11" [conv/conv.cpp:26]   --->   Operation 1420 'zext' 'zext_ln26_135' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1421 [1/1] (0.00ns)   --->   "%zext_ln26_136 = zext i3 %ch_0_12 to i7" [conv/conv.cpp:26]   --->   Operation 1421 'zext' 'zext_ln26_136' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1422 [1/1] (1.87ns)   --->   "%add_ln26_84 = add i7 %sub_ln26_38, %zext_ln26_136" [conv/conv.cpp:26]   --->   Operation 1422 'add' 'add_ln26_84' <Predicate = (!icmp_ln24_12)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln26_137 = zext i7 %add_ln26_84 to i64" [conv/conv.cpp:26]   --->   Operation 1423 'zext' 'zext_ln26_137' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1424 [1/1] (0.00ns)   --->   "%conv_weights_12_addr = getelementptr [54 x float]* @conv_weights_12, i64 0, i64 %zext_ln26_137" [conv/conv.cpp:26]   --->   Operation 1424 'getelementptr' 'conv_weights_12_addr' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1425 [1/1] (1.63ns)   --->   "%add_ln26_85 = add i11 %sub_ln26_39, %zext_ln26_135" [conv/conv.cpp:26]   --->   Operation 1425 'add' 'add_ln26_85' <Predicate = (!icmp_ln24_12)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_162 : Operation 1426 [1/1] (0.00ns)   --->   "%zext_ln26_138 = zext i11 %add_ln26_85 to i64" [conv/conv.cpp:26]   --->   Operation 1426 'zext' 'zext_ln26_138' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1427 [1/1] (0.00ns)   --->   "%input_addr_12 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_138" [conv/conv.cpp:26]   --->   Operation 1427 'getelementptr' 'input_addr_12' <Predicate = (!icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1428 [2/2] (3.25ns)   --->   "%conv_weights_12_load = load float* %conv_weights_12_addr, align 16" [conv/conv.cpp:26]   --->   Operation 1428 'load' 'conv_weights_12_load' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_162 : Operation 1429 [2/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 1429 'load' 'input_load_12' <Predicate = (!icmp_ln24_12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_162 : Operation 1430 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_56) nounwind" [conv/conv.cpp:28]   --->   Operation 1430 'specregionend' 'empty_81' <Predicate = (icmp_ln24_12)> <Delay = 0.00>
ST_162 : Operation 1431 [1/1] (0.00ns)   --->   "br label %52" [conv/conv.cpp:21]   --->   Operation 1431 'br' <Predicate = (icmp_ln24_12)> <Delay = 0.00>

State 163 <SV = 66> <Delay = 15.6>
ST_163 : Operation 1432 [1/2] (3.25ns)   --->   "%conv_weights_12_load = load float* %conv_weights_12_addr, align 16" [conv/conv.cpp:26]   --->   Operation 1432 'load' 'conv_weights_12_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_163 : Operation 1433 [1/2] (3.25ns)   --->   "%input_load_12 = load float* %input_addr_12, align 4" [conv/conv.cpp:26]   --->   Operation 1433 'load' 'input_load_12' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_163 : Operation 1434 [2/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_weights_12_load, %input_load_12" [conv/conv.cpp:26]   --->   Operation 1434 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 164 <SV = 67> <Delay = 12.3>
ST_164 : Operation 1435 [1/2] (12.3ns)   --->   "%tmp_1_11 = fmul float %conv_weights_12_load, %input_load_12" [conv/conv.cpp:26]   --->   Operation 1435 'fmul' 'tmp_1_11' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 165 <SV = 68> <Delay = 10.5>
ST_165 : Operation 1436 [4/4] (10.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv/conv.cpp:26]   --->   Operation 1436 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 166 <SV = 69> <Delay = 10.5>
ST_166 : Operation 1437 [3/4] (10.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv/conv.cpp:26]   --->   Operation 1437 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 167 <SV = 70> <Delay = 10.5>
ST_167 : Operation 1438 [2/4] (10.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv/conv.cpp:26]   --->   Operation 1438 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 168 <SV = 71> <Delay = 10.5>
ST_168 : Operation 1439 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1439 'specloopname' <Predicate = true> <Delay = 0.00>
ST_168 : Operation 1440 [1/4] (10.5ns)   --->   "%w_sum_3_11 = fadd float %w_sum_2_12, %tmp_1_11" [conv/conv.cpp:26]   --->   Operation 1440 'fadd' 'w_sum_3_11' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_168 : Operation 1441 [1/1] (0.00ns)   --->   "br label %53" [conv/conv.cpp:24]   --->   Operation 1441 'br' <Predicate = true> <Delay = 0.00>

State 169 <SV = 64> <Delay = 10.5>
ST_169 : Operation 1442 [3/4] (10.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBFC3599380000000" [conv/conv.cpp:31]   --->   Operation 1442 'fadd' 'w_sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 170 <SV = 65> <Delay = 10.5>
ST_170 : Operation 1443 [2/4] (10.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBFC3599380000000" [conv/conv.cpp:31]   --->   Operation 1443 'fadd' 'w_sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 171 <SV = 66> <Delay = 15.9>
ST_171 : Operation 1444 [1/4] (10.5ns)   --->   "%w_sum_12 = fadd float %w_sum_0_12, 0xBFC3599380000000" [conv/conv.cpp:31]   --->   Operation 1444 'fadd' 'w_sum_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_171 : Operation 1445 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1445 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 172 <SV = 67> <Delay = 9.66>
ST_172 : Operation 1446 [1/1] (0.00ns)   --->   "%bitcast_ln34_12 = bitcast float %w_sum_12 to i32" [conv/conv.cpp:34]   --->   Operation 1446 'bitcast' 'bitcast_ln34_12' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1447 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_12, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1447 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1448 [1/1] (0.00ns)   --->   "%trunc_ln34_12 = trunc i32 %bitcast_ln34_12 to i23" [conv/conv.cpp:34]   --->   Operation 1448 'trunc' 'trunc_ln34_12' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1449 [1/1] (1.55ns)   --->   "%icmp_ln34_24 = icmp ne i8 %tmp_73, -1" [conv/conv.cpp:34]   --->   Operation 1449 'icmp' 'icmp_ln34_24' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1450 [1/1] (2.44ns)   --->   "%icmp_ln34_25 = icmp eq i23 %trunc_ln34_12, 0" [conv/conv.cpp:34]   --->   Operation 1450 'icmp' 'icmp_ln34_25' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%or_ln34_12 = or i1 %icmp_ln34_25, %icmp_ln34_24" [conv/conv.cpp:34]   --->   Operation 1451 'or' 'or_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1452 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %w_sum_12, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1452 'fcmp' 'tmp_74' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_12)   --->   "%and_ln34_12 = and i1 %or_ln34_12, %tmp_74" [conv/conv.cpp:34]   --->   Operation 1453 'and' 'and_ln34_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_172 : Operation 1454 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_12 = select i1 %and_ln34_12, float %w_sum_12, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1454 'select' 'select_ln34_12' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_172 : Operation 1455 [1/1] (3.25ns)   --->   "store float %select_ln34_12, float* %conv_out_addr_12, align 4" [conv/conv.cpp:35]   --->   Operation 1455 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_172 : Operation 1456 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_48) nounwind" [conv/conv.cpp:38]   --->   Operation 1456 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1457 'specregionbegin' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_172 : Operation 1458 [1/1] (1.76ns)   --->   "br label %55" [conv/conv.cpp:18]   --->   Operation 1458 'br' <Predicate = true> <Delay = 1.76>

State 173 <SV = 68> <Delay = 10.5>
ST_173 : Operation 1459 [1/1] (0.00ns)   --->   "%wr_0_13 = phi i2 [ 0, %Filter2_Loop12 ], [ %add_ln18_13, %W_Row_Loop_end13 ]" [conv/conv.cpp:18]   --->   Operation 1459 'phi' 'wr_0_13' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1460 [1/1] (0.00ns)   --->   "%w_sum_0_13 = phi float [ 0.000000e+00, %Filter2_Loop12 ], [ %w_sum_1_13, %W_Row_Loop_end13 ]" [conv/conv.cpp:26]   --->   Operation 1460 'phi' 'w_sum_0_13' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln18_13 = zext i2 %wr_0_13 to i4" [conv/conv.cpp:18]   --->   Operation 1461 'zext' 'zext_ln18_13' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1462 [1/1] (0.95ns)   --->   "%icmp_ln18_13 = icmp eq i2 %wr_0_13, -1" [conv/conv.cpp:18]   --->   Operation 1462 'icmp' 'icmp_ln18_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1463 [1/1] (0.00ns)   --->   "%empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1463 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1464 [1/1] (1.56ns)   --->   "%add_ln18_13 = add i2 %wr_0_13, 1" [conv/conv.cpp:18]   --->   Operation 1464 'add' 'add_ln18_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_13, label %Filter2_Loop13, label %W_Row_Loop_begin13" [conv/conv.cpp:18]   --->   Operation 1465 'br' <Predicate = true> <Delay = 0.00>
ST_173 : Operation 1466 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1466 'specloopname' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1467 [1/1] (0.00ns)   --->   "%tmp_55 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1467 'specregionbegin' 'tmp_55' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1468 [1/1] (0.00ns)   --->   "%zext_ln26_119 = zext i2 %wr_0_13 to i5" [conv/conv.cpp:26]   --->   Operation 1468 'zext' 'zext_ln26_119' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_107 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_13, i2 0)" [conv/conv.cpp:26]   --->   Operation 1469 'bitconcatenate' 'tmp_107' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln26_120 = zext i4 %tmp_107 to i5" [conv/conv.cpp:26]   --->   Operation 1470 'zext' 'zext_ln26_120' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1471 [1/1] (1.73ns)   --->   "%sub_ln26_37 = sub i5 %zext_ln26_120, %zext_ln26_119" [conv/conv.cpp:26]   --->   Operation 1471 'sub' 'sub_ln26_37' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln26_13 = sext i5 %sub_ln26_37 to i6" [conv/conv.cpp:26]   --->   Operation 1472 'sext' 'sext_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1473 [1/1] (1.73ns)   --->   "%add_ln26_13 = add i4 %zext_ln18_13, %r_0" [conv/conv.cpp:26]   --->   Operation 1473 'add' 'add_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1474 [1/1] (0.00ns)   --->   "%zext_ln26_121 = zext i4 %add_ln26_13 to i8" [conv/conv.cpp:26]   --->   Operation 1474 'zext' 'zext_ln26_121' <Predicate = (!icmp_ln18_13)> <Delay = 0.00>
ST_173 : Operation 1475 [1/1] (3.49ns)   --->   "%mul_ln26_13 = mul i8 %zext_ln26_121, 13" [conv/conv.cpp:26]   --->   Operation 1475 'mul' 'mul_ln26_13' <Predicate = (!icmp_ln18_13)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_173 : Operation 1476 [1/1] (1.76ns)   --->   "br label %56" [conv/conv.cpp:21]   --->   Operation 1476 'br' <Predicate = (!icmp_ln18_13)> <Delay = 1.76>
ST_173 : Operation 1477 [4/4] (10.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0x3FA325ED60000000" [conv/conv.cpp:31]   --->   Operation 1477 'fadd' 'w_sum_13' <Predicate = (icmp_ln18_13)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 174 <SV = 69> <Delay = 5.28>
ST_174 : Operation 1478 [1/1] (0.00ns)   --->   "%w_sum_1_13 = phi float [ %w_sum_0_13, %W_Row_Loop_begin13 ], [ %w_sum_2_13, %W_Col_Loop_end13 ]" [conv/conv.cpp:26]   --->   Operation 1478 'phi' 'w_sum_1_13' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1479 [1/1] (0.00ns)   --->   "%wc_0_13 = phi i2 [ 0, %W_Row_Loop_begin13 ], [ %add_ln21_13, %W_Col_Loop_end13 ]" [conv/conv.cpp:21]   --->   Operation 1479 'phi' 'wc_0_13' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1480 [1/1] (0.00ns)   --->   "%zext_ln21_13 = zext i2 %wc_0_13 to i4" [conv/conv.cpp:21]   --->   Operation 1480 'zext' 'zext_ln21_13' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1481 [1/1] (0.95ns)   --->   "%icmp_ln21_13 = icmp eq i2 %wc_0_13, -1" [conv/conv.cpp:21]   --->   Operation 1481 'icmp' 'icmp_ln21_13' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1482 [1/1] (0.00ns)   --->   "%empty_86 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1482 'speclooptripcount' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1483 [1/1] (1.56ns)   --->   "%add_ln21_13 = add i2 %wc_0_13, 1" [conv/conv.cpp:21]   --->   Operation 1483 'add' 'add_ln21_13' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1484 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_13, label %W_Row_Loop_end13, label %W_Col_Loop_begin13" [conv/conv.cpp:21]   --->   Operation 1484 'br' <Predicate = true> <Delay = 0.00>
ST_174 : Operation 1485 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1485 'specloopname' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1486 [1/1] (0.00ns)   --->   "%tmp_59 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1486 'specregionbegin' 'tmp_59' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1487 [1/1] (0.00ns)   --->   "%zext_ln26_132 = zext i2 %wc_0_13 to i6" [conv/conv.cpp:26]   --->   Operation 1487 'zext' 'zext_ln26_132' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1488 [1/1] (1.78ns)   --->   "%add_ln26_82 = add i6 %sext_ln26_13, %zext_ln26_132" [conv/conv.cpp:26]   --->   Operation 1488 'add' 'add_ln26_82' <Predicate = (!icmp_ln21_13)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln26_13 = trunc i6 %add_ln26_82 to i4" [conv/conv.cpp:26]   --->   Operation 1489 'trunc' 'trunc_ln26_13' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1490 [1/1] (0.00ns)   --->   "%p_shl52_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_13, i3 0)" [conv/conv.cpp:26]   --->   Operation 1490 'bitconcatenate' 'p_shl52_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1491 [1/1] (0.00ns)   --->   "%p_shl53_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_82, i1 false)" [conv/conv.cpp:26]   --->   Operation 1491 'bitconcatenate' 'p_shl53_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1492 [1/1] (1.87ns)   --->   "%sub_ln26_41 = sub i7 %p_shl52_cast, %p_shl53_cast" [conv/conv.cpp:26]   --->   Operation 1492 'sub' 'sub_ln26_41' <Predicate = (!icmp_ln21_13)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1493 [1/1] (1.73ns)   --->   "%add_ln26_29 = add i4 %zext_ln21_13, %c_0" [conv/conv.cpp:26]   --->   Operation 1493 'add' 'add_ln26_29' <Predicate = (!icmp_ln21_13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1494 [1/1] (0.00ns)   --->   "%zext_ln26_133 = zext i4 %add_ln26_29 to i8" [conv/conv.cpp:26]   --->   Operation 1494 'zext' 'zext_ln26_133' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1495 [1/1] (1.91ns)   --->   "%add_ln26_83 = add i8 %mul_ln26_13, %zext_ln26_133" [conv/conv.cpp:26]   --->   Operation 1495 'add' 'add_ln26_83' <Predicate = (!icmp_ln21_13)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1496 [1/1] (0.00ns)   --->   "%p_shl54_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_83, i3 0)" [conv/conv.cpp:26]   --->   Operation 1496 'bitconcatenate' 'p_shl54_cast' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1497 [1/1] (0.00ns)   --->   "%tmp_110 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_83, i1 false)" [conv/conv.cpp:26]   --->   Operation 1497 'bitconcatenate' 'tmp_110' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1498 [1/1] (0.00ns)   --->   "%zext_ln26_134 = zext i9 %tmp_110 to i11" [conv/conv.cpp:26]   --->   Operation 1498 'zext' 'zext_ln26_134' <Predicate = (!icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1499 [1/1] (1.63ns)   --->   "%sub_ln26_42 = sub i11 %p_shl54_cast, %zext_ln26_134" [conv/conv.cpp:26]   --->   Operation 1499 'sub' 'sub_ln26_42' <Predicate = (!icmp_ln21_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_174 : Operation 1500 [1/1] (1.76ns)   --->   "br label %57" [conv/conv.cpp:24]   --->   Operation 1500 'br' <Predicate = (!icmp_ln21_13)> <Delay = 1.76>
ST_174 : Operation 1501 [1/1] (0.00ns)   --->   "%empty_85 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_55) nounwind" [conv/conv.cpp:29]   --->   Operation 1501 'specregionend' 'empty_85' <Predicate = (icmp_ln21_13)> <Delay = 0.00>
ST_174 : Operation 1502 [1/1] (0.00ns)   --->   "br label %55" [conv/conv.cpp:18]   --->   Operation 1502 'br' <Predicate = (icmp_ln21_13)> <Delay = 0.00>

State 175 <SV = 70> <Delay = 5.12>
ST_175 : Operation 1503 [1/1] (0.00ns)   --->   "%w_sum_2_13 = phi float [ %w_sum_1_13, %W_Col_Loop_begin13 ], [ %w_sum_3_12, %58 ]" [conv/conv.cpp:26]   --->   Operation 1503 'phi' 'w_sum_2_13' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1504 [1/1] (0.00ns)   --->   "%ch_0_13 = phi i3 [ 0, %W_Col_Loop_begin13 ], [ %add_ln24_13, %58 ]" [conv/conv.cpp:24]   --->   Operation 1504 'phi' 'ch_0_13' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1505 [1/1] (1.13ns)   --->   "%icmp_ln24_13 = icmp eq i3 %ch_0_13, -2" [conv/conv.cpp:24]   --->   Operation 1505 'icmp' 'icmp_ln24_13' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1506 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1506 'speclooptripcount' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1507 [1/1] (1.65ns)   --->   "%add_ln24_13 = add i3 %ch_0_13, 1" [conv/conv.cpp:24]   --->   Operation 1507 'add' 'add_ln24_13' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1508 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_13, label %W_Col_Loop_end13, label %58" [conv/conv.cpp:24]   --->   Operation 1508 'br' <Predicate = true> <Delay = 0.00>
ST_175 : Operation 1509 [1/1] (0.00ns)   --->   "%zext_ln26_145 = zext i3 %ch_0_13 to i11" [conv/conv.cpp:26]   --->   Operation 1509 'zext' 'zext_ln26_145' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1510 [1/1] (0.00ns)   --->   "%zext_ln26_146 = zext i3 %ch_0_13 to i7" [conv/conv.cpp:26]   --->   Operation 1510 'zext' 'zext_ln26_146' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1511 [1/1] (1.87ns)   --->   "%add_ln26_88 = add i7 %sub_ln26_41, %zext_ln26_146" [conv/conv.cpp:26]   --->   Operation 1511 'add' 'add_ln26_88' <Predicate = (!icmp_ln24_13)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1512 [1/1] (0.00ns)   --->   "%zext_ln26_147 = zext i7 %add_ln26_88 to i64" [conv/conv.cpp:26]   --->   Operation 1512 'zext' 'zext_ln26_147' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1513 [1/1] (0.00ns)   --->   "%conv_weights_13_addr = getelementptr [54 x float]* @conv_weights_13, i64 0, i64 %zext_ln26_147" [conv/conv.cpp:26]   --->   Operation 1513 'getelementptr' 'conv_weights_13_addr' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1514 [1/1] (1.63ns)   --->   "%add_ln26_89 = add i11 %sub_ln26_42, %zext_ln26_145" [conv/conv.cpp:26]   --->   Operation 1514 'add' 'add_ln26_89' <Predicate = (!icmp_ln24_13)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_175 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln26_148 = zext i11 %add_ln26_89 to i64" [conv/conv.cpp:26]   --->   Operation 1515 'zext' 'zext_ln26_148' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1516 [1/1] (0.00ns)   --->   "%input_addr_13 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_148" [conv/conv.cpp:26]   --->   Operation 1516 'getelementptr' 'input_addr_13' <Predicate = (!icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1517 [2/2] (3.25ns)   --->   "%conv_weights_13_load = load float* %conv_weights_13_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1517 'load' 'conv_weights_13_load' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_175 : Operation 1518 [2/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 1518 'load' 'input_load_13' <Predicate = (!icmp_ln24_13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_175 : Operation 1519 [1/1] (0.00ns)   --->   "%empty_87 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_59) nounwind" [conv/conv.cpp:28]   --->   Operation 1519 'specregionend' 'empty_87' <Predicate = (icmp_ln24_13)> <Delay = 0.00>
ST_175 : Operation 1520 [1/1] (0.00ns)   --->   "br label %56" [conv/conv.cpp:21]   --->   Operation 1520 'br' <Predicate = (icmp_ln24_13)> <Delay = 0.00>

State 176 <SV = 71> <Delay = 15.6>
ST_176 : Operation 1521 [1/2] (3.25ns)   --->   "%conv_weights_13_load = load float* %conv_weights_13_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1521 'load' 'conv_weights_13_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_176 : Operation 1522 [1/2] (3.25ns)   --->   "%input_load_13 = load float* %input_addr_13, align 4" [conv/conv.cpp:26]   --->   Operation 1522 'load' 'input_load_13' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_176 : Operation 1523 [2/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_weights_13_load, %input_load_13" [conv/conv.cpp:26]   --->   Operation 1523 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 177 <SV = 72> <Delay = 12.3>
ST_177 : Operation 1524 [1/2] (12.3ns)   --->   "%tmp_1_12 = fmul float %conv_weights_13_load, %input_load_13" [conv/conv.cpp:26]   --->   Operation 1524 'fmul' 'tmp_1_12' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 178 <SV = 73> <Delay = 10.5>
ST_178 : Operation 1525 [4/4] (10.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv/conv.cpp:26]   --->   Operation 1525 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 179 <SV = 74> <Delay = 10.5>
ST_179 : Operation 1526 [3/4] (10.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv/conv.cpp:26]   --->   Operation 1526 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 180 <SV = 75> <Delay = 10.5>
ST_180 : Operation 1527 [2/4] (10.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv/conv.cpp:26]   --->   Operation 1527 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 181 <SV = 76> <Delay = 10.5>
ST_181 : Operation 1528 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1528 'specloopname' <Predicate = true> <Delay = 0.00>
ST_181 : Operation 1529 [1/4] (10.5ns)   --->   "%w_sum_3_12 = fadd float %w_sum_2_13, %tmp_1_12" [conv/conv.cpp:26]   --->   Operation 1529 'fadd' 'w_sum_3_12' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_181 : Operation 1530 [1/1] (0.00ns)   --->   "br label %57" [conv/conv.cpp:24]   --->   Operation 1530 'br' <Predicate = true> <Delay = 0.00>

State 182 <SV = 69> <Delay = 10.5>
ST_182 : Operation 1531 [3/4] (10.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0x3FA325ED60000000" [conv/conv.cpp:31]   --->   Operation 1531 'fadd' 'w_sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 183 <SV = 70> <Delay = 10.5>
ST_183 : Operation 1532 [2/4] (10.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0x3FA325ED60000000" [conv/conv.cpp:31]   --->   Operation 1532 'fadd' 'w_sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 184 <SV = 71> <Delay = 15.9>
ST_184 : Operation 1533 [1/4] (10.5ns)   --->   "%w_sum_13 = fadd float %w_sum_0_13, 0x3FA325ED60000000" [conv/conv.cpp:31]   --->   Operation 1533 'fadd' 'w_sum_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_184 : Operation 1534 [2/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1534 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 185 <SV = 72> <Delay = 9.66>
ST_185 : Operation 1535 [1/1] (0.00ns)   --->   "%bitcast_ln34_13 = bitcast float %w_sum_13 to i32" [conv/conv.cpp:34]   --->   Operation 1535 'bitcast' 'bitcast_ln34_13' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1536 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_13, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1536 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln34_13 = trunc i32 %bitcast_ln34_13 to i23" [conv/conv.cpp:34]   --->   Operation 1537 'trunc' 'trunc_ln34_13' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1538 [1/1] (1.55ns)   --->   "%icmp_ln34_26 = icmp ne i8 %tmp_75, -1" [conv/conv.cpp:34]   --->   Operation 1538 'icmp' 'icmp_ln34_26' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1539 [1/1] (2.44ns)   --->   "%icmp_ln34_27 = icmp eq i23 %trunc_ln34_13, 0" [conv/conv.cpp:34]   --->   Operation 1539 'icmp' 'icmp_ln34_27' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%or_ln34_13 = or i1 %icmp_ln34_27, %icmp_ln34_26" [conv/conv.cpp:34]   --->   Operation 1540 'or' 'or_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1541 [1/2] (5.43ns)   --->   "%tmp_76 = fcmp ogt float %w_sum_13, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1541 'fcmp' 'tmp_76' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1542 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_13)   --->   "%and_ln34_13 = and i1 %or_ln34_13, %tmp_76" [conv/conv.cpp:34]   --->   Operation 1542 'and' 'and_ln34_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_185 : Operation 1543 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_13 = select i1 %and_ln34_13, float %w_sum_13, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1543 'select' 'select_ln34_13' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_185 : Operation 1544 [1/1] (3.25ns)   --->   "store float %select_ln34_13, float* %conv_out_addr_13, align 4" [conv/conv.cpp:35]   --->   Operation 1544 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_185 : Operation 1545 [1/1] (0.00ns)   --->   "%empty_83 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_51) nounwind" [conv/conv.cpp:38]   --->   Operation 1545 'specregionend' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1546 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1546 'specregionbegin' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_185 : Operation 1547 [1/1] (1.76ns)   --->   "br label %59" [conv/conv.cpp:18]   --->   Operation 1547 'br' <Predicate = true> <Delay = 1.76>

State 186 <SV = 73> <Delay = 10.5>
ST_186 : Operation 1548 [1/1] (0.00ns)   --->   "%wr_0_14 = phi i2 [ 0, %Filter2_Loop13 ], [ %add_ln18_14, %W_Row_Loop_end14 ]" [conv/conv.cpp:18]   --->   Operation 1548 'phi' 'wr_0_14' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1549 [1/1] (0.00ns)   --->   "%w_sum_0_14 = phi float [ 0.000000e+00, %Filter2_Loop13 ], [ %w_sum_1_14, %W_Row_Loop_end14 ]" [conv/conv.cpp:26]   --->   Operation 1549 'phi' 'w_sum_0_14' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln18_14 = zext i2 %wr_0_14 to i4" [conv/conv.cpp:18]   --->   Operation 1550 'zext' 'zext_ln18_14' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1551 [1/1] (0.95ns)   --->   "%icmp_ln18_14 = icmp eq i2 %wr_0_14, -1" [conv/conv.cpp:18]   --->   Operation 1551 'icmp' 'icmp_ln18_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1552 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1552 'speclooptripcount' 'empty_90' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1553 [1/1] (1.56ns)   --->   "%add_ln18_14 = add i2 %wr_0_14, 1" [conv/conv.cpp:18]   --->   Operation 1553 'add' 'add_ln18_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1554 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_14, label %Filter2_Loop14, label %W_Row_Loop_begin14" [conv/conv.cpp:18]   --->   Operation 1554 'br' <Predicate = true> <Delay = 0.00>
ST_186 : Operation 1555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1555 'specloopname' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1556 [1/1] (0.00ns)   --->   "%tmp_58 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1556 'specregionbegin' 'tmp_58' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1557 [1/1] (0.00ns)   --->   "%zext_ln26_129 = zext i2 %wr_0_14 to i5" [conv/conv.cpp:26]   --->   Operation 1557 'zext' 'zext_ln26_129' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_109 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_14, i2 0)" [conv/conv.cpp:26]   --->   Operation 1558 'bitconcatenate' 'tmp_109' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln26_130 = zext i4 %tmp_109 to i5" [conv/conv.cpp:26]   --->   Operation 1559 'zext' 'zext_ln26_130' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1560 [1/1] (1.73ns)   --->   "%sub_ln26_40 = sub i5 %zext_ln26_130, %zext_ln26_129" [conv/conv.cpp:26]   --->   Operation 1560 'sub' 'sub_ln26_40' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln26_14 = sext i5 %sub_ln26_40 to i6" [conv/conv.cpp:26]   --->   Operation 1561 'sext' 'sext_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1562 [1/1] (1.73ns)   --->   "%add_ln26_14 = add i4 %zext_ln18_14, %r_0" [conv/conv.cpp:26]   --->   Operation 1562 'add' 'add_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1563 [1/1] (0.00ns)   --->   "%zext_ln26_131 = zext i4 %add_ln26_14 to i8" [conv/conv.cpp:26]   --->   Operation 1563 'zext' 'zext_ln26_131' <Predicate = (!icmp_ln18_14)> <Delay = 0.00>
ST_186 : Operation 1564 [1/1] (3.49ns)   --->   "%mul_ln26_14 = mul i8 %zext_ln26_131, 13" [conv/conv.cpp:26]   --->   Operation 1564 'mul' 'mul_ln26_14' <Predicate = (!icmp_ln18_14)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_186 : Operation 1565 [1/1] (1.76ns)   --->   "br label %60" [conv/conv.cpp:21]   --->   Operation 1565 'br' <Predicate = (!icmp_ln18_14)> <Delay = 1.76>
ST_186 : Operation 1566 [4/4] (10.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0x3FB50CFCA0000000" [conv/conv.cpp:31]   --->   Operation 1566 'fadd' 'w_sum_14' <Predicate = (icmp_ln18_14)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 187 <SV = 74> <Delay = 5.28>
ST_187 : Operation 1567 [1/1] (0.00ns)   --->   "%w_sum_1_14 = phi float [ %w_sum_0_14, %W_Row_Loop_begin14 ], [ %w_sum_2_14, %W_Col_Loop_end14 ]" [conv/conv.cpp:26]   --->   Operation 1567 'phi' 'w_sum_1_14' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1568 [1/1] (0.00ns)   --->   "%wc_0_14 = phi i2 [ 0, %W_Row_Loop_begin14 ], [ %add_ln21_14, %W_Col_Loop_end14 ]" [conv/conv.cpp:21]   --->   Operation 1568 'phi' 'wc_0_14' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1569 [1/1] (0.00ns)   --->   "%zext_ln21_14 = zext i2 %wc_0_14 to i4" [conv/conv.cpp:21]   --->   Operation 1569 'zext' 'zext_ln21_14' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1570 [1/1] (0.95ns)   --->   "%icmp_ln21_14 = icmp eq i2 %wc_0_14, -1" [conv/conv.cpp:21]   --->   Operation 1570 'icmp' 'icmp_ln21_14' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1571 [1/1] (0.00ns)   --->   "%empty_92 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1571 'speclooptripcount' 'empty_92' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1572 [1/1] (1.56ns)   --->   "%add_ln21_14 = add i2 %wc_0_14, 1" [conv/conv.cpp:21]   --->   Operation 1572 'add' 'add_ln21_14' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1573 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_14, label %W_Row_Loop_end14, label %W_Col_Loop_begin14" [conv/conv.cpp:21]   --->   Operation 1573 'br' <Predicate = true> <Delay = 0.00>
ST_187 : Operation 1574 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1574 'specloopname' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1575 [1/1] (0.00ns)   --->   "%tmp_61 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1575 'specregionbegin' 'tmp_61' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1576 [1/1] (0.00ns)   --->   "%zext_ln26_142 = zext i2 %wc_0_14 to i6" [conv/conv.cpp:26]   --->   Operation 1576 'zext' 'zext_ln26_142' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1577 [1/1] (1.78ns)   --->   "%add_ln26_86 = add i6 %sext_ln26_14, %zext_ln26_142" [conv/conv.cpp:26]   --->   Operation 1577 'add' 'add_ln26_86' <Predicate = (!icmp_ln21_14)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1578 [1/1] (0.00ns)   --->   "%trunc_ln26_14 = trunc i6 %add_ln26_86 to i4" [conv/conv.cpp:26]   --->   Operation 1578 'trunc' 'trunc_ln26_14' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1579 [1/1] (0.00ns)   --->   "%p_shl56_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_14, i3 0)" [conv/conv.cpp:26]   --->   Operation 1579 'bitconcatenate' 'p_shl56_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1580 [1/1] (0.00ns)   --->   "%p_shl57_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_86, i1 false)" [conv/conv.cpp:26]   --->   Operation 1580 'bitconcatenate' 'p_shl57_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1581 [1/1] (1.87ns)   --->   "%sub_ln26_44 = sub i7 %p_shl56_cast, %p_shl57_cast" [conv/conv.cpp:26]   --->   Operation 1581 'sub' 'sub_ln26_44' <Predicate = (!icmp_ln21_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1582 [1/1] (1.73ns)   --->   "%add_ln26_30 = add i4 %zext_ln21_14, %c_0" [conv/conv.cpp:26]   --->   Operation 1582 'add' 'add_ln26_30' <Predicate = (!icmp_ln21_14)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1583 [1/1] (0.00ns)   --->   "%zext_ln26_143 = zext i4 %add_ln26_30 to i8" [conv/conv.cpp:26]   --->   Operation 1583 'zext' 'zext_ln26_143' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1584 [1/1] (1.91ns)   --->   "%add_ln26_87 = add i8 %mul_ln26_14, %zext_ln26_143" [conv/conv.cpp:26]   --->   Operation 1584 'add' 'add_ln26_87' <Predicate = (!icmp_ln21_14)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1585 [1/1] (0.00ns)   --->   "%p_shl58_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_87, i3 0)" [conv/conv.cpp:26]   --->   Operation 1585 'bitconcatenate' 'p_shl58_cast' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1586 [1/1] (0.00ns)   --->   "%tmp_112 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_87, i1 false)" [conv/conv.cpp:26]   --->   Operation 1586 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1587 [1/1] (0.00ns)   --->   "%zext_ln26_144 = zext i9 %tmp_112 to i11" [conv/conv.cpp:26]   --->   Operation 1587 'zext' 'zext_ln26_144' <Predicate = (!icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1588 [1/1] (1.63ns)   --->   "%sub_ln26_45 = sub i11 %p_shl58_cast, %zext_ln26_144" [conv/conv.cpp:26]   --->   Operation 1588 'sub' 'sub_ln26_45' <Predicate = (!icmp_ln21_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_187 : Operation 1589 [1/1] (1.76ns)   --->   "br label %61" [conv/conv.cpp:24]   --->   Operation 1589 'br' <Predicate = (!icmp_ln21_14)> <Delay = 1.76>
ST_187 : Operation 1590 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_58) nounwind" [conv/conv.cpp:29]   --->   Operation 1590 'specregionend' 'empty_91' <Predicate = (icmp_ln21_14)> <Delay = 0.00>
ST_187 : Operation 1591 [1/1] (0.00ns)   --->   "br label %59" [conv/conv.cpp:18]   --->   Operation 1591 'br' <Predicate = (icmp_ln21_14)> <Delay = 0.00>

State 188 <SV = 75> <Delay = 5.12>
ST_188 : Operation 1592 [1/1] (0.00ns)   --->   "%w_sum_2_14 = phi float [ %w_sum_1_14, %W_Col_Loop_begin14 ], [ %w_sum_3_13, %62 ]" [conv/conv.cpp:26]   --->   Operation 1592 'phi' 'w_sum_2_14' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1593 [1/1] (0.00ns)   --->   "%ch_0_14 = phi i3 [ 0, %W_Col_Loop_begin14 ], [ %add_ln24_14, %62 ]" [conv/conv.cpp:24]   --->   Operation 1593 'phi' 'ch_0_14' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1594 [1/1] (1.13ns)   --->   "%icmp_ln24_14 = icmp eq i3 %ch_0_14, -2" [conv/conv.cpp:24]   --->   Operation 1594 'icmp' 'icmp_ln24_14' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1595 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1595 'speclooptripcount' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1596 [1/1] (1.65ns)   --->   "%add_ln24_14 = add i3 %ch_0_14, 1" [conv/conv.cpp:24]   --->   Operation 1596 'add' 'add_ln24_14' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1597 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_14, label %W_Col_Loop_end14, label %62" [conv/conv.cpp:24]   --->   Operation 1597 'br' <Predicate = true> <Delay = 0.00>
ST_188 : Operation 1598 [1/1] (0.00ns)   --->   "%zext_ln26_152 = zext i3 %ch_0_14 to i11" [conv/conv.cpp:26]   --->   Operation 1598 'zext' 'zext_ln26_152' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1599 [1/1] (0.00ns)   --->   "%zext_ln26_153 = zext i3 %ch_0_14 to i7" [conv/conv.cpp:26]   --->   Operation 1599 'zext' 'zext_ln26_153' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1600 [1/1] (1.87ns)   --->   "%add_ln26_92 = add i7 %sub_ln26_44, %zext_ln26_153" [conv/conv.cpp:26]   --->   Operation 1600 'add' 'add_ln26_92' <Predicate = (!icmp_ln24_14)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1601 [1/1] (0.00ns)   --->   "%zext_ln26_154 = zext i7 %add_ln26_92 to i64" [conv/conv.cpp:26]   --->   Operation 1601 'zext' 'zext_ln26_154' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1602 [1/1] (0.00ns)   --->   "%conv_weights_14_addr = getelementptr [54 x float]* @conv_weights_14, i64 0, i64 %zext_ln26_154" [conv/conv.cpp:26]   --->   Operation 1602 'getelementptr' 'conv_weights_14_addr' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1603 [1/1] (1.63ns)   --->   "%add_ln26_93 = add i11 %sub_ln26_45, %zext_ln26_152" [conv/conv.cpp:26]   --->   Operation 1603 'add' 'add_ln26_93' <Predicate = (!icmp_ln24_14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_188 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln26_155 = zext i11 %add_ln26_93 to i64" [conv/conv.cpp:26]   --->   Operation 1604 'zext' 'zext_ln26_155' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1605 [1/1] (0.00ns)   --->   "%input_addr_14 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_155" [conv/conv.cpp:26]   --->   Operation 1605 'getelementptr' 'input_addr_14' <Predicate = (!icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1606 [2/2] (3.25ns)   --->   "%conv_weights_14_load = load float* %conv_weights_14_addr, align 8" [conv/conv.cpp:26]   --->   Operation 1606 'load' 'conv_weights_14_load' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_188 : Operation 1607 [2/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 1607 'load' 'input_load_14' <Predicate = (!icmp_ln24_14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_188 : Operation 1608 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_61) nounwind" [conv/conv.cpp:28]   --->   Operation 1608 'specregionend' 'empty_93' <Predicate = (icmp_ln24_14)> <Delay = 0.00>
ST_188 : Operation 1609 [1/1] (0.00ns)   --->   "br label %60" [conv/conv.cpp:21]   --->   Operation 1609 'br' <Predicate = (icmp_ln24_14)> <Delay = 0.00>

State 189 <SV = 76> <Delay = 15.6>
ST_189 : Operation 1610 [1/2] (3.25ns)   --->   "%conv_weights_14_load = load float* %conv_weights_14_addr, align 8" [conv/conv.cpp:26]   --->   Operation 1610 'load' 'conv_weights_14_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_189 : Operation 1611 [1/2] (3.25ns)   --->   "%input_load_14 = load float* %input_addr_14, align 4" [conv/conv.cpp:26]   --->   Operation 1611 'load' 'input_load_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_189 : Operation 1612 [2/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_weights_14_load, %input_load_14" [conv/conv.cpp:26]   --->   Operation 1612 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 190 <SV = 77> <Delay = 12.3>
ST_190 : Operation 1613 [1/2] (12.3ns)   --->   "%tmp_1_13 = fmul float %conv_weights_14_load, %input_load_14" [conv/conv.cpp:26]   --->   Operation 1613 'fmul' 'tmp_1_13' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 191 <SV = 78> <Delay = 10.5>
ST_191 : Operation 1614 [4/4] (10.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv/conv.cpp:26]   --->   Operation 1614 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 192 <SV = 79> <Delay = 10.5>
ST_192 : Operation 1615 [3/4] (10.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv/conv.cpp:26]   --->   Operation 1615 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 193 <SV = 80> <Delay = 10.5>
ST_193 : Operation 1616 [2/4] (10.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv/conv.cpp:26]   --->   Operation 1616 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 194 <SV = 81> <Delay = 10.5>
ST_194 : Operation 1617 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1617 'specloopname' <Predicate = true> <Delay = 0.00>
ST_194 : Operation 1618 [1/4] (10.5ns)   --->   "%w_sum_3_13 = fadd float %w_sum_2_14, %tmp_1_13" [conv/conv.cpp:26]   --->   Operation 1618 'fadd' 'w_sum_3_13' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_194 : Operation 1619 [1/1] (0.00ns)   --->   "br label %61" [conv/conv.cpp:24]   --->   Operation 1619 'br' <Predicate = true> <Delay = 0.00>

State 195 <SV = 74> <Delay = 10.5>
ST_195 : Operation 1620 [3/4] (10.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0x3FB50CFCA0000000" [conv/conv.cpp:31]   --->   Operation 1620 'fadd' 'w_sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 196 <SV = 75> <Delay = 10.5>
ST_196 : Operation 1621 [2/4] (10.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0x3FB50CFCA0000000" [conv/conv.cpp:31]   --->   Operation 1621 'fadd' 'w_sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 197 <SV = 76> <Delay = 15.9>
ST_197 : Operation 1622 [1/4] (10.5ns)   --->   "%w_sum_14 = fadd float %w_sum_0_14, 0x3FB50CFCA0000000" [conv/conv.cpp:31]   --->   Operation 1622 'fadd' 'w_sum_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_197 : Operation 1623 [2/2] (5.43ns)   --->   "%tmp_78 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1623 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 198 <SV = 77> <Delay = 9.66>
ST_198 : Operation 1624 [1/1] (0.00ns)   --->   "%bitcast_ln34_14 = bitcast float %w_sum_14 to i32" [conv/conv.cpp:34]   --->   Operation 1624 'bitcast' 'bitcast_ln34_14' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_77 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_14, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1625 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1626 [1/1] (0.00ns)   --->   "%trunc_ln34_14 = trunc i32 %bitcast_ln34_14 to i23" [conv/conv.cpp:34]   --->   Operation 1626 'trunc' 'trunc_ln34_14' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1627 [1/1] (1.55ns)   --->   "%icmp_ln34_28 = icmp ne i8 %tmp_77, -1" [conv/conv.cpp:34]   --->   Operation 1627 'icmp' 'icmp_ln34_28' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1628 [1/1] (2.44ns)   --->   "%icmp_ln34_29 = icmp eq i23 %trunc_ln34_14, 0" [conv/conv.cpp:34]   --->   Operation 1628 'icmp' 'icmp_ln34_29' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1629 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%or_ln34_14 = or i1 %icmp_ln34_29, %icmp_ln34_28" [conv/conv.cpp:34]   --->   Operation 1629 'or' 'or_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1630 [1/2] (5.43ns)   --->   "%tmp_78 = fcmp ogt float %w_sum_14, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1630 'fcmp' 'tmp_78' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1631 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_14)   --->   "%and_ln34_14 = and i1 %or_ln34_14, %tmp_78" [conv/conv.cpp:34]   --->   Operation 1631 'and' 'and_ln34_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_198 : Operation 1632 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_14 = select i1 %and_ln34_14, float %w_sum_14, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1632 'select' 'select_ln34_14' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_198 : Operation 1633 [1/1] (3.25ns)   --->   "store float %select_ln34_14, float* %conv_out_addr_14, align 4" [conv/conv.cpp:35]   --->   Operation 1633 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_198 : Operation 1634 [1/1] (0.00ns)   --->   "%empty_89 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_54) nounwind" [conv/conv.cpp:38]   --->   Operation 1634 'specregionend' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1635 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 1635 'specregionbegin' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_198 : Operation 1636 [1/1] (1.76ns)   --->   "br label %63" [conv/conv.cpp:18]   --->   Operation 1636 'br' <Predicate = true> <Delay = 1.76>

State 199 <SV = 78> <Delay = 10.5>
ST_199 : Operation 1637 [1/1] (0.00ns)   --->   "%wr_0_15 = phi i2 [ 0, %Filter2_Loop14 ], [ %add_ln18_15, %W_Row_Loop_end15 ]" [conv/conv.cpp:18]   --->   Operation 1637 'phi' 'wr_0_15' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1638 [1/1] (0.00ns)   --->   "%w_sum_0_15 = phi float [ 0.000000e+00, %Filter2_Loop14 ], [ %w_sum_1_15, %W_Row_Loop_end15 ]" [conv/conv.cpp:26]   --->   Operation 1638 'phi' 'w_sum_0_15' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1639 [1/1] (0.00ns)   --->   "%zext_ln18_15 = zext i2 %wr_0_15 to i4" [conv/conv.cpp:18]   --->   Operation 1639 'zext' 'zext_ln18_15' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1640 [1/1] (0.95ns)   --->   "%icmp_ln18_15 = icmp eq i2 %wr_0_15, -1" [conv/conv.cpp:18]   --->   Operation 1640 'icmp' 'icmp_ln18_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1641 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1641 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1642 [1/1] (1.56ns)   --->   "%add_ln18_15 = add i2 %wr_0_15, 1" [conv/conv.cpp:18]   --->   Operation 1642 'add' 'add_ln18_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1643 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18_15, label %Filter2_Loop_end, label %W_Row_Loop_begin15" [conv/conv.cpp:18]   --->   Operation 1643 'br' <Predicate = true> <Delay = 0.00>
ST_199 : Operation 1644 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1644 'specloopname' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1645 [1/1] (0.00ns)   --->   "%tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv/conv.cpp:19]   --->   Operation 1645 'specregionbegin' 'tmp_60' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1646 [1/1] (0.00ns)   --->   "%zext_ln26_139 = zext i2 %wr_0_15 to i5" [conv/conv.cpp:26]   --->   Operation 1646 'zext' 'zext_ln26_139' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1647 [1/1] (0.00ns)   --->   "%tmp_111 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0_15, i2 0)" [conv/conv.cpp:26]   --->   Operation 1647 'bitconcatenate' 'tmp_111' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln26_140 = zext i4 %tmp_111 to i5" [conv/conv.cpp:26]   --->   Operation 1648 'zext' 'zext_ln26_140' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1649 [1/1] (1.73ns)   --->   "%sub_ln26_43 = sub i5 %zext_ln26_140, %zext_ln26_139" [conv/conv.cpp:26]   --->   Operation 1649 'sub' 'sub_ln26_43' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1650 [1/1] (0.00ns)   --->   "%sext_ln26_15 = sext i5 %sub_ln26_43 to i6" [conv/conv.cpp:26]   --->   Operation 1650 'sext' 'sext_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1651 [1/1] (1.73ns)   --->   "%add_ln26_15 = add i4 %zext_ln18_15, %r_0" [conv/conv.cpp:26]   --->   Operation 1651 'add' 'add_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln26_141 = zext i4 %add_ln26_15 to i8" [conv/conv.cpp:26]   --->   Operation 1652 'zext' 'zext_ln26_141' <Predicate = (!icmp_ln18_15)> <Delay = 0.00>
ST_199 : Operation 1653 [1/1] (3.49ns)   --->   "%mul_ln26_15 = mul i8 %zext_ln26_141, 13" [conv/conv.cpp:26]   --->   Operation 1653 'mul' 'mul_ln26_15' <Predicate = (!icmp_ln18_15)> <Delay = 3.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_199 : Operation 1654 [1/1] (1.76ns)   --->   "br label %64" [conv/conv.cpp:21]   --->   Operation 1654 'br' <Predicate = (!icmp_ln18_15)> <Delay = 1.76>
ST_199 : Operation 1655 [4/4] (10.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBFC3E5A560000000" [conv/conv.cpp:31]   --->   Operation 1655 'fadd' 'w_sum_15' <Predicate = (icmp_ln18_15)> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 200 <SV = 79> <Delay = 5.28>
ST_200 : Operation 1656 [1/1] (0.00ns)   --->   "%w_sum_1_15 = phi float [ %w_sum_0_15, %W_Row_Loop_begin15 ], [ %w_sum_2_15, %W_Col_Loop_end15 ]" [conv/conv.cpp:26]   --->   Operation 1656 'phi' 'w_sum_1_15' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1657 [1/1] (0.00ns)   --->   "%wc_0_15 = phi i2 [ 0, %W_Row_Loop_begin15 ], [ %add_ln21_15, %W_Col_Loop_end15 ]" [conv/conv.cpp:21]   --->   Operation 1657 'phi' 'wc_0_15' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1658 [1/1] (0.00ns)   --->   "%zext_ln21_15 = zext i2 %wc_0_15 to i4" [conv/conv.cpp:21]   --->   Operation 1658 'zext' 'zext_ln21_15' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1659 [1/1] (0.95ns)   --->   "%icmp_ln21_15 = icmp eq i2 %wc_0_15, -1" [conv/conv.cpp:21]   --->   Operation 1659 'icmp' 'icmp_ln21_15' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1660 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 1660 'speclooptripcount' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1661 [1/1] (1.56ns)   --->   "%add_ln21_15 = add i2 %wc_0_15, 1" [conv/conv.cpp:21]   --->   Operation 1661 'add' 'add_ln21_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1662 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21_15, label %W_Row_Loop_end15, label %W_Col_Loop_begin15" [conv/conv.cpp:21]   --->   Operation 1662 'br' <Predicate = true> <Delay = 0.00>
ST_200 : Operation 1663 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1663 'specloopname' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1664 [1/1] (0.00ns)   --->   "%tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5) nounwind" [conv/conv.cpp:22]   --->   Operation 1664 'specregionbegin' 'tmp_62' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1665 [1/1] (0.00ns)   --->   "%zext_ln26_149 = zext i2 %wc_0_15 to i6" [conv/conv.cpp:26]   --->   Operation 1665 'zext' 'zext_ln26_149' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1666 [1/1] (1.78ns)   --->   "%add_ln26_90 = add i6 %sext_ln26_15, %zext_ln26_149" [conv/conv.cpp:26]   --->   Operation 1666 'add' 'add_ln26_90' <Predicate = (!icmp_ln21_15)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1667 [1/1] (0.00ns)   --->   "%trunc_ln26_15 = trunc i6 %add_ln26_90 to i4" [conv/conv.cpp:26]   --->   Operation 1667 'trunc' 'trunc_ln26_15' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1668 [1/1] (0.00ns)   --->   "%p_shl60_cast = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26_15, i3 0)" [conv/conv.cpp:26]   --->   Operation 1668 'bitconcatenate' 'p_shl60_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1669 [1/1] (0.00ns)   --->   "%p_shl61_cast = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_90, i1 false)" [conv/conv.cpp:26]   --->   Operation 1669 'bitconcatenate' 'p_shl61_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1670 [1/1] (1.87ns)   --->   "%sub_ln26_46 = sub i7 %p_shl60_cast, %p_shl61_cast" [conv/conv.cpp:26]   --->   Operation 1670 'sub' 'sub_ln26_46' <Predicate = (!icmp_ln21_15)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1671 [1/1] (1.73ns)   --->   "%add_ln26_31 = add i4 %zext_ln21_15, %c_0" [conv/conv.cpp:26]   --->   Operation 1671 'add' 'add_ln26_31' <Predicate = (!icmp_ln21_15)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1672 [1/1] (0.00ns)   --->   "%zext_ln26_150 = zext i4 %add_ln26_31 to i8" [conv/conv.cpp:26]   --->   Operation 1672 'zext' 'zext_ln26_150' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1673 [1/1] (1.91ns)   --->   "%add_ln26_91 = add i8 %mul_ln26_15, %zext_ln26_150" [conv/conv.cpp:26]   --->   Operation 1673 'add' 'add_ln26_91' <Predicate = (!icmp_ln21_15)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1674 [1/1] (0.00ns)   --->   "%p_shl62_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_91, i3 0)" [conv/conv.cpp:26]   --->   Operation 1674 'bitconcatenate' 'p_shl62_cast' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1675 [1/1] (0.00ns)   --->   "%tmp_113 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_91, i1 false)" [conv/conv.cpp:26]   --->   Operation 1675 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1676 [1/1] (0.00ns)   --->   "%zext_ln26_151 = zext i9 %tmp_113 to i11" [conv/conv.cpp:26]   --->   Operation 1676 'zext' 'zext_ln26_151' <Predicate = (!icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1677 [1/1] (1.63ns)   --->   "%sub_ln26_47 = sub i11 %p_shl62_cast, %zext_ln26_151" [conv/conv.cpp:26]   --->   Operation 1677 'sub' 'sub_ln26_47' <Predicate = (!icmp_ln21_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_200 : Operation 1678 [1/1] (1.76ns)   --->   "br label %65" [conv/conv.cpp:24]   --->   Operation 1678 'br' <Predicate = (!icmp_ln21_15)> <Delay = 1.76>
ST_200 : Operation 1679 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_60) nounwind" [conv/conv.cpp:29]   --->   Operation 1679 'specregionend' 'empty_97' <Predicate = (icmp_ln21_15)> <Delay = 0.00>
ST_200 : Operation 1680 [1/1] (0.00ns)   --->   "br label %63" [conv/conv.cpp:18]   --->   Operation 1680 'br' <Predicate = (icmp_ln21_15)> <Delay = 0.00>

State 201 <SV = 80> <Delay = 5.12>
ST_201 : Operation 1681 [1/1] (0.00ns)   --->   "%w_sum_2_15 = phi float [ %w_sum_1_15, %W_Col_Loop_begin15 ], [ %w_sum_3_14, %66 ]" [conv/conv.cpp:26]   --->   Operation 1681 'phi' 'w_sum_2_15' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1682 [1/1] (0.00ns)   --->   "%ch_0_15 = phi i3 [ 0, %W_Col_Loop_begin15 ], [ %add_ln24_15, %66 ]" [conv/conv.cpp:24]   --->   Operation 1682 'phi' 'ch_0_15' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1683 [1/1] (1.13ns)   --->   "%icmp_ln24_15 = icmp eq i3 %ch_0_15, -2" [conv/conv.cpp:24]   --->   Operation 1683 'icmp' 'icmp_ln24_15' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1684 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 1684 'speclooptripcount' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1685 [1/1] (1.65ns)   --->   "%add_ln24_15 = add i3 %ch_0_15, 1" [conv/conv.cpp:24]   --->   Operation 1685 'add' 'add_ln24_15' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1686 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24_15, label %W_Col_Loop_end15, label %66" [conv/conv.cpp:24]   --->   Operation 1686 'br' <Predicate = true> <Delay = 0.00>
ST_201 : Operation 1687 [1/1] (0.00ns)   --->   "%zext_ln26_156 = zext i3 %ch_0_15 to i11" [conv/conv.cpp:26]   --->   Operation 1687 'zext' 'zext_ln26_156' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1688 [1/1] (0.00ns)   --->   "%zext_ln26_157 = zext i3 %ch_0_15 to i7" [conv/conv.cpp:26]   --->   Operation 1688 'zext' 'zext_ln26_157' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1689 [1/1] (1.87ns)   --->   "%add_ln26_94 = add i7 %sub_ln26_46, %zext_ln26_157" [conv/conv.cpp:26]   --->   Operation 1689 'add' 'add_ln26_94' <Predicate = (!icmp_ln24_15)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1690 [1/1] (0.00ns)   --->   "%zext_ln26_158 = zext i7 %add_ln26_94 to i64" [conv/conv.cpp:26]   --->   Operation 1690 'zext' 'zext_ln26_158' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1691 [1/1] (0.00ns)   --->   "%conv_weights_15_addr = getelementptr [54 x float]* @conv_weights_15, i64 0, i64 %zext_ln26_158" [conv/conv.cpp:26]   --->   Operation 1691 'getelementptr' 'conv_weights_15_addr' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1692 [1/1] (1.63ns)   --->   "%add_ln26_95 = add i11 %sub_ln26_47, %zext_ln26_156" [conv/conv.cpp:26]   --->   Operation 1692 'add' 'add_ln26_95' <Predicate = (!icmp_ln24_15)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_201 : Operation 1693 [1/1] (0.00ns)   --->   "%zext_ln26_159 = zext i11 %add_ln26_95 to i64" [conv/conv.cpp:26]   --->   Operation 1693 'zext' 'zext_ln26_159' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1694 [1/1] (0.00ns)   --->   "%input_addr_15 = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_159" [conv/conv.cpp:26]   --->   Operation 1694 'getelementptr' 'input_addr_15' <Predicate = (!icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1695 [2/2] (3.25ns)   --->   "%conv_weights_15_load = load float* %conv_weights_15_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1695 'load' 'conv_weights_15_load' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_201 : Operation 1696 [2/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 1696 'load' 'input_load_15' <Predicate = (!icmp_ln24_15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_201 : Operation 1697 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_62) nounwind" [conv/conv.cpp:28]   --->   Operation 1697 'specregionend' 'empty_99' <Predicate = (icmp_ln24_15)> <Delay = 0.00>
ST_201 : Operation 1698 [1/1] (0.00ns)   --->   "br label %64" [conv/conv.cpp:21]   --->   Operation 1698 'br' <Predicate = (icmp_ln24_15)> <Delay = 0.00>

State 202 <SV = 81> <Delay = 15.6>
ST_202 : Operation 1699 [1/2] (3.25ns)   --->   "%conv_weights_15_load = load float* %conv_weights_15_addr, align 4" [conv/conv.cpp:26]   --->   Operation 1699 'load' 'conv_weights_15_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 54> <ROM>
ST_202 : Operation 1700 [1/2] (3.25ns)   --->   "%input_load_15 = load float* %input_addr_15, align 4" [conv/conv.cpp:26]   --->   Operation 1700 'load' 'input_load_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_202 : Operation 1701 [2/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_weights_15_load, %input_load_15" [conv/conv.cpp:26]   --->   Operation 1701 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 203 <SV = 82> <Delay = 12.3>
ST_203 : Operation 1702 [1/2] (12.3ns)   --->   "%tmp_1_14 = fmul float %conv_weights_15_load, %input_load_15" [conv/conv.cpp:26]   --->   Operation 1702 'fmul' 'tmp_1_14' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 204 <SV = 83> <Delay = 10.5>
ST_204 : Operation 1703 [4/4] (10.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv/conv.cpp:26]   --->   Operation 1703 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 205 <SV = 84> <Delay = 10.5>
ST_205 : Operation 1704 [3/4] (10.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv/conv.cpp:26]   --->   Operation 1704 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 206 <SV = 85> <Delay = 10.5>
ST_206 : Operation 1705 [2/4] (10.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv/conv.cpp:26]   --->   Operation 1705 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 207 <SV = 86> <Delay = 10.5>
ST_207 : Operation 1706 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [conv/conv.cpp:25]   --->   Operation 1706 'specloopname' <Predicate = true> <Delay = 0.00>
ST_207 : Operation 1707 [1/4] (10.5ns)   --->   "%w_sum_3_14 = fadd float %w_sum_2_15, %tmp_1_14" [conv/conv.cpp:26]   --->   Operation 1707 'fadd' 'w_sum_3_14' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_207 : Operation 1708 [1/1] (0.00ns)   --->   "br label %65" [conv/conv.cpp:24]   --->   Operation 1708 'br' <Predicate = true> <Delay = 0.00>

State 208 <SV = 79> <Delay = 10.5>
ST_208 : Operation 1709 [3/4] (10.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBFC3E5A560000000" [conv/conv.cpp:31]   --->   Operation 1709 'fadd' 'w_sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 209 <SV = 80> <Delay = 10.5>
ST_209 : Operation 1710 [2/4] (10.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBFC3E5A560000000" [conv/conv.cpp:31]   --->   Operation 1710 'fadd' 'w_sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 210 <SV = 81> <Delay = 15.9>
ST_210 : Operation 1711 [1/4] (10.5ns)   --->   "%w_sum_15 = fadd float %w_sum_0_15, 0xBFC3E5A560000000" [conv/conv.cpp:31]   --->   Operation 1711 'fadd' 'w_sum_15' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_210 : Operation 1712 [2/2] (5.43ns)   --->   "%tmp_80 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1712 'fcmp' 'tmp_80' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 211 <SV = 82> <Delay = 9.66>
ST_211 : Operation 1713 [1/1] (0.00ns)   --->   "%bitcast_ln34_15 = bitcast float %w_sum_15 to i32" [conv/conv.cpp:34]   --->   Operation 1713 'bitcast' 'bitcast_ln34_15' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1714 [1/1] (0.00ns)   --->   "%tmp_79 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34_15, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 1714 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln34_15 = trunc i32 %bitcast_ln34_15 to i23" [conv/conv.cpp:34]   --->   Operation 1715 'trunc' 'trunc_ln34_15' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1716 [1/1] (1.55ns)   --->   "%icmp_ln34_30 = icmp ne i8 %tmp_79, -1" [conv/conv.cpp:34]   --->   Operation 1716 'icmp' 'icmp_ln34_30' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1717 [1/1] (2.44ns)   --->   "%icmp_ln34_31 = icmp eq i23 %trunc_ln34_15, 0" [conv/conv.cpp:34]   --->   Operation 1717 'icmp' 'icmp_ln34_31' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%or_ln34_15 = or i1 %icmp_ln34_31, %icmp_ln34_30" [conv/conv.cpp:34]   --->   Operation 1718 'or' 'or_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1719 [1/2] (5.43ns)   --->   "%tmp_80 = fcmp ogt float %w_sum_15, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1719 'fcmp' 'tmp_80' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln34_15)   --->   "%and_ln34_15 = and i1 %or_ln34_15, %tmp_80" [conv/conv.cpp:34]   --->   Operation 1720 'and' 'and_ln34_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_211 : Operation 1721 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln34_15 = select i1 %and_ln34_15, float %w_sum_15, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 1721 'select' 'select_ln34_15' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_211 : Operation 1722 [1/1] (3.25ns)   --->   "store float %select_ln34_15, float* %conv_out_addr_15, align 4" [conv/conv.cpp:35]   --->   Operation 1722 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_211 : Operation 1723 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_57) nounwind" [conv/conv.cpp:38]   --->   Operation 1723 'specregionend' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_211 : Operation 1724 [1/1] (0.00ns)   --->   "br label %2" [conv/conv.cpp:11]   --->   Operation 1724 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', conv/conv.cpp:8) [24]  (1.77 ns)

 <State 2>: 1.87ns
The critical path consists of the following:
	'phi' operation ('phi_mul', conv/conv.cpp:8) with incoming values : ('add_ln8', conv/conv.cpp:8) [25]  (0 ns)
	'add' operation ('add_ln8', conv/conv.cpp:8) [26]  (1.87 ns)

 <State 3>: 1.87ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', conv/conv.cpp:11) [36]  (0 ns)
	'add' operation ('add_ln35', conv/conv.cpp:35) [44]  (1.87 ns)

 <State 4>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_0', conv/conv.cpp:26) with incoming values : ('w_sum_3', conv/conv.cpp:26) [112]  (0 ns)
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [184]  (10.5 ns)

 <State 5>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_0', conv/conv.cpp:21) with incoming values : ('add_ln21', conv/conv.cpp:21) [132]  (0 ns)
	'add' operation ('add_ln26_16', conv/conv.cpp:26) [147]  (1.74 ns)
	'add' operation ('add_ln26_33', conv/conv.cpp:26) [149]  (1.92 ns)
	'sub' operation ('sub_ln26_3', conv/conv.cpp:26) [153]  (1.64 ns)

 <State 6>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_0', conv/conv.cpp:24) with incoming values : ('add_ln24', conv/conv.cpp:24) [157]  (0 ns)
	'add' operation ('add_ln26_36', conv/conv.cpp:26) [166]  (1.87 ns)
	'getelementptr' operation ('conv_weights_0_addr', conv/conv.cpp:26) [168]  (0 ns)
	'load' operation ('conv_weights_0_load', conv/conv.cpp:26) on array 'conv_weights_0' [172]  (3.25 ns)

 <State 7>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_0_load', conv/conv.cpp:26) on array 'conv_weights_0' [172]  (3.25 ns)
	'fmul' operation ('tmp_15', conv/conv.cpp:26) [174]  (12.4 ns)

 <State 8>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_15', conv/conv.cpp:26) [174]  (12.4 ns)

 <State 9>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [175]  (10.5 ns)

 <State 10>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [175]  (10.5 ns)

 <State 11>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [175]  (10.5 ns)

 <State 12>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3', conv/conv.cpp:26) [175]  (10.5 ns)

 <State 13>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [184]  (10.5 ns)

 <State 14>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [184]  (10.5 ns)

 <State 15>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_s', conv/conv.cpp:31) [184]  (10.5 ns)
	'fcmp' operation ('tmp_3', conv/conv.cpp:34) [191]  (5.43 ns)

 <State 16>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_3', conv/conv.cpp:34) [191]  (5.43 ns)
	'and' operation ('and_ln34', conv/conv.cpp:34) [192]  (0 ns)
	'select' operation ('select_ln34', conv/conv.cpp:34) [193]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34', conv/conv.cpp:34 on array 'conv_out' [194]  (3.25 ns)

 <State 17>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_1', conv/conv.cpp:26) with incoming values : ('w_sum_3_1', conv/conv.cpp:26) [200]  (0 ns)
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [272]  (10.5 ns)

 <State 18>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_1', conv/conv.cpp:21) with incoming values : ('add_ln21_1', conv/conv.cpp:21) [220]  (0 ns)
	'add' operation ('add_ln26_17', conv/conv.cpp:26) [235]  (1.74 ns)
	'add' operation ('add_ln26_35', conv/conv.cpp:26) [237]  (1.92 ns)
	'sub' operation ('sub_ln26_6', conv/conv.cpp:26) [241]  (1.64 ns)

 <State 19>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_1', conv/conv.cpp:24) with incoming values : ('add_ln24_1', conv/conv.cpp:24) [245]  (0 ns)
	'add' operation ('add_ln26_40', conv/conv.cpp:26) [254]  (1.87 ns)
	'getelementptr' operation ('conv_weights_1_addr', conv/conv.cpp:26) [256]  (0 ns)
	'load' operation ('conv_weights_1_load', conv/conv.cpp:26) on array 'conv_weights_1' [260]  (3.25 ns)

 <State 20>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_1_load', conv/conv.cpp:26) on array 'conv_weights_1' [260]  (3.25 ns)
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [262]  (12.4 ns)

 <State 21>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_1', conv/conv.cpp:26) [262]  (12.4 ns)

 <State 22>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [263]  (10.5 ns)

 <State 23>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [263]  (10.5 ns)

 <State 24>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [263]  (10.5 ns)

 <State 25>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_1', conv/conv.cpp:26) [263]  (10.5 ns)

 <State 26>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [272]  (10.5 ns)

 <State 27>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [272]  (10.5 ns)

 <State 28>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_1', conv/conv.cpp:31) [272]  (10.5 ns)
	'fcmp' operation ('tmp_6', conv/conv.cpp:34) [279]  (5.43 ns)

 <State 29>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_6', conv/conv.cpp:34) [279]  (5.43 ns)
	'and' operation ('and_ln34_1', conv/conv.cpp:34) [280]  (0 ns)
	'select' operation ('select_ln34_1', conv/conv.cpp:34) [281]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_1', conv/conv.cpp:34 on array 'conv_out' [282]  (3.25 ns)

 <State 30>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_2', conv/conv.cpp:26) with incoming values : ('w_sum_3_2', conv/conv.cpp:26) [288]  (0 ns)
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [360]  (10.5 ns)

 <State 31>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_2', conv/conv.cpp:21) with incoming values : ('add_ln21_2', conv/conv.cpp:21) [308]  (0 ns)
	'add' operation ('add_ln26_18', conv/conv.cpp:26) [323]  (1.74 ns)
	'add' operation ('add_ln26_39', conv/conv.cpp:26) [325]  (1.92 ns)
	'sub' operation ('sub_ln26_9', conv/conv.cpp:26) [329]  (1.64 ns)

 <State 32>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_2', conv/conv.cpp:24) with incoming values : ('add_ln24_2', conv/conv.cpp:24) [333]  (0 ns)
	'add' operation ('add_ln26_44', conv/conv.cpp:26) [342]  (1.87 ns)
	'getelementptr' operation ('conv_weights_2_addr', conv/conv.cpp:26) [344]  (0 ns)
	'load' operation ('conv_weights_2_load', conv/conv.cpp:26) on array 'conv_weights_2' [348]  (3.25 ns)

 <State 33>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_2_load', conv/conv.cpp:26) on array 'conv_weights_2' [348]  (3.25 ns)
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [350]  (12.4 ns)

 <State 34>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_2', conv/conv.cpp:26) [350]  (12.4 ns)

 <State 35>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [351]  (10.5 ns)

 <State 36>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [351]  (10.5 ns)

 <State 37>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [351]  (10.5 ns)

 <State 38>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_2', conv/conv.cpp:26) [351]  (10.5 ns)

 <State 39>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [360]  (10.5 ns)

 <State 40>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [360]  (10.5 ns)

 <State 41>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_2', conv/conv.cpp:31) [360]  (10.5 ns)
	'fcmp' operation ('tmp_11', conv/conv.cpp:34) [367]  (5.43 ns)

 <State 42>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', conv/conv.cpp:34) [367]  (5.43 ns)
	'and' operation ('and_ln34_2', conv/conv.cpp:34) [368]  (0 ns)
	'select' operation ('select_ln34_2', conv/conv.cpp:34) [369]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_2', conv/conv.cpp:34 on array 'conv_out' [370]  (3.25 ns)

 <State 43>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_3', conv/conv.cpp:26) with incoming values : ('w_sum_3_3', conv/conv.cpp:26) [376]  (0 ns)
	'fadd' operation ('w_sum_16', conv/conv.cpp:31) [448]  (10.5 ns)

 <State 44>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_3', conv/conv.cpp:21) with incoming values : ('add_ln21_3', conv/conv.cpp:21) [396]  (0 ns)
	'add' operation ('add_ln26_19', conv/conv.cpp:26) [411]  (1.74 ns)
	'add' operation ('add_ln26_43', conv/conv.cpp:26) [413]  (1.92 ns)
	'sub' operation ('sub_ln26_12', conv/conv.cpp:26) [417]  (1.64 ns)

 <State 45>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_3', conv/conv.cpp:24) with incoming values : ('add_ln24_3', conv/conv.cpp:24) [421]  (0 ns)
	'add' operation ('add_ln26_48', conv/conv.cpp:26) [430]  (1.87 ns)
	'getelementptr' operation ('conv_weights_3_addr', conv/conv.cpp:26) [432]  (0 ns)
	'load' operation ('conv_weights_3_load', conv/conv.cpp:26) on array 'conv_weights_3' [436]  (3.25 ns)

 <State 46>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_3_load', conv/conv.cpp:26) on array 'conv_weights_3' [436]  (3.25 ns)
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [438]  (12.4 ns)

 <State 47>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_3', conv/conv.cpp:26) [438]  (12.4 ns)

 <State 48>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 49>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 50>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 51>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_3', conv/conv.cpp:26) [439]  (10.5 ns)

 <State 52>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv.cpp:31) [448]  (10.5 ns)

 <State 53>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv.cpp:31) [448]  (10.5 ns)

 <State 54>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_16', conv/conv.cpp:31) [448]  (10.5 ns)
	'fcmp' operation ('tmp_17', conv/conv.cpp:34) [455]  (5.43 ns)

 <State 55>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_17', conv/conv.cpp:34) [455]  (5.43 ns)
	'and' operation ('and_ln34_3', conv/conv.cpp:34) [456]  (0 ns)
	'select' operation ('select_ln34_3', conv/conv.cpp:34) [457]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_3', conv/conv.cpp:34 on array 'conv_out' [458]  (3.25 ns)

 <State 56>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_4', conv/conv.cpp:26) with incoming values : ('w_sum_3_4', conv/conv.cpp:26) [464]  (0 ns)
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [536]  (10.5 ns)

 <State 57>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_4', conv/conv.cpp:21) with incoming values : ('add_ln21_4', conv/conv.cpp:21) [484]  (0 ns)
	'add' operation ('add_ln26_20', conv/conv.cpp:26) [499]  (1.74 ns)
	'add' operation ('add_ln26_47', conv/conv.cpp:26) [501]  (1.92 ns)
	'sub' operation ('sub_ln26_15', conv/conv.cpp:26) [505]  (1.64 ns)

 <State 58>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_4', conv/conv.cpp:24) with incoming values : ('add_ln24_4', conv/conv.cpp:24) [509]  (0 ns)
	'add' operation ('add_ln26_52', conv/conv.cpp:26) [518]  (1.87 ns)
	'getelementptr' operation ('conv_weights_4_addr', conv/conv.cpp:26) [520]  (0 ns)
	'load' operation ('conv_weights_4_load', conv/conv.cpp:26) on array 'conv_weights_4' [524]  (3.25 ns)

 <State 59>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_4_load', conv/conv.cpp:26) on array 'conv_weights_4' [524]  (3.25 ns)
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [526]  (12.4 ns)

 <State 60>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_4', conv/conv.cpp:26) [526]  (12.4 ns)

 <State 61>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [527]  (10.5 ns)

 <State 62>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [527]  (10.5 ns)

 <State 63>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [527]  (10.5 ns)

 <State 64>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_4', conv/conv.cpp:26) [527]  (10.5 ns)

 <State 65>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [536]  (10.5 ns)

 <State 66>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [536]  (10.5 ns)

 <State 67>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_4', conv/conv.cpp:31) [536]  (10.5 ns)
	'fcmp' operation ('tmp_22', conv/conv.cpp:34) [543]  (5.43 ns)

 <State 68>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_22', conv/conv.cpp:34) [543]  (5.43 ns)
	'and' operation ('and_ln34_4', conv/conv.cpp:34) [544]  (0 ns)
	'select' operation ('select_ln34_4', conv/conv.cpp:34) [545]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_4', conv/conv.cpp:34 on array 'conv_out' [546]  (3.25 ns)

 <State 69>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_5', conv/conv.cpp:26) with incoming values : ('w_sum_3_5', conv/conv.cpp:26) [552]  (0 ns)
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 70>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_5', conv/conv.cpp:21) with incoming values : ('add_ln21_5', conv/conv.cpp:21) [572]  (0 ns)
	'add' operation ('add_ln26_21', conv/conv.cpp:26) [587]  (1.74 ns)
	'add' operation ('add_ln26_51', conv/conv.cpp:26) [589]  (1.92 ns)
	'sub' operation ('sub_ln26_18', conv/conv.cpp:26) [593]  (1.64 ns)

 <State 71>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_5', conv/conv.cpp:24) with incoming values : ('add_ln24_5', conv/conv.cpp:24) [597]  (0 ns)
	'add' operation ('add_ln26_56', conv/conv.cpp:26) [606]  (1.87 ns)
	'getelementptr' operation ('conv_weights_5_addr', conv/conv.cpp:26) [608]  (0 ns)
	'load' operation ('conv_weights_5_load', conv/conv.cpp:26) on array 'conv_weights_5' [612]  (3.25 ns)

 <State 72>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_5_load', conv/conv.cpp:26) on array 'conv_weights_5' [612]  (3.25 ns)
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [614]  (12.4 ns)

 <State 73>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_5', conv/conv.cpp:26) [614]  (12.4 ns)

 <State 74>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [615]  (10.5 ns)

 <State 75>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [615]  (10.5 ns)

 <State 76>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [615]  (10.5 ns)

 <State 77>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_5', conv/conv.cpp:26) [615]  (10.5 ns)

 <State 78>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 79>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [624]  (10.5 ns)

 <State 80>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_5', conv/conv.cpp:31) [624]  (10.5 ns)
	'fcmp' operation ('tmp_27', conv/conv.cpp:34) [631]  (5.43 ns)

 <State 81>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_27', conv/conv.cpp:34) [631]  (5.43 ns)
	'and' operation ('and_ln34_5', conv/conv.cpp:34) [632]  (0 ns)
	'select' operation ('select_ln34_5', conv/conv.cpp:34) [633]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_5', conv/conv.cpp:34 on array 'conv_out' [634]  (3.25 ns)

 <State 82>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_6', conv/conv.cpp:26) with incoming values : ('w_sum_3_6', conv/conv.cpp:26) [640]  (0 ns)
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [712]  (10.5 ns)

 <State 83>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_6', conv/conv.cpp:21) with incoming values : ('add_ln21_6', conv/conv.cpp:21) [660]  (0 ns)
	'add' operation ('add_ln26_22', conv/conv.cpp:26) [675]  (1.74 ns)
	'add' operation ('add_ln26_55', conv/conv.cpp:26) [677]  (1.92 ns)
	'sub' operation ('sub_ln26_21', conv/conv.cpp:26) [681]  (1.64 ns)

 <State 84>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_6', conv/conv.cpp:24) with incoming values : ('add_ln24_6', conv/conv.cpp:24) [685]  (0 ns)
	'add' operation ('add_ln26_60', conv/conv.cpp:26) [694]  (1.87 ns)
	'getelementptr' operation ('conv_weights_6_addr', conv/conv.cpp:26) [696]  (0 ns)
	'load' operation ('conv_weights_6_load', conv/conv.cpp:26) on array 'conv_weights_6' [700]  (3.25 ns)

 <State 85>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_6_load', conv/conv.cpp:26) on array 'conv_weights_6' [700]  (3.25 ns)
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [702]  (12.4 ns)

 <State 86>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_6', conv/conv.cpp:26) [702]  (12.4 ns)

 <State 87>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [703]  (10.5 ns)

 <State 88>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [703]  (10.5 ns)

 <State 89>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [703]  (10.5 ns)

 <State 90>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_6', conv/conv.cpp:26) [703]  (10.5 ns)

 <State 91>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [712]  (10.5 ns)

 <State 92>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [712]  (10.5 ns)

 <State 93>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_6', conv/conv.cpp:31) [712]  (10.5 ns)
	'fcmp' operation ('tmp_32', conv/conv.cpp:34) [719]  (5.43 ns)

 <State 94>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_32', conv/conv.cpp:34) [719]  (5.43 ns)
	'and' operation ('and_ln34_6', conv/conv.cpp:34) [720]  (0 ns)
	'select' operation ('select_ln34_6', conv/conv.cpp:34) [721]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_6', conv/conv.cpp:34 on array 'conv_out' [722]  (3.25 ns)

 <State 95>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_7', conv/conv.cpp:26) with incoming values : ('w_sum_3_7', conv/conv.cpp:26) [728]  (0 ns)
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [800]  (10.5 ns)

 <State 96>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_7', conv/conv.cpp:21) with incoming values : ('add_ln21_7', conv/conv.cpp:21) [748]  (0 ns)
	'add' operation ('add_ln26_23', conv/conv.cpp:26) [763]  (1.74 ns)
	'add' operation ('add_ln26_59', conv/conv.cpp:26) [765]  (1.92 ns)
	'sub' operation ('sub_ln26_24', conv/conv.cpp:26) [769]  (1.64 ns)

 <State 97>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_7', conv/conv.cpp:24) with incoming values : ('add_ln24_7', conv/conv.cpp:24) [773]  (0 ns)
	'add' operation ('add_ln26_64', conv/conv.cpp:26) [782]  (1.87 ns)
	'getelementptr' operation ('conv_weights_7_addr', conv/conv.cpp:26) [784]  (0 ns)
	'load' operation ('conv_weights_7_load', conv/conv.cpp:26) on array 'conv_weights_7' [788]  (3.25 ns)

 <State 98>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_7_load', conv/conv.cpp:26) on array 'conv_weights_7' [788]  (3.25 ns)
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [790]  (12.4 ns)

 <State 99>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_7', conv/conv.cpp:26) [790]  (12.4 ns)

 <State 100>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [791]  (10.5 ns)

 <State 101>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [791]  (10.5 ns)

 <State 102>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [791]  (10.5 ns)

 <State 103>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_7', conv/conv.cpp:26) [791]  (10.5 ns)

 <State 104>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [800]  (10.5 ns)

 <State 105>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [800]  (10.5 ns)

 <State 106>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_7', conv/conv.cpp:31) [800]  (10.5 ns)
	'fcmp' operation ('tmp_64', conv/conv.cpp:34) [807]  (5.43 ns)

 <State 107>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_64', conv/conv.cpp:34) [807]  (5.43 ns)
	'and' operation ('and_ln34_7', conv/conv.cpp:34) [808]  (0 ns)
	'select' operation ('select_ln34_7', conv/conv.cpp:34) [809]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_7', conv/conv.cpp:34 on array 'conv_out' [810]  (3.25 ns)

 <State 108>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_8', conv/conv.cpp:26) with incoming values : ('w_sum_3_8', conv/conv.cpp:26) [816]  (0 ns)
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [888]  (10.5 ns)

 <State 109>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_8', conv/conv.cpp:21) with incoming values : ('add_ln21_8', conv/conv.cpp:21) [836]  (0 ns)
	'add' operation ('add_ln26_24', conv/conv.cpp:26) [851]  (1.74 ns)
	'add' operation ('add_ln26_63', conv/conv.cpp:26) [853]  (1.92 ns)
	'sub' operation ('sub_ln26_27', conv/conv.cpp:26) [857]  (1.64 ns)

 <State 110>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_8', conv/conv.cpp:24) with incoming values : ('add_ln24_8', conv/conv.cpp:24) [861]  (0 ns)
	'add' operation ('add_ln26_68', conv/conv.cpp:26) [870]  (1.87 ns)
	'getelementptr' operation ('conv_weights_8_addr', conv/conv.cpp:26) [872]  (0 ns)
	'load' operation ('conv_weights_8_load', conv/conv.cpp:26) on array 'conv_weights_8' [876]  (3.25 ns)

 <State 111>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_8_load', conv/conv.cpp:26) on array 'conv_weights_8' [876]  (3.25 ns)
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [878]  (12.4 ns)

 <State 112>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_8', conv/conv.cpp:26) [878]  (12.4 ns)

 <State 113>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [879]  (10.5 ns)

 <State 114>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [879]  (10.5 ns)

 <State 115>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [879]  (10.5 ns)

 <State 116>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_8', conv/conv.cpp:26) [879]  (10.5 ns)

 <State 117>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [888]  (10.5 ns)

 <State 118>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [888]  (10.5 ns)

 <State 119>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_8', conv/conv.cpp:31) [888]  (10.5 ns)
	'fcmp' operation ('tmp_66', conv/conv.cpp:34) [895]  (5.43 ns)

 <State 120>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_66', conv/conv.cpp:34) [895]  (5.43 ns)
	'and' operation ('and_ln34_8', conv/conv.cpp:34) [896]  (0 ns)
	'select' operation ('select_ln34_8', conv/conv.cpp:34) [897]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_8', conv/conv.cpp:34 on array 'conv_out' [898]  (3.25 ns)

 <State 121>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_9', conv/conv.cpp:26) with incoming values : ('w_sum_3_9', conv/conv.cpp:26) [904]  (0 ns)
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [976]  (10.5 ns)

 <State 122>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_9', conv/conv.cpp:21) with incoming values : ('add_ln21_9', conv/conv.cpp:21) [924]  (0 ns)
	'add' operation ('add_ln26_25', conv/conv.cpp:26) [939]  (1.74 ns)
	'add' operation ('add_ln26_67', conv/conv.cpp:26) [941]  (1.92 ns)
	'sub' operation ('sub_ln26_30', conv/conv.cpp:26) [945]  (1.64 ns)

 <State 123>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_9', conv/conv.cpp:24) with incoming values : ('add_ln24_9', conv/conv.cpp:24) [949]  (0 ns)
	'add' operation ('add_ln26_72', conv/conv.cpp:26) [958]  (1.87 ns)
	'getelementptr' operation ('conv_weights_9_addr', conv/conv.cpp:26) [960]  (0 ns)
	'load' operation ('conv_weights_9_load', conv/conv.cpp:26) on array 'conv_weights_9' [964]  (3.25 ns)

 <State 124>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_9_load', conv/conv.cpp:26) on array 'conv_weights_9' [964]  (3.25 ns)
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [966]  (12.4 ns)

 <State 125>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_9', conv/conv.cpp:26) [966]  (12.4 ns)

 <State 126>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [967]  (10.5 ns)

 <State 127>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [967]  (10.5 ns)

 <State 128>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [967]  (10.5 ns)

 <State 129>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_9', conv/conv.cpp:26) [967]  (10.5 ns)

 <State 130>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [976]  (10.5 ns)

 <State 131>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [976]  (10.5 ns)

 <State 132>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_9', conv/conv.cpp:31) [976]  (10.5 ns)
	'fcmp' operation ('tmp_68', conv/conv.cpp:34) [983]  (5.43 ns)

 <State 133>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_68', conv/conv.cpp:34) [983]  (5.43 ns)
	'and' operation ('and_ln34_9', conv/conv.cpp:34) [984]  (0 ns)
	'select' operation ('select_ln34_9', conv/conv.cpp:34) [985]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_9', conv/conv.cpp:34 on array 'conv_out' [986]  (3.25 ns)

 <State 134>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_10', conv/conv.cpp:26) with incoming values : ('w_sum_3_s', conv/conv.cpp:26) [992]  (0 ns)
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1064]  (10.5 ns)

 <State 135>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_10', conv/conv.cpp:21) with incoming values : ('add_ln21_10', conv/conv.cpp:21) [1012]  (0 ns)
	'add' operation ('add_ln26_26', conv/conv.cpp:26) [1027]  (1.74 ns)
	'add' operation ('add_ln26_71', conv/conv.cpp:26) [1029]  (1.92 ns)
	'sub' operation ('sub_ln26_33', conv/conv.cpp:26) [1033]  (1.64 ns)

 <State 136>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_10', conv/conv.cpp:24) with incoming values : ('add_ln24_10', conv/conv.cpp:24) [1037]  (0 ns)
	'add' operation ('add_ln26_76', conv/conv.cpp:26) [1046]  (1.87 ns)
	'getelementptr' operation ('conv_weights_10_addr', conv/conv.cpp:26) [1048]  (0 ns)
	'load' operation ('conv_weights_10_load', conv/conv.cpp:26) on array 'conv_weights_10' [1052]  (3.25 ns)

 <State 137>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_10_load', conv/conv.cpp:26) on array 'conv_weights_10' [1052]  (3.25 ns)
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1054]  (12.4 ns)

 <State 138>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_s', conv/conv.cpp:26) [1054]  (12.4 ns)

 <State 139>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1055]  (10.5 ns)

 <State 140>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1055]  (10.5 ns)

 <State 141>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1055]  (10.5 ns)

 <State 142>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_s', conv/conv.cpp:26) [1055]  (10.5 ns)

 <State 143>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1064]  (10.5 ns)

 <State 144>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1064]  (10.5 ns)

 <State 145>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_10', conv/conv.cpp:31) [1064]  (10.5 ns)
	'fcmp' operation ('tmp_70', conv/conv.cpp:34) [1071]  (5.43 ns)

 <State 146>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_70', conv/conv.cpp:34) [1071]  (5.43 ns)
	'and' operation ('and_ln34_10', conv/conv.cpp:34) [1072]  (0 ns)
	'select' operation ('select_ln34_10', conv/conv.cpp:34) [1073]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_10', conv/conv.cpp:34 on array 'conv_out' [1074]  (3.25 ns)

 <State 147>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_11', conv/conv.cpp:26) with incoming values : ('w_sum_3_10', conv/conv.cpp:26) [1080]  (0 ns)
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [1152]  (10.5 ns)

 <State 148>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_11', conv/conv.cpp:21) with incoming values : ('add_ln21_11', conv/conv.cpp:21) [1100]  (0 ns)
	'add' operation ('add_ln26_27', conv/conv.cpp:26) [1115]  (1.74 ns)
	'add' operation ('add_ln26_75', conv/conv.cpp:26) [1117]  (1.92 ns)
	'sub' operation ('sub_ln26_36', conv/conv.cpp:26) [1121]  (1.64 ns)

 <State 149>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_11', conv/conv.cpp:24) with incoming values : ('add_ln24_11', conv/conv.cpp:24) [1125]  (0 ns)
	'add' operation ('add_ln26_80', conv/conv.cpp:26) [1134]  (1.87 ns)
	'getelementptr' operation ('conv_weights_11_addr', conv/conv.cpp:26) [1136]  (0 ns)
	'load' operation ('conv_weights_11_load', conv/conv.cpp:26) on array 'conv_weights_11' [1140]  (3.25 ns)

 <State 150>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_11_load', conv/conv.cpp:26) on array 'conv_weights_11' [1140]  (3.25 ns)
	'fmul' operation ('tmp_1_10', conv/conv.cpp:26) [1142]  (12.4 ns)

 <State 151>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_10', conv/conv.cpp:26) [1142]  (12.4 ns)

 <State 152>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv.cpp:26) [1143]  (10.5 ns)

 <State 153>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv.cpp:26) [1143]  (10.5 ns)

 <State 154>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv.cpp:26) [1143]  (10.5 ns)

 <State 155>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_10', conv/conv.cpp:26) [1143]  (10.5 ns)

 <State 156>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [1152]  (10.5 ns)

 <State 157>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [1152]  (10.5 ns)

 <State 158>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_11', conv/conv.cpp:31) [1152]  (10.5 ns)
	'fcmp' operation ('tmp_72', conv/conv.cpp:34) [1159]  (5.43 ns)

 <State 159>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_72', conv/conv.cpp:34) [1159]  (5.43 ns)
	'and' operation ('and_ln34_11', conv/conv.cpp:34) [1160]  (0 ns)
	'select' operation ('select_ln34_11', conv/conv.cpp:34) [1161]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_11', conv/conv.cpp:34 on array 'conv_out' [1162]  (3.25 ns)

 <State 160>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_12', conv/conv.cpp:26) with incoming values : ('w_sum_3_11', conv/conv.cpp:26) [1168]  (0 ns)
	'fadd' operation ('w_sum_12', conv/conv.cpp:31) [1240]  (10.5 ns)

 <State 161>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_12', conv/conv.cpp:21) with incoming values : ('add_ln21_12', conv/conv.cpp:21) [1188]  (0 ns)
	'add' operation ('add_ln26_28', conv/conv.cpp:26) [1203]  (1.74 ns)
	'add' operation ('add_ln26_79', conv/conv.cpp:26) [1205]  (1.92 ns)
	'sub' operation ('sub_ln26_39', conv/conv.cpp:26) [1209]  (1.64 ns)

 <State 162>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_12', conv/conv.cpp:24) with incoming values : ('add_ln24_12', conv/conv.cpp:24) [1213]  (0 ns)
	'add' operation ('add_ln26_84', conv/conv.cpp:26) [1222]  (1.87 ns)
	'getelementptr' operation ('conv_weights_12_addr', conv/conv.cpp:26) [1224]  (0 ns)
	'load' operation ('conv_weights_12_load', conv/conv.cpp:26) on array 'conv_weights_12' [1228]  (3.25 ns)

 <State 163>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_12_load', conv/conv.cpp:26) on array 'conv_weights_12' [1228]  (3.25 ns)
	'fmul' operation ('tmp_1_11', conv/conv.cpp:26) [1230]  (12.4 ns)

 <State 164>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_11', conv/conv.cpp:26) [1230]  (12.4 ns)

 <State 165>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv.cpp:26) [1231]  (10.5 ns)

 <State 166>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv.cpp:26) [1231]  (10.5 ns)

 <State 167>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv.cpp:26) [1231]  (10.5 ns)

 <State 168>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_11', conv/conv.cpp:26) [1231]  (10.5 ns)

 <State 169>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv.cpp:31) [1240]  (10.5 ns)

 <State 170>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv.cpp:31) [1240]  (10.5 ns)

 <State 171>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_12', conv/conv.cpp:31) [1240]  (10.5 ns)
	'fcmp' operation ('tmp_74', conv/conv.cpp:34) [1247]  (5.43 ns)

 <State 172>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_74', conv/conv.cpp:34) [1247]  (5.43 ns)
	'and' operation ('and_ln34_12', conv/conv.cpp:34) [1248]  (0 ns)
	'select' operation ('select_ln34_12', conv/conv.cpp:34) [1249]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_12', conv/conv.cpp:34 on array 'conv_out' [1250]  (3.25 ns)

 <State 173>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_13', conv/conv.cpp:26) with incoming values : ('w_sum_3_12', conv/conv.cpp:26) [1256]  (0 ns)
	'fadd' operation ('w_sum_13', conv/conv.cpp:31) [1328]  (10.5 ns)

 <State 174>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_13', conv/conv.cpp:21) with incoming values : ('add_ln21_13', conv/conv.cpp:21) [1276]  (0 ns)
	'add' operation ('add_ln26_29', conv/conv.cpp:26) [1291]  (1.74 ns)
	'add' operation ('add_ln26_83', conv/conv.cpp:26) [1293]  (1.92 ns)
	'sub' operation ('sub_ln26_42', conv/conv.cpp:26) [1297]  (1.64 ns)

 <State 175>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_13', conv/conv.cpp:24) with incoming values : ('add_ln24_13', conv/conv.cpp:24) [1301]  (0 ns)
	'add' operation ('add_ln26_88', conv/conv.cpp:26) [1310]  (1.87 ns)
	'getelementptr' operation ('conv_weights_13_addr', conv/conv.cpp:26) [1312]  (0 ns)
	'load' operation ('conv_weights_13_load', conv/conv.cpp:26) on array 'conv_weights_13' [1316]  (3.25 ns)

 <State 176>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_13_load', conv/conv.cpp:26) on array 'conv_weights_13' [1316]  (3.25 ns)
	'fmul' operation ('tmp_1_12', conv/conv.cpp:26) [1318]  (12.4 ns)

 <State 177>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_12', conv/conv.cpp:26) [1318]  (12.4 ns)

 <State 178>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv.cpp:26) [1319]  (10.5 ns)

 <State 179>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv.cpp:26) [1319]  (10.5 ns)

 <State 180>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv.cpp:26) [1319]  (10.5 ns)

 <State 181>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_12', conv/conv.cpp:26) [1319]  (10.5 ns)

 <State 182>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv.cpp:31) [1328]  (10.5 ns)

 <State 183>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv.cpp:31) [1328]  (10.5 ns)

 <State 184>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_13', conv/conv.cpp:31) [1328]  (10.5 ns)
	'fcmp' operation ('tmp_76', conv/conv.cpp:34) [1335]  (5.43 ns)

 <State 185>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_76', conv/conv.cpp:34) [1335]  (5.43 ns)
	'and' operation ('and_ln34_13', conv/conv.cpp:34) [1336]  (0 ns)
	'select' operation ('select_ln34_13', conv/conv.cpp:34) [1337]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_13', conv/conv.cpp:34 on array 'conv_out' [1338]  (3.25 ns)

 <State 186>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_14', conv/conv.cpp:26) with incoming values : ('w_sum_3_13', conv/conv.cpp:26) [1344]  (0 ns)
	'fadd' operation ('w_sum_14', conv/conv.cpp:31) [1416]  (10.5 ns)

 <State 187>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_14', conv/conv.cpp:21) with incoming values : ('add_ln21_14', conv/conv.cpp:21) [1364]  (0 ns)
	'add' operation ('add_ln26_30', conv/conv.cpp:26) [1379]  (1.74 ns)
	'add' operation ('add_ln26_87', conv/conv.cpp:26) [1381]  (1.92 ns)
	'sub' operation ('sub_ln26_45', conv/conv.cpp:26) [1385]  (1.64 ns)

 <State 188>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_14', conv/conv.cpp:24) with incoming values : ('add_ln24_14', conv/conv.cpp:24) [1389]  (0 ns)
	'add' operation ('add_ln26_92', conv/conv.cpp:26) [1398]  (1.87 ns)
	'getelementptr' operation ('conv_weights_14_addr', conv/conv.cpp:26) [1400]  (0 ns)
	'load' operation ('conv_weights_14_load', conv/conv.cpp:26) on array 'conv_weights_14' [1404]  (3.25 ns)

 <State 189>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_14_load', conv/conv.cpp:26) on array 'conv_weights_14' [1404]  (3.25 ns)
	'fmul' operation ('tmp_1_13', conv/conv.cpp:26) [1406]  (12.4 ns)

 <State 190>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_13', conv/conv.cpp:26) [1406]  (12.4 ns)

 <State 191>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv.cpp:26) [1407]  (10.5 ns)

 <State 192>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv.cpp:26) [1407]  (10.5 ns)

 <State 193>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv.cpp:26) [1407]  (10.5 ns)

 <State 194>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_13', conv/conv.cpp:26) [1407]  (10.5 ns)

 <State 195>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv.cpp:31) [1416]  (10.5 ns)

 <State 196>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv.cpp:31) [1416]  (10.5 ns)

 <State 197>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_14', conv/conv.cpp:31) [1416]  (10.5 ns)
	'fcmp' operation ('tmp_78', conv/conv.cpp:34) [1423]  (5.43 ns)

 <State 198>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_78', conv/conv.cpp:34) [1423]  (5.43 ns)
	'and' operation ('and_ln34_14', conv/conv.cpp:34) [1424]  (0 ns)
	'select' operation ('select_ln34_14', conv/conv.cpp:34) [1425]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_14', conv/conv.cpp:34 on array 'conv_out' [1426]  (3.25 ns)

 <State 199>: 10.5ns
The critical path consists of the following:
	'phi' operation ('w_sum_0_15', conv/conv.cpp:26) with incoming values : ('w_sum_3_14', conv/conv.cpp:26) [1432]  (0 ns)
	'fadd' operation ('w_sum_15', conv/conv.cpp:31) [1504]  (10.5 ns)

 <State 200>: 5.29ns
The critical path consists of the following:
	'phi' operation ('wc_0_15', conv/conv.cpp:21) with incoming values : ('add_ln21_15', conv/conv.cpp:21) [1452]  (0 ns)
	'add' operation ('add_ln26_31', conv/conv.cpp:26) [1467]  (1.74 ns)
	'add' operation ('add_ln26_91', conv/conv.cpp:26) [1469]  (1.92 ns)
	'sub' operation ('sub_ln26_47', conv/conv.cpp:26) [1473]  (1.64 ns)

 <State 201>: 5.12ns
The critical path consists of the following:
	'phi' operation ('ch_0_15', conv/conv.cpp:24) with incoming values : ('add_ln24_15', conv/conv.cpp:24) [1477]  (0 ns)
	'add' operation ('add_ln26_94', conv/conv.cpp:26) [1486]  (1.87 ns)
	'getelementptr' operation ('conv_weights_15_addr', conv/conv.cpp:26) [1488]  (0 ns)
	'load' operation ('conv_weights_15_load', conv/conv.cpp:26) on array 'conv_weights_15' [1492]  (3.25 ns)

 <State 202>: 15.6ns
The critical path consists of the following:
	'load' operation ('conv_weights_15_load', conv/conv.cpp:26) on array 'conv_weights_15' [1492]  (3.25 ns)
	'fmul' operation ('tmp_1_14', conv/conv.cpp:26) [1494]  (12.4 ns)

 <State 203>: 12.4ns
The critical path consists of the following:
	'fmul' operation ('tmp_1_14', conv/conv.cpp:26) [1494]  (12.4 ns)

 <State 204>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv.cpp:26) [1495]  (10.5 ns)

 <State 205>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv.cpp:26) [1495]  (10.5 ns)

 <State 206>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv.cpp:26) [1495]  (10.5 ns)

 <State 207>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_3_14', conv/conv.cpp:26) [1495]  (10.5 ns)

 <State 208>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv.cpp:31) [1504]  (10.5 ns)

 <State 209>: 10.5ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv.cpp:31) [1504]  (10.5 ns)

 <State 210>: 16ns
The critical path consists of the following:
	'fadd' operation ('w_sum_15', conv/conv.cpp:31) [1504]  (10.5 ns)
	'fcmp' operation ('tmp_80', conv/conv.cpp:34) [1511]  (5.43 ns)

 <State 211>: 9.66ns
The critical path consists of the following:
	'fcmp' operation ('tmp_80', conv/conv.cpp:34) [1511]  (5.43 ns)
	'and' operation ('and_ln34_15', conv/conv.cpp:34) [1512]  (0 ns)
	'select' operation ('select_ln34_15', conv/conv.cpp:34) [1513]  (0.978 ns)
	'store' operation ('store_ln35', conv/conv.cpp:35) of variable 'select_ln34_15', conv/conv.cpp:34 on array 'conv_out' [1514]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133
	State 134
	State 135
	State 136
	State 137
	State 138
	State 139
	State 140
	State 141
	State 142
	State 143
	State 144
	State 145
	State 146
	State 147
	State 148
	State 149
	State 150
	State 151
	State 152
	State 153
	State 154
	State 155
	State 156
	State 157
	State 158
	State 159
	State 160
	State 161
	State 162
	State 163
	State 164
	State 165
	State 166
	State 167
	State 168
	State 169
	State 170
	State 171
	State 172
	State 173
	State 174
	State 175
	State 176
	State 177
	State 178
	State 179
	State 180
	State 181
	State 182
	State 183
	State 184
	State 185
	State 186
	State 187
	State 188
	State 189
	State 190
	State 191
	State 192
	State 193
	State 194
	State 195
	State 196
	State 197
	State 198
	State 199
	State 200
	State 201
	State 202
	State 203
	State 204
	State 205
	State 206
	State 207
	State 208
	State 209
	State 210
	State 211


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
