#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xe04160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xe042f0 .scope module, "tb" "tb" 3 49;
 .timescale -12 -12;
L_0xe04bd0 .functor NOT 1, L_0xe44860, C4<0>, C4<0>, C4<0>;
L_0xe445f0 .functor XOR 1, L_0xe44420, L_0xe44550, C4<0>, C4<0>;
L_0xe44750 .functor XOR 1, L_0xe445f0, L_0xe446b0, C4<0>, C4<0>;
v0xe32020_0 .net *"_ivl_10", 0 0, L_0xe446b0;  1 drivers
v0xe32120_0 .net *"_ivl_12", 0 0, L_0xe44750;  1 drivers
v0xe32200_0 .net *"_ivl_2", 0 0, L_0xe44380;  1 drivers
v0xe322c0_0 .net *"_ivl_4", 0 0, L_0xe44420;  1 drivers
v0xe323a0_0 .net *"_ivl_6", 0 0, L_0xe44550;  1 drivers
v0xe324d0_0 .net *"_ivl_8", 0 0, L_0xe445f0;  1 drivers
v0xe325b0_0 .var "clk", 0 0;
v0xe32650_0 .net "reset", 0 0, v0xe30b80_0;  1 drivers
v0xe326f0_0 .net "shift_ena_dut", 0 0, L_0xe441a0;  1 drivers
v0xe32790_0 .net "shift_ena_ref", 0 0, L_0xe43850;  1 drivers
v0xe32830_0 .var/2u "stats1", 159 0;
v0xe328d0_0 .var/2u "strobe", 0 0;
v0xe32990_0 .net "tb_match", 0 0, L_0xe44860;  1 drivers
v0xe32a50_0 .net "tb_mismatch", 0 0, L_0xe04bd0;  1 drivers
L_0xe44380 .concat [ 1 0 0 0], L_0xe43850;
L_0xe44420 .concat [ 1 0 0 0], L_0xe43850;
L_0xe44550 .concat [ 1 0 0 0], L_0xe441a0;
L_0xe446b0 .concat [ 1 0 0 0], L_0xe43850;
L_0xe44860 .cmp/eeq 1, L_0xe44380, L_0xe44750;
S_0xe04480 .scope module, "good1" "reference_module" 3 88, 3 4 0, S_0xe042f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_0xdebb00 .param/l "B0" 0 3 9, +C4<00000000000000000000000000000000>;
P_0xdebb40 .param/l "B1" 0 3 9, +C4<00000000000000000000000000000001>;
P_0xdebb80 .param/l "B2" 0 3 9, +C4<00000000000000000000000000000010>;
P_0xdebbc0 .param/l "B3" 0 3 9, +C4<00000000000000000000000000000011>;
P_0xdebc00 .param/l "Done" 0 3 9, +C4<00000000000000000000000000000100>;
L_0xdfbfc0 .functor OR 1, L_0xe42cd0, L_0xe42f80, C4<0>, C4<0>;
L_0xe43480 .functor OR 1, L_0xdfbfc0, L_0xe43300, C4<0>, C4<0>;
L_0xe43850 .functor OR 1, L_0xe43480, L_0xe436c0, C4<0>, C4<0>;
v0xdfc140_0 .net *"_ivl_0", 31 0, L_0xe32b60;  1 drivers
L_0x7f7ba83b50a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xdfc1e0_0 .net *"_ivl_11", 28 0, L_0x7f7ba83b50a8;  1 drivers
L_0x7f7ba83b50f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xdf9260_0 .net/2u *"_ivl_12", 31 0, L_0x7f7ba83b50f0;  1 drivers
v0xe2f770_0 .net *"_ivl_14", 0 0, L_0xe42f80;  1 drivers
v0xe2f830_0 .net *"_ivl_17", 0 0, L_0xdfbfc0;  1 drivers
v0xe2f940_0 .net *"_ivl_18", 31 0, L_0xe431c0;  1 drivers
L_0x7f7ba83b5138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2fa20_0 .net *"_ivl_21", 28 0, L_0x7f7ba83b5138;  1 drivers
L_0x7f7ba83b5180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0xe2fb00_0 .net/2u *"_ivl_22", 31 0, L_0x7f7ba83b5180;  1 drivers
v0xe2fbe0_0 .net *"_ivl_24", 0 0, L_0xe43300;  1 drivers
v0xe2fca0_0 .net *"_ivl_27", 0 0, L_0xe43480;  1 drivers
v0xe2fd60_0 .net *"_ivl_28", 31 0, L_0xe43590;  1 drivers
L_0x7f7ba83b5018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2fe40_0 .net *"_ivl_3", 28 0, L_0x7f7ba83b5018;  1 drivers
L_0x7f7ba83b51c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe2ff20_0 .net *"_ivl_31", 28 0, L_0x7f7ba83b51c8;  1 drivers
L_0x7f7ba83b5210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0xe30000_0 .net/2u *"_ivl_32", 31 0, L_0x7f7ba83b5210;  1 drivers
v0xe300e0_0 .net *"_ivl_34", 0 0, L_0xe436c0;  1 drivers
L_0x7f7ba83b5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0xe301a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f7ba83b5060;  1 drivers
v0xe30280_0 .net *"_ivl_6", 0 0, L_0xe42cd0;  1 drivers
v0xe30340_0 .net *"_ivl_8", 31 0, L_0xe42e40;  1 drivers
v0xe30420_0 .net "clk", 0 0, v0xe325b0_0;  1 drivers
v0xe304e0_0 .var "next", 2 0;
v0xe305c0_0 .net "reset", 0 0, v0xe30b80_0;  alias, 1 drivers
v0xe30680_0 .net "shift_ena", 0 0, L_0xe43850;  alias, 1 drivers
v0xe30740_0 .var "state", 2 0;
E_0xdff710 .event posedge, v0xe30420_0;
E_0xdff960 .event anyedge, v0xe30740_0;
L_0xe32b60 .concat [ 3 29 0 0], v0xe30740_0, L_0x7f7ba83b5018;
L_0xe42cd0 .cmp/eq 32, L_0xe32b60, L_0x7f7ba83b5060;
L_0xe42e40 .concat [ 3 29 0 0], v0xe30740_0, L_0x7f7ba83b50a8;
L_0xe42f80 .cmp/eq 32, L_0xe42e40, L_0x7f7ba83b50f0;
L_0xe431c0 .concat [ 3 29 0 0], v0xe30740_0, L_0x7f7ba83b5138;
L_0xe43300 .cmp/eq 32, L_0xe431c0, L_0x7f7ba83b5180;
L_0xe43590 .concat [ 3 29 0 0], v0xe30740_0, L_0x7f7ba83b51c8;
L_0xe436c0 .cmp/eq 32, L_0xe43590, L_0x7f7ba83b5210;
S_0xe308a0 .scope module, "stim1" "stimulus_gen" 3 84, 3 33 0, S_0xe042f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0xe30ac0_0 .net "clk", 0 0, v0xe325b0_0;  alias, 1 drivers
v0xe30b80_0 .var "reset", 0 0;
E_0xe00470/0 .event negedge, v0xe30420_0;
E_0xe00470/1 .event posedge, v0xe30420_0;
E_0xe00470 .event/or E_0xe00470/0, E_0xe00470/1;
S_0xe30c70 .scope module, "top_module1" "top_module" 3 93, 4 1 0, S_0xe042f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_0xe43c20 .functor OR 1, L_0xe43a40, L_0xe43ae0, C4<0>, C4<0>;
L_0xe43e20 .functor OR 1, L_0xe43c20, L_0xe43d30, C4<0>, C4<0>;
L_0xe44090 .functor OR 1, L_0xe43e20, L_0xe43f30, C4<0>, C4<0>;
L_0x7f7ba83b5258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0xe30e80_0 .net/2u *"_ivl_0", 2 0, L_0x7f7ba83b5258;  1 drivers
L_0x7f7ba83b52e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0xe30f60_0 .net/2u *"_ivl_10", 2 0, L_0x7f7ba83b52e8;  1 drivers
v0xe31040_0 .net *"_ivl_12", 0 0, L_0xe43d30;  1 drivers
v0xe31110_0 .net *"_ivl_15", 0 0, L_0xe43e20;  1 drivers
L_0x7f7ba83b5330 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0xe311d0_0 .net/2u *"_ivl_16", 2 0, L_0x7f7ba83b5330;  1 drivers
v0xe31300_0 .net *"_ivl_18", 0 0, L_0xe43f30;  1 drivers
v0xe313c0_0 .net *"_ivl_2", 0 0, L_0xe43a40;  1 drivers
v0xe31480_0 .net *"_ivl_21", 0 0, L_0xe44090;  1 drivers
L_0x7f7ba83b5378 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0xe31540_0 .net/2u *"_ivl_22", 0 0, L_0x7f7ba83b5378;  1 drivers
L_0x7f7ba83b53c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0xe31620_0 .net/2u *"_ivl_24", 0 0, L_0x7f7ba83b53c0;  1 drivers
L_0x7f7ba83b52a0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xe31700_0 .net/2u *"_ivl_4", 2 0, L_0x7f7ba83b52a0;  1 drivers
v0xe317e0_0 .net *"_ivl_6", 0 0, L_0xe43ae0;  1 drivers
v0xe318a0_0 .net *"_ivl_9", 0 0, L_0xe43c20;  1 drivers
v0xe31960_0 .net "clk", 0 0, v0xe325b0_0;  alias, 1 drivers
v0xe31a00_0 .net "reset", 0 0, v0xe30b80_0;  alias, 1 drivers
v0xe31af0_0 .net "shift_ena", 0 0, L_0xe441a0;  alias, 1 drivers
v0xe31bb0_0 .var "state", 2 0;
L_0xe43a40 .cmp/eq 3, v0xe31bb0_0, L_0x7f7ba83b5258;
L_0xe43ae0 .cmp/eq 3, v0xe31bb0_0, L_0x7f7ba83b52a0;
L_0xe43d30 .cmp/eq 3, v0xe31bb0_0, L_0x7f7ba83b52e8;
L_0xe43f30 .cmp/eq 3, v0xe31bb0_0, L_0x7f7ba83b5330;
L_0xe441a0 .functor MUXZ 1, L_0x7f7ba83b53c0, L_0x7f7ba83b5378, L_0xe44090, C4<>;
S_0xe31e20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 100, 3 100 0, S_0xe042f0;
 .timescale -12 -12;
E_0xde89f0 .event anyedge, v0xe328d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe328d0_0;
    %nor/r;
    %assign/vec4 v0xe328d0_0, 0;
    %wait E_0xde89f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe308a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xe00470;
    %vpi_func 3 41 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0xe30b80_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 44 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0xe04480;
T_2 ;
Ewait_0 .event/or E_0xdff960, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0xe30740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0xe304e0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0xe304e0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0xe304e0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xe304e0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0xe304e0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0xe04480;
T_3 ;
    %wait E_0xdff710;
    %load/vec4 v0xe305c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe30740_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0xe304e0_0;
    %assign/vec4 v0xe30740_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0xe30c70;
T_4 ;
    %wait E_0xdff710;
    %load/vec4 v0xe31a00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0xe31bb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0xe31bb0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0xe31bb0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0xe31bb0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_4.4, 4;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0xe31bb0_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0xe31bb0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_4.6, 4;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0xe31bb0_0, 0;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0xe31bb0_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_4.8, 4;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0xe31bb0_0, 0;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe042f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe325b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe328d0_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0xe042f0;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0xe325b0_0;
    %inv;
    %store/vec4 v0xe325b0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0xe042f0;
T_7 ;
    %vpi_call/w 3 76 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 77 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe30ac0_0, v0xe32a50_0, v0xe325b0_0, v0xe32650_0, v0xe32790_0, v0xe326f0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0xe042f0;
T_8 ;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 109 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 110 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 112 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 113 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe32830_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 114 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0xe042f0;
T_9 ;
    %wait E_0xe00470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe32830_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe32830_0, 4, 32;
    %load/vec4 v0xe32990_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe32830_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe32830_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe32830_0, 4, 32;
T_9.0 ;
    %load/vec4 v0xe32790_0;
    %load/vec4 v0xe32790_0;
    %load/vec4 v0xe326f0_0;
    %xor;
    %load/vec4 v0xe32790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe32830_0, 4, 32;
T_9.6 ;
    %load/vec4 v0xe32830_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe32830_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmshift/review2015_fsmshift_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/review2015_fsmshift/iter0/response27/top_module.sv";
