
Boosterpack_sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  08007350  08007350  00008350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800779c  0800779c  000091d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800779c  0800779c  0000879c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077a4  080077a4  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077a4  080077a4  000087a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080077a8  080077a8  000087a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080077ac  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001fc  200001d4  08007980  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003d0  08007980  000093d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a219  00000000  00000000  00009204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001df9  00000000  00000000  0001341d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000aa0  00000000  00000000  00015218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000804  00000000  00000000  00015cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025e6f  00000000  00000000  000164bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf89  00000000  00000000  0003c32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e7376  00000000  00000000  000492b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0013062a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b6c  00000000  00000000  00130670  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001341dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007334 	.word	0x08007334

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	08007334 	.word	0x08007334

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_frsub>:
 8000ba8:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000bac:	e002      	b.n	8000bb4 <__addsf3>
 8000bae:	bf00      	nop

08000bb0 <__aeabi_fsub>:
 8000bb0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000bb4 <__addsf3>:
 8000bb4:	0042      	lsls	r2, r0, #1
 8000bb6:	bf1f      	itttt	ne
 8000bb8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bbc:	ea92 0f03 	teqne	r2, r3
 8000bc0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bc4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bc8:	d06a      	beq.n	8000ca0 <__addsf3+0xec>
 8000bca:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bce:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bd2:	bfc1      	itttt	gt
 8000bd4:	18d2      	addgt	r2, r2, r3
 8000bd6:	4041      	eorgt	r1, r0
 8000bd8:	4048      	eorgt	r0, r1
 8000bda:	4041      	eorgt	r1, r0
 8000bdc:	bfb8      	it	lt
 8000bde:	425b      	neglt	r3, r3
 8000be0:	2b19      	cmp	r3, #25
 8000be2:	bf88      	it	hi
 8000be4:	4770      	bxhi	lr
 8000be6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000bea:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bee:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bfa:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bfe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000c02:	bf18      	it	ne
 8000c04:	4249      	negne	r1, r1
 8000c06:	ea92 0f03 	teq	r2, r3
 8000c0a:	d03f      	beq.n	8000c8c <__addsf3+0xd8>
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	fa41 fc03 	asr.w	ip, r1, r3
 8000c14:	eb10 000c 	adds.w	r0, r0, ip
 8000c18:	f1c3 0320 	rsb	r3, r3, #32
 8000c1c:	fa01 f103 	lsl.w	r1, r1, r3
 8000c20:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c24:	d502      	bpl.n	8000c2c <__addsf3+0x78>
 8000c26:	4249      	negs	r1, r1
 8000c28:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c2c:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000c30:	d313      	bcc.n	8000c5a <__addsf3+0xa6>
 8000c32:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000c36:	d306      	bcc.n	8000c46 <__addsf3+0x92>
 8000c38:	0840      	lsrs	r0, r0, #1
 8000c3a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c3e:	f102 0201 	add.w	r2, r2, #1
 8000c42:	2afe      	cmp	r2, #254	@ 0xfe
 8000c44:	d251      	bcs.n	8000cea <__addsf3+0x136>
 8000c46:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c4a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c4e:	bf08      	it	eq
 8000c50:	f020 0001 	biceq.w	r0, r0, #1
 8000c54:	ea40 0003 	orr.w	r0, r0, r3
 8000c58:	4770      	bx	lr
 8000c5a:	0049      	lsls	r1, r1, #1
 8000c5c:	eb40 0000 	adc.w	r0, r0, r0
 8000c60:	3a01      	subs	r2, #1
 8000c62:	bf28      	it	cs
 8000c64:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c68:	d2ed      	bcs.n	8000c46 <__addsf3+0x92>
 8000c6a:	fab0 fc80 	clz	ip, r0
 8000c6e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c72:	ebb2 020c 	subs.w	r2, r2, ip
 8000c76:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c7a:	bfaa      	itet	ge
 8000c7c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c80:	4252      	neglt	r2, r2
 8000c82:	4318      	orrge	r0, r3
 8000c84:	bfbc      	itt	lt
 8000c86:	40d0      	lsrlt	r0, r2
 8000c88:	4318      	orrlt	r0, r3
 8000c8a:	4770      	bx	lr
 8000c8c:	f092 0f00 	teq	r2, #0
 8000c90:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c94:	bf06      	itte	eq
 8000c96:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c9a:	3201      	addeq	r2, #1
 8000c9c:	3b01      	subne	r3, #1
 8000c9e:	e7b5      	b.n	8000c0c <__addsf3+0x58>
 8000ca0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ca4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ca8:	bf18      	it	ne
 8000caa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cae:	d021      	beq.n	8000cf4 <__addsf3+0x140>
 8000cb0:	ea92 0f03 	teq	r2, r3
 8000cb4:	d004      	beq.n	8000cc0 <__addsf3+0x10c>
 8000cb6:	f092 0f00 	teq	r2, #0
 8000cba:	bf08      	it	eq
 8000cbc:	4608      	moveq	r0, r1
 8000cbe:	4770      	bx	lr
 8000cc0:	ea90 0f01 	teq	r0, r1
 8000cc4:	bf1c      	itt	ne
 8000cc6:	2000      	movne	r0, #0
 8000cc8:	4770      	bxne	lr
 8000cca:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000cce:	d104      	bne.n	8000cda <__addsf3+0x126>
 8000cd0:	0040      	lsls	r0, r0, #1
 8000cd2:	bf28      	it	cs
 8000cd4:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000cd8:	4770      	bx	lr
 8000cda:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000cde:	bf3c      	itt	cc
 8000ce0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ce4:	4770      	bxcc	lr
 8000ce6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000cea:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cee:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf2:	4770      	bx	lr
 8000cf4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cf8:	bf16      	itet	ne
 8000cfa:	4608      	movne	r0, r1
 8000cfc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d00:	4601      	movne	r1, r0
 8000d02:	0242      	lsls	r2, r0, #9
 8000d04:	bf06      	itte	eq
 8000d06:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d0a:	ea90 0f01 	teqeq	r0, r1
 8000d0e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000d12:	4770      	bx	lr

08000d14 <__aeabi_ui2f>:
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e004      	b.n	8000d24 <__aeabi_i2f+0x8>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_i2f>:
 8000d1c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000d20:	bf48      	it	mi
 8000d22:	4240      	negmi	r0, r0
 8000d24:	ea5f 0c00 	movs.w	ip, r0
 8000d28:	bf08      	it	eq
 8000d2a:	4770      	bxeq	lr
 8000d2c:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000d30:	4601      	mov	r1, r0
 8000d32:	f04f 0000 	mov.w	r0, #0
 8000d36:	e01c      	b.n	8000d72 <__aeabi_l2f+0x2a>

08000d38 <__aeabi_ul2f>:
 8000d38:	ea50 0201 	orrs.w	r2, r0, r1
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f04f 0300 	mov.w	r3, #0
 8000d44:	e00a      	b.n	8000d5c <__aeabi_l2f+0x14>
 8000d46:	bf00      	nop

08000d48 <__aeabi_l2f>:
 8000d48:	ea50 0201 	orrs.w	r2, r0, r1
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d54:	d502      	bpl.n	8000d5c <__aeabi_l2f+0x14>
 8000d56:	4240      	negs	r0, r0
 8000d58:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d5c:	ea5f 0c01 	movs.w	ip, r1
 8000d60:	bf02      	ittt	eq
 8000d62:	4684      	moveq	ip, r0
 8000d64:	4601      	moveq	r1, r0
 8000d66:	2000      	moveq	r0, #0
 8000d68:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d6c:	bf08      	it	eq
 8000d6e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d72:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d76:	fabc f28c 	clz	r2, ip
 8000d7a:	3a08      	subs	r2, #8
 8000d7c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d80:	db10      	blt.n	8000da4 <__aeabi_l2f+0x5c>
 8000d82:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d86:	4463      	add	r3, ip
 8000d88:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d8c:	f1c2 0220 	rsb	r2, r2, #32
 8000d90:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d94:	fa20 f202 	lsr.w	r2, r0, r2
 8000d98:	eb43 0002 	adc.w	r0, r3, r2
 8000d9c:	bf08      	it	eq
 8000d9e:	f020 0001 	biceq.w	r0, r0, #1
 8000da2:	4770      	bx	lr
 8000da4:	f102 0220 	add.w	r2, r2, #32
 8000da8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dac:	f1c2 0220 	rsb	r2, r2, #32
 8000db0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000db4:	fa21 f202 	lsr.w	r2, r1, r2
 8000db8:	eb43 0002 	adc.w	r0, r3, r2
 8000dbc:	bf08      	it	eq
 8000dbe:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dc2:	4770      	bx	lr

08000dc4 <__aeabi_ldivmod>:
 8000dc4:	b97b      	cbnz	r3, 8000de6 <__aeabi_ldivmod+0x22>
 8000dc6:	b972      	cbnz	r2, 8000de6 <__aeabi_ldivmod+0x22>
 8000dc8:	2900      	cmp	r1, #0
 8000dca:	bfbe      	ittt	lt
 8000dcc:	2000      	movlt	r0, #0
 8000dce:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000dd2:	e006      	blt.n	8000de2 <__aeabi_ldivmod+0x1e>
 8000dd4:	bf08      	it	eq
 8000dd6:	2800      	cmpeq	r0, #0
 8000dd8:	bf1c      	itt	ne
 8000dda:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000dde:	f04f 30ff 	movne.w	r0, #4294967295
 8000de2:	f000 b9bb 	b.w	800115c <__aeabi_idiv0>
 8000de6:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dea:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dee:	2900      	cmp	r1, #0
 8000df0:	db09      	blt.n	8000e06 <__aeabi_ldivmod+0x42>
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	db1a      	blt.n	8000e2c <__aeabi_ldivmod+0x68>
 8000df6:	f000 f835 	bl	8000e64 <__udivmoddi4>
 8000dfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e02:	b004      	add	sp, #16
 8000e04:	4770      	bx	lr
 8000e06:	4240      	negs	r0, r0
 8000e08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	db1b      	blt.n	8000e48 <__aeabi_ldivmod+0x84>
 8000e10:	f000 f828 	bl	8000e64 <__udivmoddi4>
 8000e14:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e18:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e1c:	b004      	add	sp, #16
 8000e1e:	4240      	negs	r0, r0
 8000e20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e24:	4252      	negs	r2, r2
 8000e26:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e2a:	4770      	bx	lr
 8000e2c:	4252      	negs	r2, r2
 8000e2e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e32:	f000 f817 	bl	8000e64 <__udivmoddi4>
 8000e36:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e3a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e3e:	b004      	add	sp, #16
 8000e40:	4240      	negs	r0, r0
 8000e42:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e46:	4770      	bx	lr
 8000e48:	4252      	negs	r2, r2
 8000e4a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e4e:	f000 f809 	bl	8000e64 <__udivmoddi4>
 8000e52:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e56:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e5a:	b004      	add	sp, #16
 8000e5c:	4252      	negs	r2, r2
 8000e5e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000e62:	4770      	bx	lr

08000e64 <__udivmoddi4>:
 8000e64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e68:	9d08      	ldr	r5, [sp, #32]
 8000e6a:	468e      	mov	lr, r1
 8000e6c:	4604      	mov	r4, r0
 8000e6e:	4688      	mov	r8, r1
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d14a      	bne.n	8000f0a <__udivmoddi4+0xa6>
 8000e74:	428a      	cmp	r2, r1
 8000e76:	4617      	mov	r7, r2
 8000e78:	d962      	bls.n	8000f40 <__udivmoddi4+0xdc>
 8000e7a:	fab2 f682 	clz	r6, r2
 8000e7e:	b14e      	cbz	r6, 8000e94 <__udivmoddi4+0x30>
 8000e80:	f1c6 0320 	rsb	r3, r6, #32
 8000e84:	fa01 f806 	lsl.w	r8, r1, r6
 8000e88:	fa20 f303 	lsr.w	r3, r0, r3
 8000e8c:	40b7      	lsls	r7, r6
 8000e8e:	ea43 0808 	orr.w	r8, r3, r8
 8000e92:	40b4      	lsls	r4, r6
 8000e94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e98:	fa1f fc87 	uxth.w	ip, r7
 8000e9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000ea0:	0c23      	lsrs	r3, r4, #16
 8000ea2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000ea6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000eaa:	fb01 f20c 	mul.w	r2, r1, ip
 8000eae:	429a      	cmp	r2, r3
 8000eb0:	d909      	bls.n	8000ec6 <__udivmoddi4+0x62>
 8000eb2:	18fb      	adds	r3, r7, r3
 8000eb4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000eb8:	f080 80ea 	bcs.w	8001090 <__udivmoddi4+0x22c>
 8000ebc:	429a      	cmp	r2, r3
 8000ebe:	f240 80e7 	bls.w	8001090 <__udivmoddi4+0x22c>
 8000ec2:	3902      	subs	r1, #2
 8000ec4:	443b      	add	r3, r7
 8000ec6:	1a9a      	subs	r2, r3, r2
 8000ec8:	b2a3      	uxth	r3, r4
 8000eca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ece:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ed2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ed6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000eda:	459c      	cmp	ip, r3
 8000edc:	d909      	bls.n	8000ef2 <__udivmoddi4+0x8e>
 8000ede:	18fb      	adds	r3, r7, r3
 8000ee0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ee4:	f080 80d6 	bcs.w	8001094 <__udivmoddi4+0x230>
 8000ee8:	459c      	cmp	ip, r3
 8000eea:	f240 80d3 	bls.w	8001094 <__udivmoddi4+0x230>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3802      	subs	r0, #2
 8000ef2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000ef6:	eba3 030c 	sub.w	r3, r3, ip
 8000efa:	2100      	movs	r1, #0
 8000efc:	b11d      	cbz	r5, 8000f06 <__udivmoddi4+0xa2>
 8000efe:	40f3      	lsrs	r3, r6
 8000f00:	2200      	movs	r2, #0
 8000f02:	e9c5 3200 	strd	r3, r2, [r5]
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d905      	bls.n	8000f1a <__udivmoddi4+0xb6>
 8000f0e:	b10d      	cbz	r5, 8000f14 <__udivmoddi4+0xb0>
 8000f10:	e9c5 0100 	strd	r0, r1, [r5]
 8000f14:	2100      	movs	r1, #0
 8000f16:	4608      	mov	r0, r1
 8000f18:	e7f5      	b.n	8000f06 <__udivmoddi4+0xa2>
 8000f1a:	fab3 f183 	clz	r1, r3
 8000f1e:	2900      	cmp	r1, #0
 8000f20:	d146      	bne.n	8000fb0 <__udivmoddi4+0x14c>
 8000f22:	4573      	cmp	r3, lr
 8000f24:	d302      	bcc.n	8000f2c <__udivmoddi4+0xc8>
 8000f26:	4282      	cmp	r2, r0
 8000f28:	f200 8105 	bhi.w	8001136 <__udivmoddi4+0x2d2>
 8000f2c:	1a84      	subs	r4, r0, r2
 8000f2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000f32:	2001      	movs	r0, #1
 8000f34:	4690      	mov	r8, r2
 8000f36:	2d00      	cmp	r5, #0
 8000f38:	d0e5      	beq.n	8000f06 <__udivmoddi4+0xa2>
 8000f3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000f3e:	e7e2      	b.n	8000f06 <__udivmoddi4+0xa2>
 8000f40:	2a00      	cmp	r2, #0
 8000f42:	f000 8090 	beq.w	8001066 <__udivmoddi4+0x202>
 8000f46:	fab2 f682 	clz	r6, r2
 8000f4a:	2e00      	cmp	r6, #0
 8000f4c:	f040 80a4 	bne.w	8001098 <__udivmoddi4+0x234>
 8000f50:	1a8a      	subs	r2, r1, r2
 8000f52:	0c03      	lsrs	r3, r0, #16
 8000f54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f58:	b280      	uxth	r0, r0
 8000f5a:	b2bc      	uxth	r4, r7
 8000f5c:	2101      	movs	r1, #1
 8000f5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000f62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000f66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d907      	bls.n	8000f82 <__udivmoddi4+0x11e>
 8000f72:	18fb      	adds	r3, r7, r3
 8000f74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000f78:	d202      	bcs.n	8000f80 <__udivmoddi4+0x11c>
 8000f7a:	429a      	cmp	r2, r3
 8000f7c:	f200 80e0 	bhi.w	8001140 <__udivmoddi4+0x2dc>
 8000f80:	46c4      	mov	ip, r8
 8000f82:	1a9b      	subs	r3, r3, r2
 8000f84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000f88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000f8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000f90:	fb02 f404 	mul.w	r4, r2, r4
 8000f94:	429c      	cmp	r4, r3
 8000f96:	d907      	bls.n	8000fa8 <__udivmoddi4+0x144>
 8000f98:	18fb      	adds	r3, r7, r3
 8000f9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000f9e:	d202      	bcs.n	8000fa6 <__udivmoddi4+0x142>
 8000fa0:	429c      	cmp	r4, r3
 8000fa2:	f200 80ca 	bhi.w	800113a <__udivmoddi4+0x2d6>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	1b1b      	subs	r3, r3, r4
 8000faa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000fae:	e7a5      	b.n	8000efc <__udivmoddi4+0x98>
 8000fb0:	f1c1 0620 	rsb	r6, r1, #32
 8000fb4:	408b      	lsls	r3, r1
 8000fb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000fba:	431f      	orrs	r7, r3
 8000fbc:	fa0e f401 	lsl.w	r4, lr, r1
 8000fc0:	fa20 f306 	lsr.w	r3, r0, r6
 8000fc4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000fc8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000fcc:	4323      	orrs	r3, r4
 8000fce:	fa00 f801 	lsl.w	r8, r0, r1
 8000fd2:	fa1f fc87 	uxth.w	ip, r7
 8000fd6:	fbbe f0f9 	udiv	r0, lr, r9
 8000fda:	0c1c      	lsrs	r4, r3, #16
 8000fdc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000fe0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000fe4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000fe8:	45a6      	cmp	lr, r4
 8000fea:	fa02 f201 	lsl.w	r2, r2, r1
 8000fee:	d909      	bls.n	8001004 <__udivmoddi4+0x1a0>
 8000ff0:	193c      	adds	r4, r7, r4
 8000ff2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ff6:	f080 809c 	bcs.w	8001132 <__udivmoddi4+0x2ce>
 8000ffa:	45a6      	cmp	lr, r4
 8000ffc:	f240 8099 	bls.w	8001132 <__udivmoddi4+0x2ce>
 8001000:	3802      	subs	r0, #2
 8001002:	443c      	add	r4, r7
 8001004:	eba4 040e 	sub.w	r4, r4, lr
 8001008:	fa1f fe83 	uxth.w	lr, r3
 800100c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001010:	fb09 4413 	mls	r4, r9, r3, r4
 8001014:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8001018:	fb03 fc0c 	mul.w	ip, r3, ip
 800101c:	45a4      	cmp	ip, r4
 800101e:	d908      	bls.n	8001032 <__udivmoddi4+0x1ce>
 8001020:	193c      	adds	r4, r7, r4
 8001022:	f103 3eff 	add.w	lr, r3, #4294967295
 8001026:	f080 8082 	bcs.w	800112e <__udivmoddi4+0x2ca>
 800102a:	45a4      	cmp	ip, r4
 800102c:	d97f      	bls.n	800112e <__udivmoddi4+0x2ca>
 800102e:	3b02      	subs	r3, #2
 8001030:	443c      	add	r4, r7
 8001032:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001036:	eba4 040c 	sub.w	r4, r4, ip
 800103a:	fba0 ec02 	umull	lr, ip, r0, r2
 800103e:	4564      	cmp	r4, ip
 8001040:	4673      	mov	r3, lr
 8001042:	46e1      	mov	r9, ip
 8001044:	d362      	bcc.n	800110c <__udivmoddi4+0x2a8>
 8001046:	d05f      	beq.n	8001108 <__udivmoddi4+0x2a4>
 8001048:	b15d      	cbz	r5, 8001062 <__udivmoddi4+0x1fe>
 800104a:	ebb8 0203 	subs.w	r2, r8, r3
 800104e:	eb64 0409 	sbc.w	r4, r4, r9
 8001052:	fa04 f606 	lsl.w	r6, r4, r6
 8001056:	fa22 f301 	lsr.w	r3, r2, r1
 800105a:	431e      	orrs	r6, r3
 800105c:	40cc      	lsrs	r4, r1
 800105e:	e9c5 6400 	strd	r6, r4, [r5]
 8001062:	2100      	movs	r1, #0
 8001064:	e74f      	b.n	8000f06 <__udivmoddi4+0xa2>
 8001066:	fbb1 fcf2 	udiv	ip, r1, r2
 800106a:	0c01      	lsrs	r1, r0, #16
 800106c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8001070:	b280      	uxth	r0, r0
 8001072:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001076:	463b      	mov	r3, r7
 8001078:	4638      	mov	r0, r7
 800107a:	463c      	mov	r4, r7
 800107c:	46b8      	mov	r8, r7
 800107e:	46be      	mov	lr, r7
 8001080:	2620      	movs	r6, #32
 8001082:	fbb1 f1f7 	udiv	r1, r1, r7
 8001086:	eba2 0208 	sub.w	r2, r2, r8
 800108a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800108e:	e766      	b.n	8000f5e <__udivmoddi4+0xfa>
 8001090:	4601      	mov	r1, r0
 8001092:	e718      	b.n	8000ec6 <__udivmoddi4+0x62>
 8001094:	4610      	mov	r0, r2
 8001096:	e72c      	b.n	8000ef2 <__udivmoddi4+0x8e>
 8001098:	f1c6 0220 	rsb	r2, r6, #32
 800109c:	fa2e f302 	lsr.w	r3, lr, r2
 80010a0:	40b7      	lsls	r7, r6
 80010a2:	40b1      	lsls	r1, r6
 80010a4:	fa20 f202 	lsr.w	r2, r0, r2
 80010a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010ac:	430a      	orrs	r2, r1
 80010ae:	fbb3 f8fe 	udiv	r8, r3, lr
 80010b2:	b2bc      	uxth	r4, r7
 80010b4:	fb0e 3318 	mls	r3, lr, r8, r3
 80010b8:	0c11      	lsrs	r1, r2, #16
 80010ba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80010be:	fb08 f904 	mul.w	r9, r8, r4
 80010c2:	40b0      	lsls	r0, r6
 80010c4:	4589      	cmp	r9, r1
 80010c6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80010ca:	b280      	uxth	r0, r0
 80010cc:	d93e      	bls.n	800114c <__udivmoddi4+0x2e8>
 80010ce:	1879      	adds	r1, r7, r1
 80010d0:	f108 3cff 	add.w	ip, r8, #4294967295
 80010d4:	d201      	bcs.n	80010da <__udivmoddi4+0x276>
 80010d6:	4589      	cmp	r9, r1
 80010d8:	d81f      	bhi.n	800111a <__udivmoddi4+0x2b6>
 80010da:	eba1 0109 	sub.w	r1, r1, r9
 80010de:	fbb1 f9fe 	udiv	r9, r1, lr
 80010e2:	fb09 f804 	mul.w	r8, r9, r4
 80010e6:	fb0e 1119 	mls	r1, lr, r9, r1
 80010ea:	b292      	uxth	r2, r2
 80010ec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80010f0:	4542      	cmp	r2, r8
 80010f2:	d229      	bcs.n	8001148 <__udivmoddi4+0x2e4>
 80010f4:	18ba      	adds	r2, r7, r2
 80010f6:	f109 31ff 	add.w	r1, r9, #4294967295
 80010fa:	d2c4      	bcs.n	8001086 <__udivmoddi4+0x222>
 80010fc:	4542      	cmp	r2, r8
 80010fe:	d2c2      	bcs.n	8001086 <__udivmoddi4+0x222>
 8001100:	f1a9 0102 	sub.w	r1, r9, #2
 8001104:	443a      	add	r2, r7
 8001106:	e7be      	b.n	8001086 <__udivmoddi4+0x222>
 8001108:	45f0      	cmp	r8, lr
 800110a:	d29d      	bcs.n	8001048 <__udivmoddi4+0x1e4>
 800110c:	ebbe 0302 	subs.w	r3, lr, r2
 8001110:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001114:	3801      	subs	r0, #1
 8001116:	46e1      	mov	r9, ip
 8001118:	e796      	b.n	8001048 <__udivmoddi4+0x1e4>
 800111a:	eba7 0909 	sub.w	r9, r7, r9
 800111e:	4449      	add	r1, r9
 8001120:	f1a8 0c02 	sub.w	ip, r8, #2
 8001124:	fbb1 f9fe 	udiv	r9, r1, lr
 8001128:	fb09 f804 	mul.w	r8, r9, r4
 800112c:	e7db      	b.n	80010e6 <__udivmoddi4+0x282>
 800112e:	4673      	mov	r3, lr
 8001130:	e77f      	b.n	8001032 <__udivmoddi4+0x1ce>
 8001132:	4650      	mov	r0, sl
 8001134:	e766      	b.n	8001004 <__udivmoddi4+0x1a0>
 8001136:	4608      	mov	r0, r1
 8001138:	e6fd      	b.n	8000f36 <__udivmoddi4+0xd2>
 800113a:	443b      	add	r3, r7
 800113c:	3a02      	subs	r2, #2
 800113e:	e733      	b.n	8000fa8 <__udivmoddi4+0x144>
 8001140:	f1ac 0c02 	sub.w	ip, ip, #2
 8001144:	443b      	add	r3, r7
 8001146:	e71c      	b.n	8000f82 <__udivmoddi4+0x11e>
 8001148:	4649      	mov	r1, r9
 800114a:	e79c      	b.n	8001086 <__udivmoddi4+0x222>
 800114c:	eba1 0109 	sub.w	r1, r1, r9
 8001150:	46c4      	mov	ip, r8
 8001152:	fbb1 f9fe 	udiv	r9, r1, lr
 8001156:	fb09 f804 	mul.w	r8, r9, r4
 800115a:	e7c4      	b.n	80010e6 <__udivmoddi4+0x282>

0800115c <__aeabi_idiv0>:
 800115c:	4770      	bx	lr
 800115e:	bf00      	nop

08001160 <bme_write8>:
/* ----------------------------------------- */
/*        Low-Level I2C Helpers              */
/* ----------------------------------------- */

static void bme_write8(uint8_t reg, uint8_t value)
{
 8001160:	b580      	push	{r7, lr}
 8001162:	b086      	sub	sp, #24
 8001164:	af02      	add	r7, sp, #8
 8001166:	4603      	mov	r3, r0
 8001168:	460a      	mov	r2, r1
 800116a:	71fb      	strb	r3, [r7, #7]
 800116c:	4613      	mov	r3, r2
 800116e:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { reg, value };
 8001170:	79fb      	ldrb	r3, [r7, #7]
 8001172:	733b      	strb	r3, [r7, #12]
 8001174:	79bb      	ldrb	r3, [r7, #6]
 8001176:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(bme_i2c, BME280_I2C_ADDR << 1, buf, 2, HAL_MAX_DELAY);
 8001178:	4b07      	ldr	r3, [pc, #28]	@ (8001198 <bme_write8+0x38>)
 800117a:	6818      	ldr	r0, [r3, #0]
 800117c:	f107 020c 	add.w	r2, r7, #12
 8001180:	f04f 33ff 	mov.w	r3, #4294967295
 8001184:	9300      	str	r3, [sp, #0]
 8001186:	2302      	movs	r3, #2
 8001188:	21ee      	movs	r1, #238	@ 0xee
 800118a:	f001 fbad 	bl	80028e8 <HAL_I2C_Master_Transmit>
}
 800118e:	bf00      	nop
 8001190:	3710      	adds	r7, #16
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}
 8001196:	bf00      	nop
 8001198:	200001f0 	.word	0x200001f0

0800119c <bme_read>:

static void bme_read(uint8_t reg, uint8_t *buf, uint8_t len)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af02      	add	r7, sp, #8
 80011a2:	4603      	mov	r3, r0
 80011a4:	6039      	str	r1, [r7, #0]
 80011a6:	71fb      	strb	r3, [r7, #7]
 80011a8:	4613      	mov	r3, r2
 80011aa:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Master_Transmit(bme_i2c, BME280_I2C_ADDR << 1, &reg, 1, HAL_MAX_DELAY);
 80011ac:	4b0c      	ldr	r3, [pc, #48]	@ (80011e0 <bme_read+0x44>)
 80011ae:	6818      	ldr	r0, [r3, #0]
 80011b0:	1dfa      	adds	r2, r7, #7
 80011b2:	f04f 33ff 	mov.w	r3, #4294967295
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	2301      	movs	r3, #1
 80011ba:	21ee      	movs	r1, #238	@ 0xee
 80011bc:	f001 fb94 	bl	80028e8 <HAL_I2C_Master_Transmit>
    HAL_I2C_Master_Receive(bme_i2c, BME280_I2C_ADDR << 1, buf, len, HAL_MAX_DELAY);
 80011c0:	4b07      	ldr	r3, [pc, #28]	@ (80011e0 <bme_read+0x44>)
 80011c2:	6818      	ldr	r0, [r3, #0]
 80011c4:	79bb      	ldrb	r3, [r7, #6]
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	f04f 32ff 	mov.w	r2, #4294967295
 80011cc:	9200      	str	r2, [sp, #0]
 80011ce:	683a      	ldr	r2, [r7, #0]
 80011d0:	21ee      	movs	r1, #238	@ 0xee
 80011d2:	f001 fca1 	bl	8002b18 <HAL_I2C_Master_Receive>
}
 80011d6:	bf00      	nop
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	200001f0 	.word	0x200001f0

080011e4 <bme_read_calib>:
/* ----------------------------------------- */
/*         Read Calibration Tables           */
/* ----------------------------------------- */

static void bme_read_calib(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08a      	sub	sp, #40	@ 0x28
 80011e8:	af00      	add	r7, sp, #0
    uint8_t buf1[26];
    bme_read(0x88, buf1, 26);
 80011ea:	f107 030c 	add.w	r3, r7, #12
 80011ee:	221a      	movs	r2, #26
 80011f0:	4619      	mov	r1, r3
 80011f2:	2088      	movs	r0, #136	@ 0x88
 80011f4:	f7ff ffd2 	bl	800119c <bme_read>

    dig_T1 = (buf1[1] << 8) | buf1[0];
 80011f8:	7b7b      	ldrb	r3, [r7, #13]
 80011fa:	b21b      	sxth	r3, r3
 80011fc:	021b      	lsls	r3, r3, #8
 80011fe:	b21a      	sxth	r2, r3
 8001200:	7b3b      	ldrb	r3, [r7, #12]
 8001202:	b21b      	sxth	r3, r3
 8001204:	4313      	orrs	r3, r2
 8001206:	b21b      	sxth	r3, r3
 8001208:	b29a      	uxth	r2, r3
 800120a:	4b56      	ldr	r3, [pc, #344]	@ (8001364 <bme_read_calib+0x180>)
 800120c:	801a      	strh	r2, [r3, #0]
    dig_T2 = (buf1[3] << 8) | buf1[2];
 800120e:	7bfb      	ldrb	r3, [r7, #15]
 8001210:	b21b      	sxth	r3, r3
 8001212:	021b      	lsls	r3, r3, #8
 8001214:	b21a      	sxth	r2, r3
 8001216:	7bbb      	ldrb	r3, [r7, #14]
 8001218:	b21b      	sxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b21a      	sxth	r2, r3
 800121e:	4b52      	ldr	r3, [pc, #328]	@ (8001368 <bme_read_calib+0x184>)
 8001220:	801a      	strh	r2, [r3, #0]
    dig_T3 = (buf1[5] << 8) | buf1[4];
 8001222:	7c7b      	ldrb	r3, [r7, #17]
 8001224:	b21b      	sxth	r3, r3
 8001226:	021b      	lsls	r3, r3, #8
 8001228:	b21a      	sxth	r2, r3
 800122a:	7c3b      	ldrb	r3, [r7, #16]
 800122c:	b21b      	sxth	r3, r3
 800122e:	4313      	orrs	r3, r2
 8001230:	b21a      	sxth	r2, r3
 8001232:	4b4e      	ldr	r3, [pc, #312]	@ (800136c <bme_read_calib+0x188>)
 8001234:	801a      	strh	r2, [r3, #0]

    dig_P1 = (buf1[7] << 8) | buf1[6];
 8001236:	7cfb      	ldrb	r3, [r7, #19]
 8001238:	b21b      	sxth	r3, r3
 800123a:	021b      	lsls	r3, r3, #8
 800123c:	b21a      	sxth	r2, r3
 800123e:	7cbb      	ldrb	r3, [r7, #18]
 8001240:	b21b      	sxth	r3, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	b21b      	sxth	r3, r3
 8001246:	b29a      	uxth	r2, r3
 8001248:	4b49      	ldr	r3, [pc, #292]	@ (8001370 <bme_read_calib+0x18c>)
 800124a:	801a      	strh	r2, [r3, #0]
    dig_P2 = (buf1[9] << 8) | buf1[8];
 800124c:	7d7b      	ldrb	r3, [r7, #21]
 800124e:	b21b      	sxth	r3, r3
 8001250:	021b      	lsls	r3, r3, #8
 8001252:	b21a      	sxth	r2, r3
 8001254:	7d3b      	ldrb	r3, [r7, #20]
 8001256:	b21b      	sxth	r3, r3
 8001258:	4313      	orrs	r3, r2
 800125a:	b21a      	sxth	r2, r3
 800125c:	4b45      	ldr	r3, [pc, #276]	@ (8001374 <bme_read_calib+0x190>)
 800125e:	801a      	strh	r2, [r3, #0]
    dig_P3 = (buf1[11] << 8) | buf1[10];
 8001260:	7dfb      	ldrb	r3, [r7, #23]
 8001262:	b21b      	sxth	r3, r3
 8001264:	021b      	lsls	r3, r3, #8
 8001266:	b21a      	sxth	r2, r3
 8001268:	7dbb      	ldrb	r3, [r7, #22]
 800126a:	b21b      	sxth	r3, r3
 800126c:	4313      	orrs	r3, r2
 800126e:	b21a      	sxth	r2, r3
 8001270:	4b41      	ldr	r3, [pc, #260]	@ (8001378 <bme_read_calib+0x194>)
 8001272:	801a      	strh	r2, [r3, #0]
    dig_P4 = (buf1[13] << 8) | buf1[12];
 8001274:	7e7b      	ldrb	r3, [r7, #25]
 8001276:	b21b      	sxth	r3, r3
 8001278:	021b      	lsls	r3, r3, #8
 800127a:	b21a      	sxth	r2, r3
 800127c:	7e3b      	ldrb	r3, [r7, #24]
 800127e:	b21b      	sxth	r3, r3
 8001280:	4313      	orrs	r3, r2
 8001282:	b21a      	sxth	r2, r3
 8001284:	4b3d      	ldr	r3, [pc, #244]	@ (800137c <bme_read_calib+0x198>)
 8001286:	801a      	strh	r2, [r3, #0]
    dig_P5 = (buf1[15] << 8) | buf1[14];
 8001288:	7efb      	ldrb	r3, [r7, #27]
 800128a:	b21b      	sxth	r3, r3
 800128c:	021b      	lsls	r3, r3, #8
 800128e:	b21a      	sxth	r2, r3
 8001290:	7ebb      	ldrb	r3, [r7, #26]
 8001292:	b21b      	sxth	r3, r3
 8001294:	4313      	orrs	r3, r2
 8001296:	b21a      	sxth	r2, r3
 8001298:	4b39      	ldr	r3, [pc, #228]	@ (8001380 <bme_read_calib+0x19c>)
 800129a:	801a      	strh	r2, [r3, #0]
    dig_P6 = (buf1[17] << 8) | buf1[16];
 800129c:	7f7b      	ldrb	r3, [r7, #29]
 800129e:	b21b      	sxth	r3, r3
 80012a0:	021b      	lsls	r3, r3, #8
 80012a2:	b21a      	sxth	r2, r3
 80012a4:	7f3b      	ldrb	r3, [r7, #28]
 80012a6:	b21b      	sxth	r3, r3
 80012a8:	4313      	orrs	r3, r2
 80012aa:	b21a      	sxth	r2, r3
 80012ac:	4b35      	ldr	r3, [pc, #212]	@ (8001384 <bme_read_calib+0x1a0>)
 80012ae:	801a      	strh	r2, [r3, #0]
    dig_P7 = (buf1[19] << 8) | buf1[18];
 80012b0:	7ffb      	ldrb	r3, [r7, #31]
 80012b2:	b21b      	sxth	r3, r3
 80012b4:	021b      	lsls	r3, r3, #8
 80012b6:	b21a      	sxth	r2, r3
 80012b8:	7fbb      	ldrb	r3, [r7, #30]
 80012ba:	b21b      	sxth	r3, r3
 80012bc:	4313      	orrs	r3, r2
 80012be:	b21a      	sxth	r2, r3
 80012c0:	4b31      	ldr	r3, [pc, #196]	@ (8001388 <bme_read_calib+0x1a4>)
 80012c2:	801a      	strh	r2, [r3, #0]
    dig_P8 = (buf1[21] << 8) | buf1[20];
 80012c4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80012c8:	b21b      	sxth	r3, r3
 80012ca:	021b      	lsls	r3, r3, #8
 80012cc:	b21a      	sxth	r2, r3
 80012ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 80012d2:	b21b      	sxth	r3, r3
 80012d4:	4313      	orrs	r3, r2
 80012d6:	b21a      	sxth	r2, r3
 80012d8:	4b2c      	ldr	r3, [pc, #176]	@ (800138c <bme_read_calib+0x1a8>)
 80012da:	801a      	strh	r2, [r3, #0]
    dig_P9 = (buf1[23] << 8) | buf1[22];
 80012dc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80012e0:	b21b      	sxth	r3, r3
 80012e2:	021b      	lsls	r3, r3, #8
 80012e4:	b21a      	sxth	r2, r3
 80012e6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80012ea:	b21b      	sxth	r3, r3
 80012ec:	4313      	orrs	r3, r2
 80012ee:	b21a      	sxth	r2, r3
 80012f0:	4b27      	ldr	r3, [pc, #156]	@ (8001390 <bme_read_calib+0x1ac>)
 80012f2:	801a      	strh	r2, [r3, #0]

    dig_H1 = buf1[25];
 80012f4:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 80012f8:	4b26      	ldr	r3, [pc, #152]	@ (8001394 <bme_read_calib+0x1b0>)
 80012fa:	701a      	strb	r2, [r3, #0]

    uint8_t buf2[7];
    bme_read(0xE1, buf2, 7);
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2207      	movs	r2, #7
 8001300:	4619      	mov	r1, r3
 8001302:	20e1      	movs	r0, #225	@ 0xe1
 8001304:	f7ff ff4a 	bl	800119c <bme_read>

    dig_H2 = (buf2[1] << 8) | buf2[0];
 8001308:	797b      	ldrb	r3, [r7, #5]
 800130a:	b21b      	sxth	r3, r3
 800130c:	021b      	lsls	r3, r3, #8
 800130e:	b21a      	sxth	r2, r3
 8001310:	793b      	ldrb	r3, [r7, #4]
 8001312:	b21b      	sxth	r3, r3
 8001314:	4313      	orrs	r3, r2
 8001316:	b21a      	sxth	r2, r3
 8001318:	4b1f      	ldr	r3, [pc, #124]	@ (8001398 <bme_read_calib+0x1b4>)
 800131a:	801a      	strh	r2, [r3, #0]
    dig_H3 = buf2[2];
 800131c:	79ba      	ldrb	r2, [r7, #6]
 800131e:	4b1f      	ldr	r3, [pc, #124]	@ (800139c <bme_read_calib+0x1b8>)
 8001320:	701a      	strb	r2, [r3, #0]
    dig_H4 = (buf2[3] << 4) | (buf2[4] & 0x0F);
 8001322:	79fb      	ldrb	r3, [r7, #7]
 8001324:	b21b      	sxth	r3, r3
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	b21a      	sxth	r2, r3
 800132a:	7a3b      	ldrb	r3, [r7, #8]
 800132c:	b21b      	sxth	r3, r3
 800132e:	f003 030f 	and.w	r3, r3, #15
 8001332:	b21b      	sxth	r3, r3
 8001334:	4313      	orrs	r3, r2
 8001336:	b21a      	sxth	r2, r3
 8001338:	4b19      	ldr	r3, [pc, #100]	@ (80013a0 <bme_read_calib+0x1bc>)
 800133a:	801a      	strh	r2, [r3, #0]
    dig_H5 = (buf2[5] << 4) | (buf2[4] >> 4);
 800133c:	7a7b      	ldrb	r3, [r7, #9]
 800133e:	b21b      	sxth	r3, r3
 8001340:	011b      	lsls	r3, r3, #4
 8001342:	b21a      	sxth	r2, r3
 8001344:	7a3b      	ldrb	r3, [r7, #8]
 8001346:	091b      	lsrs	r3, r3, #4
 8001348:	b2db      	uxtb	r3, r3
 800134a:	b21b      	sxth	r3, r3
 800134c:	4313      	orrs	r3, r2
 800134e:	b21a      	sxth	r2, r3
 8001350:	4b14      	ldr	r3, [pc, #80]	@ (80013a4 <bme_read_calib+0x1c0>)
 8001352:	801a      	strh	r2, [r3, #0]
    dig_H6 = buf2[6];
 8001354:	7abb      	ldrb	r3, [r7, #10]
 8001356:	b25a      	sxtb	r2, r3
 8001358:	4b13      	ldr	r3, [pc, #76]	@ (80013a8 <bme_read_calib+0x1c4>)
 800135a:	701a      	strb	r2, [r3, #0]
}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	@ 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	200001f4 	.word	0x200001f4
 8001368:	200001f6 	.word	0x200001f6
 800136c:	200001f8 	.word	0x200001f8
 8001370:	200001fa 	.word	0x200001fa
 8001374:	200001fc 	.word	0x200001fc
 8001378:	200001fe 	.word	0x200001fe
 800137c:	20000200 	.word	0x20000200
 8001380:	20000202 	.word	0x20000202
 8001384:	20000204 	.word	0x20000204
 8001388:	20000206 	.word	0x20000206
 800138c:	20000208 	.word	0x20000208
 8001390:	2000020a 	.word	0x2000020a
 8001394:	2000020c 	.word	0x2000020c
 8001398:	2000020e 	.word	0x2000020e
 800139c:	2000020d 	.word	0x2000020d
 80013a0:	20000210 	.word	0x20000210
 80013a4:	20000212 	.word	0x20000212
 80013a8:	20000214 	.word	0x20000214

080013ac <BME280_Init>:
/* ----------------------------------------- */
/*              Init BME280                  */
/* ----------------------------------------- */

void BME280_Init(I2C_HandleTypeDef *hi2c)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
    bme_i2c = hi2c;
 80013b4:	4a0d      	ldr	r2, [pc, #52]	@ (80013ec <BME280_Init+0x40>)
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	6013      	str	r3, [r2, #0]

    // Reset
    bme_write8(0xE0, 0xB6);
 80013ba:	21b6      	movs	r1, #182	@ 0xb6
 80013bc:	20e0      	movs	r0, #224	@ 0xe0
 80013be:	f7ff fecf 	bl	8001160 <bme_write8>
    HAL_Delay(5);
 80013c2:	2005      	movs	r0, #5
 80013c4:	f000 ff40 	bl	8002248 <HAL_Delay>

    // Humidity oversampling 1
    bme_write8(0xF2, 0x01);
 80013c8:	2101      	movs	r1, #1
 80013ca:	20f2      	movs	r0, #242	@ 0xf2
 80013cc:	f7ff fec8 	bl	8001160 <bme_write8>

    // Normal mode, T/P oversampling 1
    bme_write8(0xF4, 0x27);
 80013d0:	2127      	movs	r1, #39	@ 0x27
 80013d2:	20f4      	movs	r0, #244	@ 0xf4
 80013d4:	f7ff fec4 	bl	8001160 <bme_write8>

    // Standby 1000ms
    bme_write8(0xF5, 0xA0);
 80013d8:	21a0      	movs	r1, #160	@ 0xa0
 80013da:	20f5      	movs	r0, #245	@ 0xf5
 80013dc:	f7ff fec0 	bl	8001160 <bme_write8>

    bme_read_calib();
 80013e0:	f7ff ff00 	bl	80011e4 <bme_read_calib>
}
 80013e4:	bf00      	nop
 80013e6:	3708      	adds	r7, #8
 80013e8:	46bd      	mov	sp, r7
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	200001f0 	.word	0x200001f0

080013f0 <bme_read_temperature>:
/* ----------------------------------------- */
/*             Compensation Code             */
/* ----------------------------------------- */

static float bme_read_temperature(int32_t adc_T)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b087      	sub	sp, #28
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	6078      	str	r0, [r7, #4]
    int32_t var1, var2;
    var1 = ((((adc_T >> 3) - ((int32_t)dig_T1 << 1))) * dig_T2) >> 11;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	10da      	asrs	r2, r3, #3
 80013fc:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <bme_read_temperature+0x8c>)
 80013fe:	881b      	ldrh	r3, [r3, #0]
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	4a1e      	ldr	r2, [pc, #120]	@ (8001480 <bme_read_temperature+0x90>)
 8001406:	f9b2 2000 	ldrsh.w	r2, [r2]
 800140a:	fb02 f303 	mul.w	r3, r2, r3
 800140e:	12db      	asrs	r3, r3, #11
 8001410:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - dig_T1) *
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	111b      	asrs	r3, r3, #4
 8001416:	4a19      	ldr	r2, [pc, #100]	@ (800147c <bme_read_temperature+0x8c>)
 8001418:	8812      	ldrh	r2, [r2, #0]
 800141a:	1a9b      	subs	r3, r3, r2
              ((adc_T >> 4) - dig_T1)) >> 12) *
 800141c:	687a      	ldr	r2, [r7, #4]
 800141e:	1112      	asrs	r2, r2, #4
 8001420:	4916      	ldr	r1, [pc, #88]	@ (800147c <bme_read_temperature+0x8c>)
 8001422:	8809      	ldrh	r1, [r1, #0]
 8001424:	1a52      	subs	r2, r2, r1
    var2 = (((((adc_T >> 4) - dig_T1) *
 8001426:	fb02 f303 	mul.w	r3, r2, r3
              ((adc_T >> 4) - dig_T1)) >> 12) *
 800142a:	131b      	asrs	r3, r3, #12
 800142c:	4a15      	ldr	r2, [pc, #84]	@ (8001484 <bme_read_temperature+0x94>)
 800142e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001432:	fb02 f303 	mul.w	r3, r2, r3
    var2 = (((((adc_T >> 4) - dig_T1) *
 8001436:	139b      	asrs	r3, r3, #14
 8001438:	613b      	str	r3, [r7, #16]
              dig_T3) >> 14;

    t_fine = var1 + var2;
 800143a:	697a      	ldr	r2, [r7, #20]
 800143c:	693b      	ldr	r3, [r7, #16]
 800143e:	4413      	add	r3, r2
 8001440:	4a11      	ldr	r2, [pc, #68]	@ (8001488 <bme_read_temperature+0x98>)
 8001442:	6013      	str	r3, [r2, #0]
    float T = (t_fine * 5 + 128) >> 8;
 8001444:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <bme_read_temperature+0x98>)
 8001446:	681a      	ldr	r2, [r3, #0]
 8001448:	4613      	mov	r3, r2
 800144a:	009b      	lsls	r3, r3, #2
 800144c:	4413      	add	r3, r2
 800144e:	3380      	adds	r3, #128	@ 0x80
 8001450:	121b      	asrs	r3, r3, #8
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800145a:	edc7 7a03 	vstr	s15, [r7, #12]
    return T / 100.0f;
 800145e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001462:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800148c <bme_read_temperature+0x9c>
 8001466:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800146a:	eef0 7a66 	vmov.f32	s15, s13
}
 800146e:	eeb0 0a67 	vmov.f32	s0, s15
 8001472:	371c      	adds	r7, #28
 8001474:	46bd      	mov	sp, r7
 8001476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147a:	4770      	bx	lr
 800147c:	200001f4 	.word	0x200001f4
 8001480:	200001f6 	.word	0x200001f6
 8001484:	200001f8 	.word	0x200001f8
 8001488:	20000218 	.word	0x20000218
 800148c:	42c80000 	.word	0x42c80000

08001490 <bme_read_pressure>:

static float bme_read_pressure(int32_t adc_P)
{
 8001490:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001494:	b0ca      	sub	sp, #296	@ 0x128
 8001496:	af00      	add	r7, sp, #0
 8001498:	f8c7 010c 	str.w	r0, [r7, #268]	@ 0x10c
    int64_t var1, var2, p;

    var1 = (int64_t)t_fine - 128000;
 800149c:	4baf      	ldr	r3, [pc, #700]	@ (800175c <bme_read_pressure+0x2cc>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	17da      	asrs	r2, r3, #31
 80014a2:	461c      	mov	r4, r3
 80014a4:	4615      	mov	r5, r2
 80014a6:	f5b4 3afa 	subs.w	sl, r4, #128000	@ 0x1f400
 80014aa:	f145 3bff 	adc.w	fp, r5, #4294967295
 80014ae:	e9c7 ab48 	strd	sl, fp, [r7, #288]	@ 0x120
    var2 = var1 * var1 * dig_P6;
 80014b2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014ba:	fb03 f102 	mul.w	r1, r3, r2
 80014be:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80014c2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014c6:	fb02 f303 	mul.w	r3, r2, r3
 80014ca:	18ca      	adds	r2, r1, r3
 80014cc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80014d0:	fba3 8903 	umull	r8, r9, r3, r3
 80014d4:	eb02 0309 	add.w	r3, r2, r9
 80014d8:	4699      	mov	r9, r3
 80014da:	4ba1      	ldr	r3, [pc, #644]	@ (8001760 <bme_read_pressure+0x2d0>)
 80014dc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	17da      	asrs	r2, r3, #31
 80014e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80014e8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80014ec:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80014f0:	4603      	mov	r3, r0
 80014f2:	fb03 f209 	mul.w	r2, r3, r9
 80014f6:	460b      	mov	r3, r1
 80014f8:	fb08 f303 	mul.w	r3, r8, r3
 80014fc:	4413      	add	r3, r2
 80014fe:	4602      	mov	r2, r0
 8001500:	fba8 1202 	umull	r1, r2, r8, r2
 8001504:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8001508:	460a      	mov	r2, r1
 800150a:	f8c7 20c0 	str.w	r2, [r7, #192]	@ 0xc0
 800150e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8001512:	4413      	add	r3, r2
 8001514:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8001518:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	@ 0xc0
 800151c:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
 8001520:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 += (var1 * dig_P5) * 131072;
 8001524:	4b8f      	ldr	r3, [pc, #572]	@ (8001764 <bme_read_pressure+0x2d4>)
 8001526:	f9b3 3000 	ldrsh.w	r3, [r3]
 800152a:	b21b      	sxth	r3, r3
 800152c:	17da      	asrs	r2, r3, #31
 800152e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8001532:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 8001536:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800153a:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	@ 0xb0
 800153e:	462a      	mov	r2, r5
 8001540:	fb02 f203 	mul.w	r2, r2, r3
 8001544:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001548:	4621      	mov	r1, r4
 800154a:	fb01 f303 	mul.w	r3, r1, r3
 800154e:	441a      	add	r2, r3
 8001550:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001554:	4621      	mov	r1, r4
 8001556:	fba3 1301 	umull	r1, r3, r3, r1
 800155a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800155e:	460b      	mov	r3, r1
 8001560:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8001564:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001568:	18d3      	adds	r3, r2, r3
 800156a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800156e:	f04f 0000 	mov.w	r0, #0
 8001572:	f04f 0100 	mov.w	r1, #0
 8001576:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	@ 0x100
 800157a:	462b      	mov	r3, r5
 800157c:	0459      	lsls	r1, r3, #17
 800157e:	4623      	mov	r3, r4
 8001580:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001584:	4623      	mov	r3, r4
 8001586:	0458      	lsls	r0, r3, #17
 8001588:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800158c:	1814      	adds	r4, r2, r0
 800158e:	643c      	str	r4, [r7, #64]	@ 0x40
 8001590:	414b      	adcs	r3, r1
 8001592:	647b      	str	r3, [r7, #68]	@ 0x44
 8001594:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	@ 0x40
 8001598:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118
    var2 += ((int64_t)dig_P4) * 34359738368LL;
 800159c:	4b72      	ldr	r3, [pc, #456]	@ (8001768 <bme_read_pressure+0x2d8>)
 800159e:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015a2:	b21b      	sxth	r3, r3
 80015a4:	17da      	asrs	r2, r3, #31
 80015a6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80015aa:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80015ae:	f04f 0000 	mov.w	r0, #0
 80015b2:	f04f 0100 	mov.w	r1, #0
 80015b6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80015ba:	00d9      	lsls	r1, r3, #3
 80015bc:	2000      	movs	r0, #0
 80015be:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80015c2:	1814      	adds	r4, r2, r0
 80015c4:	63bc      	str	r4, [r7, #56]	@ 0x38
 80015c6:	414b      	adcs	r3, r1
 80015c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80015ca:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	@ 0x38
 80015ce:	e9c7 3446 	strd	r3, r4, [r7, #280]	@ 0x118

    var1 = ((var1 * var1 * dig_P3) >> 8) + ((var1 * dig_P2) << 12);
 80015d2:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80015d6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015da:	fb03 f102 	mul.w	r1, r3, r2
 80015de:	f8d7 2124 	ldr.w	r2, [r7, #292]	@ 0x124
 80015e2:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015e6:	fb02 f303 	mul.w	r3, r2, r3
 80015ea:	18ca      	adds	r2, r1, r3
 80015ec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80015f0:	fba3 1303 	umull	r1, r3, r3, r3
 80015f4:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80015f8:	460b      	mov	r3, r1
 80015fa:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80015fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001602:	18d3      	adds	r3, r2, r3
 8001604:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8001608:	4b58      	ldr	r3, [pc, #352]	@ (800176c <bme_read_pressure+0x2dc>)
 800160a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160e:	b21b      	sxth	r3, r3
 8001610:	17da      	asrs	r2, r3, #31
 8001612:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8001616:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800161a:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	@ 0xf8
 800161e:	462b      	mov	r3, r5
 8001620:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8001624:	4642      	mov	r2, r8
 8001626:	fb02 f203 	mul.w	r2, r2, r3
 800162a:	464b      	mov	r3, r9
 800162c:	4621      	mov	r1, r4
 800162e:	fb01 f303 	mul.w	r3, r1, r3
 8001632:	4413      	add	r3, r2
 8001634:	4622      	mov	r2, r4
 8001636:	4641      	mov	r1, r8
 8001638:	fba2 1201 	umull	r1, r2, r2, r1
 800163c:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8001640:	460a      	mov	r2, r1
 8001642:	f8c7 20f0 	str.w	r2, [r7, #240]	@ 0xf0
 8001646:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 800164a:	4413      	add	r3, r2
 800164c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8001650:	f04f 0000 	mov.w	r0, #0
 8001654:	f04f 0100 	mov.w	r1, #0
 8001658:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	@ 0xf0
 800165c:	4623      	mov	r3, r4
 800165e:	0a18      	lsrs	r0, r3, #8
 8001660:	462b      	mov	r3, r5
 8001662:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001666:	462b      	mov	r3, r5
 8001668:	1219      	asrs	r1, r3, #8
 800166a:	4b41      	ldr	r3, [pc, #260]	@ (8001770 <bme_read_pressure+0x2e0>)
 800166c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001670:	b21b      	sxth	r3, r3
 8001672:	17da      	asrs	r2, r3, #31
 8001674:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8001678:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 800167c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8001680:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	@ 0x98
 8001684:	464a      	mov	r2, r9
 8001686:	fb02 f203 	mul.w	r2, r2, r3
 800168a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 800168e:	4644      	mov	r4, r8
 8001690:	fb04 f303 	mul.w	r3, r4, r3
 8001694:	441a      	add	r2, r3
 8001696:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800169a:	4644      	mov	r4, r8
 800169c:	fba3 4304 	umull	r4, r3, r3, r4
 80016a0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80016a4:	4623      	mov	r3, r4
 80016a6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80016aa:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 80016ae:	18d3      	adds	r3, r2, r3
 80016b0:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80016b4:	f04f 0200 	mov.w	r2, #0
 80016b8:	f04f 0300 	mov.w	r3, #0
 80016bc:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 80016c0:	464c      	mov	r4, r9
 80016c2:	0323      	lsls	r3, r4, #12
 80016c4:	4644      	mov	r4, r8
 80016c6:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 80016ca:	4644      	mov	r4, r8
 80016cc:	0322      	lsls	r2, r4, #12
 80016ce:	1884      	adds	r4, r0, r2
 80016d0:	633c      	str	r4, [r7, #48]	@ 0x30
 80016d2:	eb41 0303 	adc.w	r3, r1, r3
 80016d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80016d8:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	@ 0x30
 80016dc:	e9c7 3448 	strd	r3, r4, [r7, #288]	@ 0x120
    var1 = (((((int64_t)1) << 47) + var1)) * dig_P1 >> 33;
 80016e0:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 80016e4:	f503 4100 	add.w	r1, r3, #32768	@ 0x8000
 80016e8:	f8c7 1094 	str.w	r1, [r7, #148]	@ 0x94
 80016ec:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 80016f0:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <bme_read_pressure+0x2e4>)
 80016f2:	881b      	ldrh	r3, [r3, #0]
 80016f4:	b29b      	uxth	r3, r3
 80016f6:	2200      	movs	r2, #0
 80016f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80016fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8001700:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8001704:	462b      	mov	r3, r5
 8001706:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800170a:	4642      	mov	r2, r8
 800170c:	fb02 f203 	mul.w	r2, r2, r3
 8001710:	464b      	mov	r3, r9
 8001712:	4621      	mov	r1, r4
 8001714:	fb01 f303 	mul.w	r3, r1, r3
 8001718:	4413      	add	r3, r2
 800171a:	4622      	mov	r2, r4
 800171c:	4641      	mov	r1, r8
 800171e:	fba2 1201 	umull	r1, r2, r2, r1
 8001722:	f8c7 20e4 	str.w	r2, [r7, #228]	@ 0xe4
 8001726:	460a      	mov	r2, r1
 8001728:	f8c7 20e0 	str.w	r2, [r7, #224]	@ 0xe0
 800172c:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8001730:	4413      	add	r3, r2
 8001732:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8001736:	f04f 0200 	mov.w	r2, #0
 800173a:	f04f 0300 	mov.w	r3, #0
 800173e:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	@ 0xe0
 8001742:	4629      	mov	r1, r5
 8001744:	104a      	asrs	r2, r1, #1
 8001746:	4629      	mov	r1, r5
 8001748:	17cb      	asrs	r3, r1, #31
 800174a:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120

    if (var1 == 0) return 0;
 800174e:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001752:	4313      	orrs	r3, r2
 8001754:	d112      	bne.n	800177c <bme_read_pressure+0x2ec>
 8001756:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8001778 <bme_read_pressure+0x2e8>
 800175a:	e15d      	b.n	8001a18 <bme_read_pressure+0x588>
 800175c:	20000218 	.word	0x20000218
 8001760:	20000204 	.word	0x20000204
 8001764:	20000202 	.word	0x20000202
 8001768:	20000200 	.word	0x20000200
 800176c:	200001fe 	.word	0x200001fe
 8001770:	200001fc 	.word	0x200001fc
 8001774:	200001fa 	.word	0x200001fa
 8001778:	00000000 	.word	0x00000000

    p = 1048576 - adc_P;
 800177c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8001780:	f5c3 1380 	rsb	r3, r3, #1048576	@ 0x100000
 8001784:	17da      	asrs	r2, r3, #31
 8001786:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001788:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800178a:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	@ 0x28
 800178e:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110
    p = (((p << 31) - var2) * 3125) / var1;
 8001792:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001796:	105b      	asrs	r3, r3, #1
 8001798:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800179c:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80017a0:	07db      	lsls	r3, r3, #31
 80017a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80017a6:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 80017aa:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	@ 0x80
 80017ae:	4621      	mov	r1, r4
 80017b0:	1a89      	subs	r1, r1, r2
 80017b2:	67b9      	str	r1, [r7, #120]	@ 0x78
 80017b4:	4629      	mov	r1, r5
 80017b6:	eb61 0303 	sbc.w	r3, r1, r3
 80017ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80017bc:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80017c0:	4622      	mov	r2, r4
 80017c2:	462b      	mov	r3, r5
 80017c4:	1891      	adds	r1, r2, r2
 80017c6:	6239      	str	r1, [r7, #32]
 80017c8:	415b      	adcs	r3, r3
 80017ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80017cc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80017d0:	4621      	mov	r1, r4
 80017d2:	1851      	adds	r1, r2, r1
 80017d4:	61b9      	str	r1, [r7, #24]
 80017d6:	4629      	mov	r1, r5
 80017d8:	414b      	adcs	r3, r1
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	f04f 0300 	mov.w	r3, #0
 80017e4:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80017e8:	4649      	mov	r1, r9
 80017ea:	018b      	lsls	r3, r1, #6
 80017ec:	4641      	mov	r1, r8
 80017ee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80017f2:	4641      	mov	r1, r8
 80017f4:	018a      	lsls	r2, r1, #6
 80017f6:	4641      	mov	r1, r8
 80017f8:	1889      	adds	r1, r1, r2
 80017fa:	6139      	str	r1, [r7, #16]
 80017fc:	4649      	mov	r1, r9
 80017fe:	eb43 0101 	adc.w	r1, r3, r1
 8001802:	6179      	str	r1, [r7, #20]
 8001804:	f04f 0200 	mov.w	r2, #0
 8001808:	f04f 0300 	mov.w	r3, #0
 800180c:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 8001810:	4649      	mov	r1, r9
 8001812:	008b      	lsls	r3, r1, #2
 8001814:	4641      	mov	r1, r8
 8001816:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800181a:	4641      	mov	r1, r8
 800181c:	008a      	lsls	r2, r1, #2
 800181e:	4610      	mov	r0, r2
 8001820:	4619      	mov	r1, r3
 8001822:	4603      	mov	r3, r0
 8001824:	4622      	mov	r2, r4
 8001826:	189b      	adds	r3, r3, r2
 8001828:	60bb      	str	r3, [r7, #8]
 800182a:	460b      	mov	r3, r1
 800182c:	462a      	mov	r2, r5
 800182e:	eb42 0303 	adc.w	r3, r2, r3
 8001832:	60fb      	str	r3, [r7, #12]
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	f04f 0300 	mov.w	r3, #0
 800183c:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001840:	4649      	mov	r1, r9
 8001842:	008b      	lsls	r3, r1, #2
 8001844:	4641      	mov	r1, r8
 8001846:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800184a:	4641      	mov	r1, r8
 800184c:	008a      	lsls	r2, r1, #2
 800184e:	4610      	mov	r0, r2
 8001850:	4619      	mov	r1, r3
 8001852:	4603      	mov	r3, r0
 8001854:	4622      	mov	r2, r4
 8001856:	189b      	adds	r3, r3, r2
 8001858:	673b      	str	r3, [r7, #112]	@ 0x70
 800185a:	462b      	mov	r3, r5
 800185c:	460a      	mov	r2, r1
 800185e:	eb42 0303 	adc.w	r3, r2, r3
 8001862:	677b      	str	r3, [r7, #116]	@ 0x74
 8001864:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001868:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 800186c:	f7ff faaa 	bl	8000dc4 <__aeabi_ldivmod>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	e9c7 2344 	strd	r2, r3, [r7, #272]	@ 0x110

    var1 = (dig_P9 * (p >> 13) * (p >> 13)) >> 25;
 8001878:	4b6b      	ldr	r3, [pc, #428]	@ (8001a28 <bme_read_pressure+0x598>)
 800187a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800187e:	b21b      	sxth	r3, r3
 8001880:	17da      	asrs	r2, r3, #31
 8001882:	66bb      	str	r3, [r7, #104]	@ 0x68
 8001884:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8001886:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 800188a:	f04f 0000 	mov.w	r0, #0
 800188e:	f04f 0100 	mov.w	r1, #0
 8001892:	0b50      	lsrs	r0, r2, #13
 8001894:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001898:	1359      	asrs	r1, r3, #13
 800189a:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	@ 0x68
 800189e:	462b      	mov	r3, r5
 80018a0:	fb00 f203 	mul.w	r2, r0, r3
 80018a4:	4623      	mov	r3, r4
 80018a6:	fb03 f301 	mul.w	r3, r3, r1
 80018aa:	4413      	add	r3, r2
 80018ac:	4622      	mov	r2, r4
 80018ae:	fba2 1200 	umull	r1, r2, r2, r0
 80018b2:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80018b6:	460a      	mov	r2, r1
 80018b8:	f8c7 20d8 	str.w	r2, [r7, #216]	@ 0xd8
 80018bc:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80018c0:	4413      	add	r3, r2
 80018c2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80018c6:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	@ 0x110
 80018ca:	f04f 0000 	mov.w	r0, #0
 80018ce:	f04f 0100 	mov.w	r1, #0
 80018d2:	0b50      	lsrs	r0, r2, #13
 80018d4:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80018d8:	1359      	asrs	r1, r3, #13
 80018da:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	@ 0xd8
 80018de:	462b      	mov	r3, r5
 80018e0:	fb00 f203 	mul.w	r2, r0, r3
 80018e4:	4623      	mov	r3, r4
 80018e6:	fb03 f301 	mul.w	r3, r3, r1
 80018ea:	4413      	add	r3, r2
 80018ec:	4622      	mov	r2, r4
 80018ee:	fba2 1200 	umull	r1, r2, r2, r0
 80018f2:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80018f6:	460a      	mov	r2, r1
 80018f8:	f8c7 20d0 	str.w	r2, [r7, #208]	@ 0xd0
 80018fc:	f8d7 20d4 	ldr.w	r2, [r7, #212]	@ 0xd4
 8001900:	4413      	add	r3, r2
 8001902:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	@ 0xd0
 8001912:	4621      	mov	r1, r4
 8001914:	0e4a      	lsrs	r2, r1, #25
 8001916:	4629      	mov	r1, r5
 8001918:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 800191c:	4629      	mov	r1, r5
 800191e:	164b      	asrs	r3, r1, #25
 8001920:	e9c7 2348 	strd	r2, r3, [r7, #288]	@ 0x120
    var2 = (dig_P8 * p) >> 19;
 8001924:	4b41      	ldr	r3, [pc, #260]	@ (8001a2c <bme_read_pressure+0x59c>)
 8001926:	f9b3 3000 	ldrsh.w	r3, [r3]
 800192a:	b21b      	sxth	r3, r3
 800192c:	17da      	asrs	r2, r3, #31
 800192e:	663b      	str	r3, [r7, #96]	@ 0x60
 8001930:	667a      	str	r2, [r7, #100]	@ 0x64
 8001932:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8001936:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800193a:	462a      	mov	r2, r5
 800193c:	fb02 f203 	mul.w	r2, r2, r3
 8001940:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001944:	4621      	mov	r1, r4
 8001946:	fb01 f303 	mul.w	r3, r1, r3
 800194a:	4413      	add	r3, r2
 800194c:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 8001950:	4621      	mov	r1, r4
 8001952:	fba2 1201 	umull	r1, r2, r2, r1
 8001956:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 800195a:	460a      	mov	r2, r1
 800195c:	f8c7 20c8 	str.w	r2, [r7, #200]	@ 0xc8
 8001960:	f8d7 20cc 	ldr.w	r2, [r7, #204]	@ 0xcc
 8001964:	4413      	add	r3, r2
 8001966:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800196a:	f04f 0200 	mov.w	r2, #0
 800196e:	f04f 0300 	mov.w	r3, #0
 8001972:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	@ 0xc8
 8001976:	4621      	mov	r1, r4
 8001978:	0cca      	lsrs	r2, r1, #19
 800197a:	4629      	mov	r1, r5
 800197c:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001980:	4629      	mov	r1, r5
 8001982:	14cb      	asrs	r3, r1, #19
 8001984:	e9c7 2346 	strd	r2, r3, [r7, #280]	@ 0x118

    p = ((p + var1 + var2) >> 8) + ((int64_t)dig_P7 << 4);
 8001988:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 800198c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	@ 0x120
 8001990:	1884      	adds	r4, r0, r2
 8001992:	65bc      	str	r4, [r7, #88]	@ 0x58
 8001994:	eb41 0303 	adc.w	r3, r1, r3
 8001998:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800199a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	@ 0x118
 800199e:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	@ 0x58
 80019a2:	4621      	mov	r1, r4
 80019a4:	1889      	adds	r1, r1, r2
 80019a6:	6539      	str	r1, [r7, #80]	@ 0x50
 80019a8:	4629      	mov	r1, r5
 80019aa:	eb43 0101 	adc.w	r1, r3, r1
 80019ae:	6579      	str	r1, [r7, #84]	@ 0x54
 80019b0:	f04f 0000 	mov.w	r0, #0
 80019b4:	f04f 0100 	mov.w	r1, #0
 80019b8:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	@ 0x50
 80019bc:	4623      	mov	r3, r4
 80019be:	0a18      	lsrs	r0, r3, #8
 80019c0:	462b      	mov	r3, r5
 80019c2:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 80019c6:	462b      	mov	r3, r5
 80019c8:	1219      	asrs	r1, r3, #8
 80019ca:	4b19      	ldr	r3, [pc, #100]	@ (8001a30 <bme_read_pressure+0x5a0>)
 80019cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019d0:	b21b      	sxth	r3, r3
 80019d2:	17da      	asrs	r2, r3, #31
 80019d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80019d6:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80019d8:	f04f 0200 	mov.w	r2, #0
 80019dc:	f04f 0300 	mov.w	r3, #0
 80019e0:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	@ 0x48
 80019e4:	464c      	mov	r4, r9
 80019e6:	0123      	lsls	r3, r4, #4
 80019e8:	4644      	mov	r4, r8
 80019ea:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 80019ee:	4644      	mov	r4, r8
 80019f0:	0122      	lsls	r2, r4, #4
 80019f2:	1884      	adds	r4, r0, r2
 80019f4:	603c      	str	r4, [r7, #0]
 80019f6:	eb41 0303 	adc.w	r3, r1, r3
 80019fa:	607b      	str	r3, [r7, #4]
 80019fc:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001a00:	e9c7 3444 	strd	r3, r4, [r7, #272]	@ 0x110

    return (float)p / 256.0f;
 8001a04:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8001a08:	f7ff f99e 	bl	8000d48 <__aeabi_l2f>
 8001a0c:	ee06 0a90 	vmov	s13, r0
 8001a10:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001a34 <bme_read_pressure+0x5a4>
 8001a14:	eec6 7a87 	vdiv.f32	s15, s13, s14
}
 8001a18:	eeb0 0a67 	vmov.f32	s0, s15
 8001a1c:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8001a20:	46bd      	mov	sp, r7
 8001a22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a26:	bf00      	nop
 8001a28:	2000020a 	.word	0x2000020a
 8001a2c:	20000208 	.word	0x20000208
 8001a30:	20000206 	.word	0x20000206
 8001a34:	43800000 	.word	0x43800000

08001a38 <bme_read_humidity>:

static float bme_read_humidity(int32_t adc_H)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
    int32_t v_x1 = t_fine - 76800;
 8001a40:	4b32      	ldr	r3, [pc, #200]	@ (8001b0c <bme_read_humidity+0xd4>)
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f5a3 3396 	sub.w	r3, r3, #76800	@ 0x12c00
 8001a48:	60fb      	str	r3, [r7, #12]

    v_x1 = (((((adc_H << 14) -
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	039a      	lsls	r2, r3, #14
               (dig_H4 << 20) -
 8001a4e:	4b30      	ldr	r3, [pc, #192]	@ (8001b10 <bme_read_humidity+0xd8>)
 8001a50:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a54:	051b      	lsls	r3, r3, #20
    v_x1 = (((((adc_H << 14) -
 8001a56:	1ad2      	subs	r2, r2, r3
               (dig_H5 * v_x1)) + 16384) >> 15) *
 8001a58:	4b2e      	ldr	r3, [pc, #184]	@ (8001b14 <bme_read_humidity+0xdc>)
 8001a5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a5e:	4619      	mov	r1, r3
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	fb01 f303 	mul.w	r3, r1, r3
               (dig_H4 << 20) -
 8001a66:	1ad3      	subs	r3, r2, r3
               (dig_H5 * v_x1)) + 16384) >> 15) *
 8001a68:	f503 4380 	add.w	r3, r3, #16384	@ 0x4000
 8001a6c:	13db      	asrs	r3, r3, #15
               (((((v_x1 * dig_H6) >> 10) *
 8001a6e:	4a2a      	ldr	r2, [pc, #168]	@ (8001b18 <bme_read_humidity+0xe0>)
 8001a70:	f992 2000 	ldrsb.w	r2, [r2]
 8001a74:	4611      	mov	r1, r2
 8001a76:	68fa      	ldr	r2, [r7, #12]
 8001a78:	fb01 f202 	mul.w	r2, r1, r2
 8001a7c:	1292      	asrs	r2, r2, #10
               (((v_x1 * dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001a7e:	4927      	ldr	r1, [pc, #156]	@ (8001b1c <bme_read_humidity+0xe4>)
 8001a80:	7809      	ldrb	r1, [r1, #0]
 8001a82:	4608      	mov	r0, r1
 8001a84:	68f9      	ldr	r1, [r7, #12]
 8001a86:	fb00 f101 	mul.w	r1, r0, r1
 8001a8a:	12c9      	asrs	r1, r1, #11
 8001a8c:	f501 4100 	add.w	r1, r1, #32768	@ 0x8000
               (((((v_x1 * dig_H6) >> 10) *
 8001a90:	fb01 f202 	mul.w	r2, r1, r2
               (((v_x1 * dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001a94:	1292      	asrs	r2, r2, #10
 8001a96:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
               (dig_H5 * v_x1)) + 16384) >> 15) *
 8001a9a:	fb02 f303 	mul.w	r3, r2, r3
               (((v_x1 * dig_H3) >> 11) + 32768)) >> 10) + 2097152) *
 8001a9e:	4a20      	ldr	r2, [pc, #128]	@ (8001b20 <bme_read_humidity+0xe8>)
 8001aa0:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001aa4:	fb02 f303 	mul.w	r3, r2, r3
               dig_H2 + 8192) >> 14;
 8001aa8:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
    v_x1 = (((((adc_H << 14) -
 8001aac:	139b      	asrs	r3, r3, #14
 8001aae:	60fb      	str	r3, [r7, #12]

    v_x1 -= (((((v_x1 >> 15) * (v_x1 >> 15)) >> 7) * dig_H1) >> 4);
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	13db      	asrs	r3, r3, #15
 8001ab4:	68fa      	ldr	r2, [r7, #12]
 8001ab6:	13d2      	asrs	r2, r2, #15
 8001ab8:	fb02 f303 	mul.w	r3, r2, r3
 8001abc:	11db      	asrs	r3, r3, #7
 8001abe:	4a19      	ldr	r2, [pc, #100]	@ (8001b24 <bme_read_humidity+0xec>)
 8001ac0:	7812      	ldrb	r2, [r2, #0]
 8001ac2:	fb02 f303 	mul.w	r3, r2, r3
 8001ac6:	111b      	asrs	r3, r3, #4
 8001ac8:	68fa      	ldr	r2, [r7, #12]
 8001aca:	1ad3      	subs	r3, r2, r3
 8001acc:	60fb      	str	r3, [r7, #12]

    if (v_x1 < 0) v_x1 = 0;
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	da01      	bge.n	8001ad8 <bme_read_humidity+0xa0>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60fb      	str	r3, [r7, #12]
    if (v_x1 > 419430400) v_x1 = 419430400;
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	f1b3 5fc8 	cmp.w	r3, #419430400	@ 0x19000000
 8001ade:	dd02      	ble.n	8001ae6 <bme_read_humidity+0xae>
 8001ae0:	f04f 53c8 	mov.w	r3, #419430400	@ 0x19000000
 8001ae4:	60fb      	str	r3, [r7, #12]

    return (v_x1 >> 12) / 1024.0f;
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	131b      	asrs	r3, r3, #12
 8001aea:	ee07 3a90 	vmov	s15, r3
 8001aee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001af2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8001b28 <bme_read_humidity+0xf0>
 8001af6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001afa:	eef0 7a66 	vmov.f32	s15, s13
}
 8001afe:	eeb0 0a67 	vmov.f32	s0, s15
 8001b02:	3714      	adds	r7, #20
 8001b04:	46bd      	mov	sp, r7
 8001b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0a:	4770      	bx	lr
 8001b0c:	20000218 	.word	0x20000218
 8001b10:	20000210 	.word	0x20000210
 8001b14:	20000212 	.word	0x20000212
 8001b18:	20000214 	.word	0x20000214
 8001b1c:	2000020d 	.word	0x2000020d
 8001b20:	2000020e 	.word	0x2000020e
 8001b24:	2000020c 	.word	0x2000020c
 8001b28:	44800000 	.word	0x44800000

08001b2c <BME280_ReadData>:
/* ----------------------------------------- */
/*         Read T, P, H at once              */
/* ----------------------------------------- */

void BME280_ReadData(BME280_Data *out)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b088      	sub	sp, #32
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
    uint8_t raw[8];
    bme_read(0xF7, raw, 8);
 8001b34:	f107 030c 	add.w	r3, r7, #12
 8001b38:	2208      	movs	r2, #8
 8001b3a:	4619      	mov	r1, r3
 8001b3c:	20f7      	movs	r0, #247	@ 0xf7
 8001b3e:	f7ff fb2d 	bl	800119c <bme_read>

    int32_t adc_P = (raw[0] << 12) | (raw[1] << 4) | (raw[2] >> 4);
 8001b42:	7b3b      	ldrb	r3, [r7, #12]
 8001b44:	031a      	lsls	r2, r3, #12
 8001b46:	7b7b      	ldrb	r3, [r7, #13]
 8001b48:	011b      	lsls	r3, r3, #4
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	7bba      	ldrb	r2, [r7, #14]
 8001b4e:	0912      	lsrs	r2, r2, #4
 8001b50:	b2d2      	uxtb	r2, r2
 8001b52:	4313      	orrs	r3, r2
 8001b54:	61fb      	str	r3, [r7, #28]
    int32_t adc_T = (raw[3] << 12) | (raw[4] << 4) | (raw[5] >> 4);
 8001b56:	7bfb      	ldrb	r3, [r7, #15]
 8001b58:	031a      	lsls	r2, r3, #12
 8001b5a:	7c3b      	ldrb	r3, [r7, #16]
 8001b5c:	011b      	lsls	r3, r3, #4
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	7c7a      	ldrb	r2, [r7, #17]
 8001b62:	0912      	lsrs	r2, r2, #4
 8001b64:	b2d2      	uxtb	r2, r2
 8001b66:	4313      	orrs	r3, r2
 8001b68:	61bb      	str	r3, [r7, #24]
    int32_t adc_H = (raw[6] << 8)  | raw[7];
 8001b6a:	7cbb      	ldrb	r3, [r7, #18]
 8001b6c:	021b      	lsls	r3, r3, #8
 8001b6e:	7cfa      	ldrb	r2, [r7, #19]
 8001b70:	4313      	orrs	r3, r2
 8001b72:	617b      	str	r3, [r7, #20]

    out->temperature = bme_read_temperature(adc_T);
 8001b74:	69b8      	ldr	r0, [r7, #24]
 8001b76:	f7ff fc3b 	bl	80013f0 <bme_read_temperature>
 8001b7a:	eef0 7a40 	vmov.f32	s15, s0
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	edc3 7a00 	vstr	s15, [r3]
    out->pressure    = bme_read_pressure(adc_P);
 8001b84:	69f8      	ldr	r0, [r7, #28]
 8001b86:	f7ff fc83 	bl	8001490 <bme_read_pressure>
 8001b8a:	eef0 7a40 	vmov.f32	s15, s0
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	edc3 7a01 	vstr	s15, [r3, #4]
    out->humidity    = bme_read_humidity(adc_H);
 8001b94:	6978      	ldr	r0, [r7, #20]
 8001b96:	f7ff ff4f 	bl	8001a38 <bme_read_humidity>
 8001b9a:	eef0 7a40 	vmov.f32	s15, s0
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8001ba4:	bf00      	nop
 8001ba6:	3720      	adds	r7, #32
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001bb4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001bb8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001bbc:	f003 0301 	and.w	r3, r3, #1
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d013      	beq.n	8001bec <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001bc4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001bc8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001bcc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d00b      	beq.n	8001bec <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001bd4:	e000      	b.n	8001bd8 <ITM_SendChar+0x2c>
    {
      __NOP();
 8001bd6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001bd8:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d0f9      	beq.n	8001bd6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001be2:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001be6:	687a      	ldr	r2, [r7, #4]
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001bec:	687b      	ldr	r3, [r7, #4]
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	370c      	adds	r7, #12
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf8:	4770      	bx	lr

08001bfa <__io_putchar>:
    printf("Scan Complete.\r\n\r\n");
}

// redirect printf  UART for Nucleo
int __io_putchar(int ch)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	6078      	str	r0, [r7, #4]
    ITM_SendChar(ch);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff ffd1 	bl	8001bac <ITM_SendChar>
    return ch;
 8001c0a:	687b      	ldr	r3, [r7, #4]
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3708      	adds	r7, #8
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}

08001c14 <main>:
/* USER CODE END 0 */

BME280_Data env;

int main(void)
{
 8001c14:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c18:	b084      	sub	sp, #16
 8001c1a:	af04      	add	r7, sp, #16
    HAL_Init();
 8001c1c:	f000 fa9f 	bl	800215e <HAL_Init>
    SystemClock_Config();
 8001c20:	f000 f846 	bl	8001cb0 <SystemClock_Config>
    MX_GPIO_Init();
 8001c24:	f000 f8ca 	bl	8001dbc <MX_GPIO_Init>
    MX_I2C2_Init();
 8001c28:	f000 f888 	bl	8001d3c <MX_I2C2_Init>

    printf("Starting...\r\n");
 8001c2c:	481a      	ldr	r0, [pc, #104]	@ (8001c98 <main+0x84>)
 8001c2e:	f003 fc0f 	bl	8005450 <puts>

    BME280_Init(&hi2c2);
 8001c32:	481a      	ldr	r0, [pc, #104]	@ (8001c9c <main+0x88>)
 8001c34:	f7ff fbba 	bl	80013ac <BME280_Init>
    printf("BME280 Initialized\r\n");
 8001c38:	4819      	ldr	r0, [pc, #100]	@ (8001ca0 <main+0x8c>)
 8001c3a:	f003 fc09 	bl	8005450 <puts>

    while (1)
    {
        BME280_ReadData(&env);
 8001c3e:	4819      	ldr	r0, [pc, #100]	@ (8001ca4 <main+0x90>)
 8001c40:	f7ff ff74 	bl	8001b2c <BME280_ReadData>

        printf("T = %.2f C,  P = %.2f hPa,  H = %.2f %%\r\n",env.temperature,env.pressure / 100,env.humidity);
 8001c44:	4b17      	ldr	r3, [pc, #92]	@ (8001ca4 <main+0x90>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fc7d 	bl	8000548 <__aeabi_f2d>
 8001c4e:	4680      	mov	r8, r0
 8001c50:	4689      	mov	r9, r1
 8001c52:	4b14      	ldr	r3, [pc, #80]	@ (8001ca4 <main+0x90>)
 8001c54:	edd3 7a01 	vldr	s15, [r3, #4]
 8001c58:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001ca8 <main+0x94>
 8001c5c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001c60:	ee16 0a90 	vmov	r0, s13
 8001c64:	f7fe fc70 	bl	8000548 <__aeabi_f2d>
 8001c68:	4604      	mov	r4, r0
 8001c6a:	460d      	mov	r5, r1
 8001c6c:	4b0d      	ldr	r3, [pc, #52]	@ (8001ca4 <main+0x90>)
 8001c6e:	689b      	ldr	r3, [r3, #8]
 8001c70:	4618      	mov	r0, r3
 8001c72:	f7fe fc69 	bl	8000548 <__aeabi_f2d>
 8001c76:	4602      	mov	r2, r0
 8001c78:	460b      	mov	r3, r1
 8001c7a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001c7e:	e9cd 4500 	strd	r4, r5, [sp]
 8001c82:	4642      	mov	r2, r8
 8001c84:	464b      	mov	r3, r9
 8001c86:	4809      	ldr	r0, [pc, #36]	@ (8001cac <main+0x98>)
 8001c88:	f003 fb7a 	bl	8005380 <iprintf>


        HAL_Delay(500);
 8001c8c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001c90:	f000 fada 	bl	8002248 <HAL_Delay>
        BME280_ReadData(&env);
 8001c94:	bf00      	nop
 8001c96:	e7d2      	b.n	8001c3e <main+0x2a>
 8001c98:	08007398 	.word	0x08007398
 8001c9c:	2000021c 	.word	0x2000021c
 8001ca0:	080073a8 	.word	0x080073a8
 8001ca4:	20000270 	.word	0x20000270
 8001ca8:	42c80000 	.word	0x42c80000
 8001cac:	080073bc 	.word	0x080073bc

08001cb0 <SystemClock_Config>:


/* ---------------------- ORIGINAL CODE BELOW ---------------------- */

void SystemClock_Config(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b096      	sub	sp, #88	@ 0x58
 8001cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	2244      	movs	r2, #68	@ 0x44
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f003 fca6 	bl	8005610 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc4:	463b      	mov	r3, r7
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	601a      	str	r2, [r3, #0]
 8001cca:	605a      	str	r2, [r3, #4]
 8001ccc:	609a      	str	r2, [r3, #8]
 8001cce:	60da      	str	r2, [r3, #12]
 8001cd0:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001cd2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001cd6:	f001 fb61 	bl	800339c <HAL_PWREx_ControlVoltageScaling>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001ce0:	f000 f884 	bl	8001dec <Error_Handler>
  }

  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ce8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001cec:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001cee:	2310      	movs	r3, #16
 8001cf0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001cf6:	f107 0314 	add.w	r3, r7, #20
 8001cfa:	4618      	mov	r0, r3
 8001cfc:	f001 fba4 	bl	8003448 <HAL_RCC_OscConfig>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8001d06:	f000 f871 	bl	8001dec <Error_Handler>
  }

  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d0a:	230f      	movs	r3, #15
 8001d0c:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;

  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d12:	2300      	movs	r3, #0
 8001d14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001d16:	2300      	movs	r3, #0
 8001d18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001d1e:	463b      	mov	r3, r7
 8001d20:	2100      	movs	r1, #0
 8001d22:	4618      	mov	r0, r3
 8001d24:	f001 ff6c 	bl	8003c00 <HAL_RCC_ClockConfig>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d001      	beq.n	8001d32 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001d2e:	f000 f85d 	bl	8001dec <Error_Handler>
  }
}
 8001d32:	bf00      	nop
 8001d34:	3758      	adds	r7, #88	@ 0x58
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}
	...

08001d3c <MX_I2C2_Init>:

static void MX_I2C2_Init(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  hi2c2.Instance = I2C2;
 8001d40:	4b1b      	ldr	r3, [pc, #108]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d42:	4a1c      	ldr	r2, [pc, #112]	@ (8001db4 <MX_I2C2_Init+0x78>)
 8001d44:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00503D58;
 8001d46:	4b1a      	ldr	r3, [pc, #104]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d48:	4a1b      	ldr	r2, [pc, #108]	@ (8001db8 <MX_I2C2_Init+0x7c>)
 8001d4a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001d4c:	4b18      	ldr	r3, [pc, #96]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d52:	4b17      	ldr	r3, [pc, #92]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d58:	4b15      	ldr	r3, [pc, #84]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d5e:	4b14      	ldr	r3, [pc, #80]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d64:	4b12      	ldr	r3, [pc, #72]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d6a:	4b11      	ldr	r3, [pc, #68]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d70:	4b0f      	ldr	r3, [pc, #60]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d76:	480e      	ldr	r0, [pc, #56]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d78:	f000 fd1a 	bl	80027b0 <HAL_I2C_Init>
 8001d7c:	4603      	mov	r3, r0
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d001      	beq.n	8001d86 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001d82:	f000 f833 	bl	8001dec <Error_Handler>
  }

  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d86:	2100      	movs	r1, #0
 8001d88:	4809      	ldr	r0, [pc, #36]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d8a:	f001 fa61 	bl	8003250 <HAL_I2CEx_ConfigAnalogFilter>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001d94:	f000 f82a 	bl	8001dec <Error_Handler>
  }

  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4805      	ldr	r0, [pc, #20]	@ (8001db0 <MX_I2C2_Init+0x74>)
 8001d9c:	f001 faa3 	bl	80032e6 <HAL_I2CEx_ConfigDigitalFilter>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001da6:	f000 f821 	bl	8001dec <Error_Handler>
  }
}
 8001daa:	bf00      	nop
 8001dac:	bd80      	pop	{r7, pc}
 8001dae:	bf00      	nop
 8001db0:	2000021c 	.word	0x2000021c
 8001db4:	40005800 	.word	0x40005800
 8001db8:	00503d58 	.word	0x00503d58

08001dbc <MX_GPIO_Init>:

static void MX_GPIO_Init(void)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <MX_GPIO_Init+0x2c>)
 8001dc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dc6:	4a08      	ldr	r2, [pc, #32]	@ (8001de8 <MX_GPIO_Init+0x2c>)
 8001dc8:	f043 0302 	orr.w	r3, r3, #2
 8001dcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001dce:	4b06      	ldr	r3, [pc, #24]	@ (8001de8 <MX_GPIO_Init+0x2c>)
 8001dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001dd2:	f003 0302 	and.w	r3, r3, #2
 8001dd6:	607b      	str	r3, [r7, #4]
 8001dd8:	687b      	ldr	r3, [r7, #4]
}
 8001dda:	bf00      	nop
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	40021000 	.word	0x40021000

08001dec <Error_Handler>:

void Error_Handler(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001df0:	b672      	cpsid	i
}
 8001df2:	bf00      	nop
  __disable_irq();
  while (1) {}
 8001df4:	bf00      	nop
 8001df6:	e7fd      	b.n	8001df4 <Error_Handler+0x8>

08001df8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	4b0f      	ldr	r3, [pc, #60]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e02:	4a0e      	ldr	r2, [pc, #56]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e04:	f043 0301 	orr.w	r3, r3, #1
 8001e08:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e0a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e0e:	f003 0301 	and.w	r3, r3, #1
 8001e12:	607b      	str	r3, [r7, #4]
 8001e14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e16:	4b09      	ldr	r3, [pc, #36]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e1a:	4a08      	ldr	r2, [pc, #32]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e20:	6593      	str	r3, [r2, #88]	@ 0x58
 8001e22:	4b06      	ldr	r3, [pc, #24]	@ (8001e3c <HAL_MspInit+0x44>)
 8001e24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e2a:	603b      	str	r3, [r7, #0]
 8001e2c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	370c      	adds	r7, #12
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr
 8001e3a:	bf00      	nop
 8001e3c:	40021000 	.word	0x40021000

08001e40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b0ac      	sub	sp, #176	@ 0xb0
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
 8001e56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e58:	f107 0314 	add.w	r3, r7, #20
 8001e5c:	2288      	movs	r2, #136	@ 0x88
 8001e5e:	2100      	movs	r1, #0
 8001e60:	4618      	mov	r0, r3
 8001e62:	f003 fbd5 	bl	8005610 <memset>
  if(hi2c->Instance==I2C2)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	4a21      	ldr	r2, [pc, #132]	@ (8001ef0 <HAL_I2C_MspInit+0xb0>)
 8001e6c:	4293      	cmp	r3, r2
 8001e6e:	d13b      	bne.n	8001ee8 <HAL_I2C_MspInit+0xa8>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e70:	2380      	movs	r3, #128	@ 0x80
 8001e72:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e74:	2300      	movs	r3, #0
 8001e76:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f002 f8ab 	bl	8003fd8 <HAL_RCCEx_PeriphCLKConfig>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001e88:	f7ff ffb0 	bl	8001dec <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e8c:	4b19      	ldr	r3, [pc, #100]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e90:	4a18      	ldr	r2, [pc, #96]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e92:	f043 0302 	orr.w	r3, r3, #2
 8001e96:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001e9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e9c:	f003 0302 	and.w	r3, r3, #2
 8001ea0:	613b      	str	r3, [r7, #16]
 8001ea2:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ea4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ea8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eac:	2312      	movs	r3, #18
 8001eae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb8:	2303      	movs	r3, #3
 8001eba:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ec4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001ec8:	4619      	mov	r1, r3
 8001eca:	480b      	ldr	r0, [pc, #44]	@ (8001ef8 <HAL_I2C_MspInit+0xb8>)
 8001ecc:	f000 fac6 	bl	800245c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001ed0:	4b08      	ldr	r3, [pc, #32]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ed4:	4a07      	ldr	r2, [pc, #28]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ed6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8001edc:	4b05      	ldr	r3, [pc, #20]	@ (8001ef4 <HAL_I2C_MspInit+0xb4>)
 8001ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ee0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001ee4:	60fb      	str	r3, [r7, #12]
 8001ee6:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001ee8:	bf00      	nop
 8001eea:	37b0      	adds	r7, #176	@ 0xb0
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40005800 	.word	0x40005800
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	48000400 	.word	0x48000400

08001efc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <NMI_Handler+0x4>

08001f04 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f08:	bf00      	nop
 8001f0a:	e7fd      	b.n	8001f08 <HardFault_Handler+0x4>

08001f0c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f10:	bf00      	nop
 8001f12:	e7fd      	b.n	8001f10 <MemManage_Handler+0x4>

08001f14 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f14:	b480      	push	{r7}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f18:	bf00      	nop
 8001f1a:	e7fd      	b.n	8001f18 <BusFault_Handler+0x4>

08001f1c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f20:	bf00      	nop
 8001f22:	e7fd      	b.n	8001f20 <UsageFault_Handler+0x4>

08001f24 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f28:	bf00      	nop
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f30:	4770      	bx	lr

08001f32 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f32:	b480      	push	{r7}
 8001f34:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f36:	bf00      	nop
 8001f38:	46bd      	mov	sp, r7
 8001f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3e:	4770      	bx	lr

08001f40 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f40:	b480      	push	{r7}
 8001f42:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f4e:	b580      	push	{r7, lr}
 8001f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f52:	f000 f959 	bl	8002208 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f56:	bf00      	nop
 8001f58:	bd80      	pop	{r7, pc}

08001f5a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f5a:	b480      	push	{r7}
 8001f5c:	af00      	add	r7, sp, #0
  return 1;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr

08001f6a <_kill>:

int _kill(int pid, int sig)
{
 8001f6a:	b580      	push	{r7, lr}
 8001f6c:	b082      	sub	sp, #8
 8001f6e:	af00      	add	r7, sp, #0
 8001f70:	6078      	str	r0, [r7, #4]
 8001f72:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f74:	f003 fb9e 	bl	80056b4 <__errno>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2216      	movs	r2, #22
 8001f7c:	601a      	str	r2, [r3, #0]
  return -1;
 8001f7e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f82:	4618      	mov	r0, r3
 8001f84:	3708      	adds	r7, #8
 8001f86:	46bd      	mov	sp, r7
 8001f88:	bd80      	pop	{r7, pc}

08001f8a <_exit>:

void _exit (int status)
{
 8001f8a:	b580      	push	{r7, lr}
 8001f8c:	b082      	sub	sp, #8
 8001f8e:	af00      	add	r7, sp, #0
 8001f90:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f92:	f04f 31ff 	mov.w	r1, #4294967295
 8001f96:	6878      	ldr	r0, [r7, #4]
 8001f98:	f7ff ffe7 	bl	8001f6a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f9c:	bf00      	nop
 8001f9e:	e7fd      	b.n	8001f9c <_exit+0x12>

08001fa0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b086      	sub	sp, #24
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	60f8      	str	r0, [r7, #12]
 8001fa8:	60b9      	str	r1, [r7, #8]
 8001faa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	e00a      	b.n	8001fc8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001fb2:	f3af 8000 	nop.w
 8001fb6:	4601      	mov	r1, r0
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	1c5a      	adds	r2, r3, #1
 8001fbc:	60ba      	str	r2, [r7, #8]
 8001fbe:	b2ca      	uxtb	r2, r1
 8001fc0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	617b      	str	r3, [r7, #20]
 8001fc8:	697a      	ldr	r2, [r7, #20]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	429a      	cmp	r2, r3
 8001fce:	dbf0      	blt.n	8001fb2 <_read+0x12>
  }

  return len;
 8001fd0:	687b      	ldr	r3, [r7, #4]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}

08001fda <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fda:	b580      	push	{r7, lr}
 8001fdc:	b086      	sub	sp, #24
 8001fde:	af00      	add	r7, sp, #0
 8001fe0:	60f8      	str	r0, [r7, #12]
 8001fe2:	60b9      	str	r1, [r7, #8]
 8001fe4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	617b      	str	r3, [r7, #20]
 8001fea:	e009      	b.n	8002000 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	1c5a      	adds	r2, r3, #1
 8001ff0:	60ba      	str	r2, [r7, #8]
 8001ff2:	781b      	ldrb	r3, [r3, #0]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7ff fe00 	bl	8001bfa <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	3301      	adds	r3, #1
 8001ffe:	617b      	str	r3, [r7, #20]
 8002000:	697a      	ldr	r2, [r7, #20]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	429a      	cmp	r2, r3
 8002006:	dbf1      	blt.n	8001fec <_write+0x12>
  }
  return len;
 8002008:	687b      	ldr	r3, [r7, #4]
}
 800200a:	4618      	mov	r0, r3
 800200c:	3718      	adds	r7, #24
 800200e:	46bd      	mov	sp, r7
 8002010:	bd80      	pop	{r7, pc}

08002012 <_close>:

int _close(int file)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800201a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800201e:	4618      	mov	r0, r3
 8002020:	370c      	adds	r7, #12
 8002022:	46bd      	mov	sp, r7
 8002024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002028:	4770      	bx	lr

0800202a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800202a:	b480      	push	{r7}
 800202c:	b083      	sub	sp, #12
 800202e:	af00      	add	r7, sp, #0
 8002030:	6078      	str	r0, [r7, #4]
 8002032:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800203a:	605a      	str	r2, [r3, #4]
  return 0;
 800203c:	2300      	movs	r3, #0
}
 800203e:	4618      	mov	r0, r3
 8002040:	370c      	adds	r7, #12
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <_isatty>:

int _isatty(int file)
{
 800204a:	b480      	push	{r7}
 800204c:	b083      	sub	sp, #12
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002052:	2301      	movs	r3, #1
}
 8002054:	4618      	mov	r0, r3
 8002056:	370c      	adds	r7, #12
 8002058:	46bd      	mov	sp, r7
 800205a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205e:	4770      	bx	lr

08002060 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002060:	b480      	push	{r7}
 8002062:	b085      	sub	sp, #20
 8002064:	af00      	add	r7, sp, #0
 8002066:	60f8      	str	r0, [r7, #12]
 8002068:	60b9      	str	r1, [r7, #8]
 800206a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002078:	4770      	bx	lr
	...

0800207c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800207c:	b580      	push	{r7, lr}
 800207e:	b086      	sub	sp, #24
 8002080:	af00      	add	r7, sp, #0
 8002082:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002084:	4a14      	ldr	r2, [pc, #80]	@ (80020d8 <_sbrk+0x5c>)
 8002086:	4b15      	ldr	r3, [pc, #84]	@ (80020dc <_sbrk+0x60>)
 8002088:	1ad3      	subs	r3, r2, r3
 800208a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002090:	4b13      	ldr	r3, [pc, #76]	@ (80020e0 <_sbrk+0x64>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d102      	bne.n	800209e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <_sbrk+0x64>)
 800209a:	4a12      	ldr	r2, [pc, #72]	@ (80020e4 <_sbrk+0x68>)
 800209c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800209e:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <_sbrk+0x64>)
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4413      	add	r3, r2
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	d207      	bcs.n	80020bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80020ac:	f003 fb02 	bl	80056b4 <__errno>
 80020b0:	4603      	mov	r3, r0
 80020b2:	220c      	movs	r2, #12
 80020b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80020b6:	f04f 33ff 	mov.w	r3, #4294967295
 80020ba:	e009      	b.n	80020d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020bc:	4b08      	ldr	r3, [pc, #32]	@ (80020e0 <_sbrk+0x64>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020c2:	4b07      	ldr	r3, [pc, #28]	@ (80020e0 <_sbrk+0x64>)
 80020c4:	681a      	ldr	r2, [r3, #0]
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	4413      	add	r3, r2
 80020ca:	4a05      	ldr	r2, [pc, #20]	@ (80020e0 <_sbrk+0x64>)
 80020cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020ce:	68fb      	ldr	r3, [r7, #12]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	3718      	adds	r7, #24
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	20018000 	.word	0x20018000
 80020dc:	00000400 	.word	0x00000400
 80020e0:	2000027c 	.word	0x2000027c
 80020e4:	200003d0 	.word	0x200003d0

080020e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <SystemInit+0x20>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f2:	4a05      	ldr	r2, [pc, #20]	@ (8002108 <SystemInit+0x20>)
 80020f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800210c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002144 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002110:	f7ff ffea 	bl	80020e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002114:	480c      	ldr	r0, [pc, #48]	@ (8002148 <LoopForever+0x6>)
  ldr r1, =_edata
 8002116:	490d      	ldr	r1, [pc, #52]	@ (800214c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002118:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <LoopForever+0xe>)
  movs r3, #0
 800211a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800211c:	e002      	b.n	8002124 <LoopCopyDataInit>

0800211e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800211e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002122:	3304      	adds	r3, #4

08002124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002128:	d3f9      	bcc.n	800211e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <LoopForever+0x12>)
  ldr r4, =_ebss
 800212c:	4c0a      	ldr	r4, [pc, #40]	@ (8002158 <LoopForever+0x16>)
  movs r3, #0
 800212e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002130:	e001      	b.n	8002136 <LoopFillZerobss>

08002132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002134:	3204      	adds	r2, #4

08002136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002138:	d3fb      	bcc.n	8002132 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800213a:	f003 fac1 	bl	80056c0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800213e:	f7ff fd69 	bl	8001c14 <main>

08002142 <LoopForever>:

LoopForever:
    b LoopForever
 8002142:	e7fe      	b.n	8002142 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002144:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800214c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002150:	080077ac 	.word	0x080077ac
  ldr r2, =_sbss
 8002154:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 8002158:	200003d0 	.word	0x200003d0

0800215c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800215c:	e7fe      	b.n	800215c <ADC1_2_IRQHandler>

0800215e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800215e:	b580      	push	{r7, lr}
 8002160:	b082      	sub	sp, #8
 8002162:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002164:	2300      	movs	r3, #0
 8002166:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002168:	2003      	movs	r0, #3
 800216a:	f000 f943 	bl	80023f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800216e:	200f      	movs	r0, #15
 8002170:	f000 f80e 	bl	8002190 <HAL_InitTick>
 8002174:	4603      	mov	r3, r0
 8002176:	2b00      	cmp	r3, #0
 8002178:	d002      	beq.n	8002180 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800217a:	2301      	movs	r3, #1
 800217c:	71fb      	strb	r3, [r7, #7]
 800217e:	e001      	b.n	8002184 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002180:	f7ff fe3a 	bl	8001df8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002184:	79fb      	ldrb	r3, [r7, #7]
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
	...

08002190 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002198:	2300      	movs	r3, #0
 800219a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800219c:	4b17      	ldr	r3, [pc, #92]	@ (80021fc <HAL_InitTick+0x6c>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d023      	beq.n	80021ec <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021a4:	4b16      	ldr	r3, [pc, #88]	@ (8002200 <HAL_InitTick+0x70>)
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	4b14      	ldr	r3, [pc, #80]	@ (80021fc <HAL_InitTick+0x6c>)
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80021b2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ba:	4618      	mov	r0, r3
 80021bc:	f000 f941 	bl	8002442 <HAL_SYSTICK_Config>
 80021c0:	4603      	mov	r3, r0
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d10f      	bne.n	80021e6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2b0f      	cmp	r3, #15
 80021ca:	d809      	bhi.n	80021e0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021cc:	2200      	movs	r2, #0
 80021ce:	6879      	ldr	r1, [r7, #4]
 80021d0:	f04f 30ff 	mov.w	r0, #4294967295
 80021d4:	f000 f919 	bl	800240a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021d8:	4a0a      	ldr	r2, [pc, #40]	@ (8002204 <HAL_InitTick+0x74>)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6013      	str	r3, [r2, #0]
 80021de:	e007      	b.n	80021f0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80021e0:	2301      	movs	r3, #1
 80021e2:	73fb      	strb	r3, [r7, #15]
 80021e4:	e004      	b.n	80021f0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80021e6:	2301      	movs	r3, #1
 80021e8:	73fb      	strb	r3, [r7, #15]
 80021ea:	e001      	b.n	80021f0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80021f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021f2:	4618      	mov	r0, r3
 80021f4:	3710      	adds	r7, #16
 80021f6:	46bd      	mov	sp, r7
 80021f8:	bd80      	pop	{r7, pc}
 80021fa:	bf00      	nop
 80021fc:	20000008 	.word	0x20000008
 8002200:	20000000 	.word	0x20000000
 8002204:	20000004 	.word	0x20000004

08002208 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002208:	b480      	push	{r7}
 800220a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800220c:	4b06      	ldr	r3, [pc, #24]	@ (8002228 <HAL_IncTick+0x20>)
 800220e:	781b      	ldrb	r3, [r3, #0]
 8002210:	461a      	mov	r2, r3
 8002212:	4b06      	ldr	r3, [pc, #24]	@ (800222c <HAL_IncTick+0x24>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4413      	add	r3, r2
 8002218:	4a04      	ldr	r2, [pc, #16]	@ (800222c <HAL_IncTick+0x24>)
 800221a:	6013      	str	r3, [r2, #0]
}
 800221c:	bf00      	nop
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	20000008 	.word	0x20000008
 800222c:	20000280 	.word	0x20000280

08002230 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002230:	b480      	push	{r7}
 8002232:	af00      	add	r7, sp, #0
  return uwTick;
 8002234:	4b03      	ldr	r3, [pc, #12]	@ (8002244 <HAL_GetTick+0x14>)
 8002236:	681b      	ldr	r3, [r3, #0]
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	20000280 	.word	0x20000280

08002248 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b084      	sub	sp, #16
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002250:	f7ff ffee 	bl	8002230 <HAL_GetTick>
 8002254:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002260:	d005      	beq.n	800226e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002262:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <HAL_Delay+0x44>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	4413      	add	r3, r2
 800226c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800226e:	bf00      	nop
 8002270:	f7ff ffde 	bl	8002230 <HAL_GetTick>
 8002274:	4602      	mov	r2, r0
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	1ad3      	subs	r3, r2, r3
 800227a:	68fa      	ldr	r2, [r7, #12]
 800227c:	429a      	cmp	r2, r3
 800227e:	d8f7      	bhi.n	8002270 <HAL_Delay+0x28>
  {
  }
}
 8002280:	bf00      	nop
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000008 	.word	0x20000008

08002290 <__NVIC_SetPriorityGrouping>:
{
 8002290:	b480      	push	{r7}
 8002292:	b085      	sub	sp, #20
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	f003 0307 	and.w	r3, r3, #7
 800229e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80022a0:	4b0c      	ldr	r3, [pc, #48]	@ (80022d4 <__NVIC_SetPriorityGrouping+0x44>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80022a6:	68ba      	ldr	r2, [r7, #8]
 80022a8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80022ac:	4013      	ands	r3, r2
 80022ae:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80022b8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80022bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80022c2:	4a04      	ldr	r2, [pc, #16]	@ (80022d4 <__NVIC_SetPriorityGrouping+0x44>)
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	60d3      	str	r3, [r2, #12]
}
 80022c8:	bf00      	nop
 80022ca:	3714      	adds	r7, #20
 80022cc:	46bd      	mov	sp, r7
 80022ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d2:	4770      	bx	lr
 80022d4:	e000ed00 	.word	0xe000ed00

080022d8 <__NVIC_GetPriorityGrouping>:
{
 80022d8:	b480      	push	{r7}
 80022da:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022dc:	4b04      	ldr	r3, [pc, #16]	@ (80022f0 <__NVIC_GetPriorityGrouping+0x18>)
 80022de:	68db      	ldr	r3, [r3, #12]
 80022e0:	0a1b      	lsrs	r3, r3, #8
 80022e2:	f003 0307 	and.w	r3, r3, #7
}
 80022e6:	4618      	mov	r0, r3
 80022e8:	46bd      	mov	sp, r7
 80022ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ee:	4770      	bx	lr
 80022f0:	e000ed00 	.word	0xe000ed00

080022f4 <__NVIC_SetPriority>:
{
 80022f4:	b480      	push	{r7}
 80022f6:	b083      	sub	sp, #12
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	4603      	mov	r3, r0
 80022fc:	6039      	str	r1, [r7, #0]
 80022fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002300:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002304:	2b00      	cmp	r3, #0
 8002306:	db0a      	blt.n	800231e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002308:	683b      	ldr	r3, [r7, #0]
 800230a:	b2da      	uxtb	r2, r3
 800230c:	490c      	ldr	r1, [pc, #48]	@ (8002340 <__NVIC_SetPriority+0x4c>)
 800230e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002312:	0112      	lsls	r2, r2, #4
 8002314:	b2d2      	uxtb	r2, r2
 8002316:	440b      	add	r3, r1
 8002318:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800231c:	e00a      	b.n	8002334 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	b2da      	uxtb	r2, r3
 8002322:	4908      	ldr	r1, [pc, #32]	@ (8002344 <__NVIC_SetPriority+0x50>)
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	f003 030f 	and.w	r3, r3, #15
 800232a:	3b04      	subs	r3, #4
 800232c:	0112      	lsls	r2, r2, #4
 800232e:	b2d2      	uxtb	r2, r2
 8002330:	440b      	add	r3, r1
 8002332:	761a      	strb	r2, [r3, #24]
}
 8002334:	bf00      	nop
 8002336:	370c      	adds	r7, #12
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	e000e100 	.word	0xe000e100
 8002344:	e000ed00 	.word	0xe000ed00

08002348 <NVIC_EncodePriority>:
{
 8002348:	b480      	push	{r7}
 800234a:	b089      	sub	sp, #36	@ 0x24
 800234c:	af00      	add	r7, sp, #0
 800234e:	60f8      	str	r0, [r7, #12]
 8002350:	60b9      	str	r1, [r7, #8]
 8002352:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	f1c3 0307 	rsb	r3, r3, #7
 8002362:	2b04      	cmp	r3, #4
 8002364:	bf28      	it	cs
 8002366:	2304      	movcs	r3, #4
 8002368:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800236a:	69fb      	ldr	r3, [r7, #28]
 800236c:	3304      	adds	r3, #4
 800236e:	2b06      	cmp	r3, #6
 8002370:	d902      	bls.n	8002378 <NVIC_EncodePriority+0x30>
 8002372:	69fb      	ldr	r3, [r7, #28]
 8002374:	3b03      	subs	r3, #3
 8002376:	e000      	b.n	800237a <NVIC_EncodePriority+0x32>
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800237c:	f04f 32ff 	mov.w	r2, #4294967295
 8002380:	69bb      	ldr	r3, [r7, #24]
 8002382:	fa02 f303 	lsl.w	r3, r2, r3
 8002386:	43da      	mvns	r2, r3
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	401a      	ands	r2, r3
 800238c:	697b      	ldr	r3, [r7, #20]
 800238e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002390:	f04f 31ff 	mov.w	r1, #4294967295
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	fa01 f303 	lsl.w	r3, r1, r3
 800239a:	43d9      	mvns	r1, r3
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023a0:	4313      	orrs	r3, r2
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3724      	adds	r7, #36	@ 0x24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
	...

080023b0 <SysTick_Config>:
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	3b01      	subs	r3, #1
 80023bc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80023c0:	d301      	bcc.n	80023c6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80023c2:	2301      	movs	r3, #1
 80023c4:	e00f      	b.n	80023e6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023c6:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <SysTick_Config+0x40>)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	3b01      	subs	r3, #1
 80023cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023ce:	210f      	movs	r1, #15
 80023d0:	f04f 30ff 	mov.w	r0, #4294967295
 80023d4:	f7ff ff8e 	bl	80022f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023d8:	4b05      	ldr	r3, [pc, #20]	@ (80023f0 <SysTick_Config+0x40>)
 80023da:	2200      	movs	r2, #0
 80023dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023de:	4b04      	ldr	r3, [pc, #16]	@ (80023f0 <SysTick_Config+0x40>)
 80023e0:	2207      	movs	r2, #7
 80023e2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80023e4:	2300      	movs	r3, #0
}
 80023e6:	4618      	mov	r0, r3
 80023e8:	3708      	adds	r7, #8
 80023ea:	46bd      	mov	sp, r7
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	e000e010 	.word	0xe000e010

080023f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f7ff ff47 	bl	8002290 <__NVIC_SetPriorityGrouping>
}
 8002402:	bf00      	nop
 8002404:	3708      	adds	r7, #8
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800240a:	b580      	push	{r7, lr}
 800240c:	b086      	sub	sp, #24
 800240e:	af00      	add	r7, sp, #0
 8002410:	4603      	mov	r3, r0
 8002412:	60b9      	str	r1, [r7, #8]
 8002414:	607a      	str	r2, [r7, #4]
 8002416:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002418:	2300      	movs	r3, #0
 800241a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800241c:	f7ff ff5c 	bl	80022d8 <__NVIC_GetPriorityGrouping>
 8002420:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	68b9      	ldr	r1, [r7, #8]
 8002426:	6978      	ldr	r0, [r7, #20]
 8002428:	f7ff ff8e 	bl	8002348 <NVIC_EncodePriority>
 800242c:	4602      	mov	r2, r0
 800242e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002432:	4611      	mov	r1, r2
 8002434:	4618      	mov	r0, r3
 8002436:	f7ff ff5d 	bl	80022f4 <__NVIC_SetPriority>
}
 800243a:	bf00      	nop
 800243c:	3718      	adds	r7, #24
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}

08002442 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800244a:	6878      	ldr	r0, [r7, #4]
 800244c:	f7ff ffb0 	bl	80023b0 <SysTick_Config>
 8002450:	4603      	mov	r3, r0
}
 8002452:	4618      	mov	r0, r3
 8002454:	3708      	adds	r7, #8
 8002456:	46bd      	mov	sp, r7
 8002458:	bd80      	pop	{r7, pc}
	...

0800245c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800245c:	b480      	push	{r7}
 800245e:	b087      	sub	sp, #28
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
 8002464:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002466:	2300      	movs	r3, #0
 8002468:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800246a:	e17f      	b.n	800276c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	2101      	movs	r1, #1
 8002472:	697b      	ldr	r3, [r7, #20]
 8002474:	fa01 f303 	lsl.w	r3, r1, r3
 8002478:	4013      	ands	r3, r2
 800247a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	2b00      	cmp	r3, #0
 8002480:	f000 8171 	beq.w	8002766 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002484:	683b      	ldr	r3, [r7, #0]
 8002486:	685b      	ldr	r3, [r3, #4]
 8002488:	f003 0303 	and.w	r3, r3, #3
 800248c:	2b01      	cmp	r3, #1
 800248e:	d005      	beq.n	800249c <HAL_GPIO_Init+0x40>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	685b      	ldr	r3, [r3, #4]
 8002494:	f003 0303 	and.w	r3, r3, #3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d130      	bne.n	80024fe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	689b      	ldr	r3, [r3, #8]
 80024a0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	005b      	lsls	r3, r3, #1
 80024a6:	2203      	movs	r2, #3
 80024a8:	fa02 f303 	lsl.w	r3, r2, r3
 80024ac:	43db      	mvns	r3, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4013      	ands	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80024b4:	683b      	ldr	r3, [r7, #0]
 80024b6:	68da      	ldr	r2, [r3, #12]
 80024b8:	697b      	ldr	r3, [r7, #20]
 80024ba:	005b      	lsls	r3, r3, #1
 80024bc:	fa02 f303 	lsl.w	r3, r2, r3
 80024c0:	693a      	ldr	r2, [r7, #16]
 80024c2:	4313      	orrs	r3, r2
 80024c4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	693a      	ldr	r2, [r7, #16]
 80024ca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685b      	ldr	r3, [r3, #4]
 80024d0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80024d2:	2201      	movs	r2, #1
 80024d4:	697b      	ldr	r3, [r7, #20]
 80024d6:	fa02 f303 	lsl.w	r3, r2, r3
 80024da:	43db      	mvns	r3, r3
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	4013      	ands	r3, r2
 80024e0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	091b      	lsrs	r3, r3, #4
 80024e8:	f003 0201 	and.w	r2, r3, #1
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	693a      	ldr	r2, [r7, #16]
 80024f4:	4313      	orrs	r3, r2
 80024f6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	f003 0303 	and.w	r3, r3, #3
 8002506:	2b03      	cmp	r3, #3
 8002508:	d118      	bne.n	800253c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800250e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002510:	2201      	movs	r2, #1
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	fa02 f303 	lsl.w	r3, r2, r3
 8002518:	43db      	mvns	r3, r3
 800251a:	693a      	ldr	r2, [r7, #16]
 800251c:	4013      	ands	r3, r2
 800251e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8002520:	683b      	ldr	r3, [r7, #0]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	08db      	lsrs	r3, r3, #3
 8002526:	f003 0201 	and.w	r2, r3, #1
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	693a      	ldr	r2, [r7, #16]
 8002532:	4313      	orrs	r3, r2
 8002534:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	693a      	ldr	r2, [r7, #16]
 800253a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f003 0303 	and.w	r3, r3, #3
 8002544:	2b03      	cmp	r3, #3
 8002546:	d017      	beq.n	8002578 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	68db      	ldr	r3, [r3, #12]
 800254c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	005b      	lsls	r3, r3, #1
 8002552:	2203      	movs	r2, #3
 8002554:	fa02 f303 	lsl.w	r3, r2, r3
 8002558:	43db      	mvns	r3, r3
 800255a:	693a      	ldr	r2, [r7, #16]
 800255c:	4013      	ands	r3, r2
 800255e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002560:	683b      	ldr	r3, [r7, #0]
 8002562:	689a      	ldr	r2, [r3, #8]
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	005b      	lsls	r3, r3, #1
 8002568:	fa02 f303 	lsl.w	r3, r2, r3
 800256c:	693a      	ldr	r2, [r7, #16]
 800256e:	4313      	orrs	r3, r2
 8002570:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	693a      	ldr	r2, [r7, #16]
 8002576:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002578:	683b      	ldr	r3, [r7, #0]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	2b02      	cmp	r3, #2
 8002582:	d123      	bne.n	80025cc <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002584:	697b      	ldr	r3, [r7, #20]
 8002586:	08da      	lsrs	r2, r3, #3
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	3208      	adds	r2, #8
 800258c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002590:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	f003 0307 	and.w	r3, r3, #7
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	220f      	movs	r2, #15
 800259c:	fa02 f303 	lsl.w	r3, r2, r3
 80025a0:	43db      	mvns	r3, r3
 80025a2:	693a      	ldr	r2, [r7, #16]
 80025a4:	4013      	ands	r3, r2
 80025a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80025a8:	683b      	ldr	r3, [r7, #0]
 80025aa:	691a      	ldr	r2, [r3, #16]
 80025ac:	697b      	ldr	r3, [r7, #20]
 80025ae:	f003 0307 	and.w	r3, r3, #7
 80025b2:	009b      	lsls	r3, r3, #2
 80025b4:	fa02 f303 	lsl.w	r3, r2, r3
 80025b8:	693a      	ldr	r2, [r7, #16]
 80025ba:	4313      	orrs	r3, r2
 80025bc:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	08da      	lsrs	r2, r3, #3
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	3208      	adds	r2, #8
 80025c6:	6939      	ldr	r1, [r7, #16]
 80025c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	005b      	lsls	r3, r3, #1
 80025d6:	2203      	movs	r2, #3
 80025d8:	fa02 f303 	lsl.w	r3, r2, r3
 80025dc:	43db      	mvns	r3, r3
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	4013      	ands	r3, r2
 80025e2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 0203 	and.w	r2, r3, #3
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	005b      	lsls	r3, r3, #1
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	693a      	ldr	r2, [r7, #16]
 80025f6:	4313      	orrs	r3, r2
 80025f8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002600:	683b      	ldr	r3, [r7, #0]
 8002602:	685b      	ldr	r3, [r3, #4]
 8002604:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002608:	2b00      	cmp	r3, #0
 800260a:	f000 80ac 	beq.w	8002766 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800260e:	4b5f      	ldr	r3, [pc, #380]	@ (800278c <HAL_GPIO_Init+0x330>)
 8002610:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002612:	4a5e      	ldr	r2, [pc, #376]	@ (800278c <HAL_GPIO_Init+0x330>)
 8002614:	f043 0301 	orr.w	r3, r3, #1
 8002618:	6613      	str	r3, [r2, #96]	@ 0x60
 800261a:	4b5c      	ldr	r3, [pc, #368]	@ (800278c <HAL_GPIO_Init+0x330>)
 800261c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800261e:	f003 0301 	and.w	r3, r3, #1
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002626:	4a5a      	ldr	r2, [pc, #360]	@ (8002790 <HAL_GPIO_Init+0x334>)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	089b      	lsrs	r3, r3, #2
 800262c:	3302      	adds	r3, #2
 800262e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002632:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002634:	697b      	ldr	r3, [r7, #20]
 8002636:	f003 0303 	and.w	r3, r3, #3
 800263a:	009b      	lsls	r3, r3, #2
 800263c:	220f      	movs	r2, #15
 800263e:	fa02 f303 	lsl.w	r3, r2, r3
 8002642:	43db      	mvns	r3, r3
 8002644:	693a      	ldr	r2, [r7, #16]
 8002646:	4013      	ands	r3, r2
 8002648:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002650:	d025      	beq.n	800269e <HAL_GPIO_Init+0x242>
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	4a4f      	ldr	r2, [pc, #316]	@ (8002794 <HAL_GPIO_Init+0x338>)
 8002656:	4293      	cmp	r3, r2
 8002658:	d01f      	beq.n	800269a <HAL_GPIO_Init+0x23e>
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4a4e      	ldr	r2, [pc, #312]	@ (8002798 <HAL_GPIO_Init+0x33c>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d019      	beq.n	8002696 <HAL_GPIO_Init+0x23a>
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a4d      	ldr	r2, [pc, #308]	@ (800279c <HAL_GPIO_Init+0x340>)
 8002666:	4293      	cmp	r3, r2
 8002668:	d013      	beq.n	8002692 <HAL_GPIO_Init+0x236>
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	4a4c      	ldr	r2, [pc, #304]	@ (80027a0 <HAL_GPIO_Init+0x344>)
 800266e:	4293      	cmp	r3, r2
 8002670:	d00d      	beq.n	800268e <HAL_GPIO_Init+0x232>
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	4a4b      	ldr	r2, [pc, #300]	@ (80027a4 <HAL_GPIO_Init+0x348>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d007      	beq.n	800268a <HAL_GPIO_Init+0x22e>
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	4a4a      	ldr	r2, [pc, #296]	@ (80027a8 <HAL_GPIO_Init+0x34c>)
 800267e:	4293      	cmp	r3, r2
 8002680:	d101      	bne.n	8002686 <HAL_GPIO_Init+0x22a>
 8002682:	2306      	movs	r3, #6
 8002684:	e00c      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 8002686:	2307      	movs	r3, #7
 8002688:	e00a      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 800268a:	2305      	movs	r3, #5
 800268c:	e008      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 800268e:	2304      	movs	r3, #4
 8002690:	e006      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 8002692:	2303      	movs	r3, #3
 8002694:	e004      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 8002696:	2302      	movs	r3, #2
 8002698:	e002      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 800269a:	2301      	movs	r3, #1
 800269c:	e000      	b.n	80026a0 <HAL_GPIO_Init+0x244>
 800269e:	2300      	movs	r3, #0
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	f002 0203 	and.w	r2, r2, #3
 80026a6:	0092      	lsls	r2, r2, #2
 80026a8:	4093      	lsls	r3, r2
 80026aa:	693a      	ldr	r2, [r7, #16]
 80026ac:	4313      	orrs	r3, r2
 80026ae:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80026b0:	4937      	ldr	r1, [pc, #220]	@ (8002790 <HAL_GPIO_Init+0x334>)
 80026b2:	697b      	ldr	r3, [r7, #20]
 80026b4:	089b      	lsrs	r3, r3, #2
 80026b6:	3302      	adds	r3, #2
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80026be:	4b3b      	ldr	r3, [pc, #236]	@ (80027ac <HAL_GPIO_Init+0x350>)
 80026c0:	689b      	ldr	r3, [r3, #8]
 80026c2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	43db      	mvns	r3, r3
 80026c8:	693a      	ldr	r2, [r7, #16]
 80026ca:	4013      	ands	r3, r2
 80026cc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d003      	beq.n	80026e2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80026da:	693a      	ldr	r2, [r7, #16]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	4313      	orrs	r3, r2
 80026e0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80026e2:	4a32      	ldr	r2, [pc, #200]	@ (80027ac <HAL_GPIO_Init+0x350>)
 80026e4:	693b      	ldr	r3, [r7, #16]
 80026e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80026e8:	4b30      	ldr	r3, [pc, #192]	@ (80027ac <HAL_GPIO_Init+0x350>)
 80026ea:	68db      	ldr	r3, [r3, #12]
 80026ec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	43db      	mvns	r3, r3
 80026f2:	693a      	ldr	r2, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002700:	2b00      	cmp	r3, #0
 8002702:	d003      	beq.n	800270c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	4313      	orrs	r3, r2
 800270a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800270c:	4a27      	ldr	r2, [pc, #156]	@ (80027ac <HAL_GPIO_Init+0x350>)
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002712:	4b26      	ldr	r3, [pc, #152]	@ (80027ac <HAL_GPIO_Init+0x350>)
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800272a:	2b00      	cmp	r3, #0
 800272c:	d003      	beq.n	8002736 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800272e:	693a      	ldr	r2, [r7, #16]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	4313      	orrs	r3, r2
 8002734:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002736:	4a1d      	ldr	r2, [pc, #116]	@ (80027ac <HAL_GPIO_Init+0x350>)
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800273c:	4b1b      	ldr	r3, [pc, #108]	@ (80027ac <HAL_GPIO_Init+0x350>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	43db      	mvns	r3, r3
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	4013      	ands	r3, r2
 800274a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d003      	beq.n	8002760 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002758:	693a      	ldr	r2, [r7, #16]
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	4313      	orrs	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002760:	4a12      	ldr	r2, [pc, #72]	@ (80027ac <HAL_GPIO_Init+0x350>)
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002766:	697b      	ldr	r3, [r7, #20]
 8002768:	3301      	adds	r3, #1
 800276a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	fa22 f303 	lsr.w	r3, r2, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	f47f ae78 	bne.w	800246c <HAL_GPIO_Init+0x10>
  }
}
 800277c:	bf00      	nop
 800277e:	bf00      	nop
 8002780:	371c      	adds	r7, #28
 8002782:	46bd      	mov	sp, r7
 8002784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002788:	4770      	bx	lr
 800278a:	bf00      	nop
 800278c:	40021000 	.word	0x40021000
 8002790:	40010000 	.word	0x40010000
 8002794:	48000400 	.word	0x48000400
 8002798:	48000800 	.word	0x48000800
 800279c:	48000c00 	.word	0x48000c00
 80027a0:	48001000 	.word	0x48001000
 80027a4:	48001400 	.word	0x48001400
 80027a8:	48001800 	.word	0x48001800
 80027ac:	40010400 	.word	0x40010400

080027b0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d101      	bne.n	80027c2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e08d      	b.n	80028de <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d106      	bne.n	80027dc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2200      	movs	r2, #0
 80027d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff fb32 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2224      	movs	r2, #36	@ 0x24
 80027e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	681a      	ldr	r2, [r3, #0]
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f022 0201 	bic.w	r2, r2, #1
 80027f2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	685a      	ldr	r2, [r3, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002800:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	689a      	ldr	r2, [r3, #8]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002810:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	68db      	ldr	r3, [r3, #12]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d107      	bne.n	800282a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	689a      	ldr	r2, [r3, #8]
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002826:	609a      	str	r2, [r3, #8]
 8002828:	e006      	b.n	8002838 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689a      	ldr	r2, [r3, #8]
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002836:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	68db      	ldr	r3, [r3, #12]
 800283c:	2b02      	cmp	r3, #2
 800283e:	d108      	bne.n	8002852 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	685a      	ldr	r2, [r3, #4]
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800284e:	605a      	str	r2, [r3, #4]
 8002850:	e007      	b.n	8002862 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	685a      	ldr	r2, [r3, #4]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002860:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	6812      	ldr	r2, [r2, #0]
 800286c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002870:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002874:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68da      	ldr	r2, [r3, #12]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002884:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	691a      	ldr	r2, [r3, #16]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	695b      	ldr	r3, [r3, #20]
 800288e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	699b      	ldr	r3, [r3, #24]
 8002896:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	430a      	orrs	r2, r1
 800289e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	69d9      	ldr	r1, [r3, #28]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6a1a      	ldr	r2, [r3, #32]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	430a      	orrs	r2, r1
 80028ae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f042 0201 	orr.w	r2, r2, #1
 80028be:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2200      	movs	r2, #0
 80028c4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2220      	movs	r2, #32
 80028ca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	2200      	movs	r2, #0
 80028d2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b088      	sub	sp, #32
 80028ec:	af02      	add	r7, sp, #8
 80028ee:	60f8      	str	r0, [r7, #12]
 80028f0:	607a      	str	r2, [r7, #4]
 80028f2:	461a      	mov	r2, r3
 80028f4:	460b      	mov	r3, r1
 80028f6:	817b      	strh	r3, [r7, #10]
 80028f8:	4613      	mov	r3, r2
 80028fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002902:	b2db      	uxtb	r3, r3
 8002904:	2b20      	cmp	r3, #32
 8002906:	f040 80fd 	bne.w	8002b04 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002910:	2b01      	cmp	r3, #1
 8002912:	d101      	bne.n	8002918 <HAL_I2C_Master_Transmit+0x30>
 8002914:	2302      	movs	r3, #2
 8002916:	e0f6      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	2201      	movs	r2, #1
 800291c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002920:	f7ff fc86 	bl	8002230 <HAL_GetTick>
 8002924:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002926:	693b      	ldr	r3, [r7, #16]
 8002928:	9300      	str	r3, [sp, #0]
 800292a:	2319      	movs	r3, #25
 800292c:	2201      	movs	r2, #1
 800292e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002932:	68f8      	ldr	r0, [r7, #12]
 8002934:	f000 fa0a 	bl	8002d4c <I2C_WaitOnFlagUntilTimeout>
 8002938:	4603      	mov	r3, r0
 800293a:	2b00      	cmp	r3, #0
 800293c:	d001      	beq.n	8002942 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e0e1      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	2221      	movs	r2, #33	@ 0x21
 8002946:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	2210      	movs	r2, #16
 800294e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	2200      	movs	r2, #0
 8002956:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	893a      	ldrh	r2, [r7, #8]
 8002962:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	2200      	movs	r2, #0
 8002968:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800296e:	b29b      	uxth	r3, r3
 8002970:	2bff      	cmp	r3, #255	@ 0xff
 8002972:	d906      	bls.n	8002982 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	22ff      	movs	r2, #255	@ 0xff
 8002978:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 800297a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800297e:	617b      	str	r3, [r7, #20]
 8002980:	e007      	b.n	8002992 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002986:	b29a      	uxth	r2, r3
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 800298c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002990:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002996:	2b00      	cmp	r3, #0
 8002998:	d024      	beq.n	80029e4 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800299e:	781a      	ldrb	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029aa:	1c5a      	adds	r2, r3, #1
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029b4:	b29b      	uxth	r3, r3
 80029b6:	3b01      	subs	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c2:	3b01      	subs	r3, #1
 80029c4:	b29a      	uxth	r2, r3
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029ce:	b2db      	uxtb	r3, r3
 80029d0:	3301      	adds	r3, #1
 80029d2:	b2da      	uxtb	r2, r3
 80029d4:	8979      	ldrh	r1, [r7, #10]
 80029d6:	4b4e      	ldr	r3, [pc, #312]	@ (8002b10 <HAL_I2C_Master_Transmit+0x228>)
 80029d8:	9300      	str	r3, [sp, #0]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	68f8      	ldr	r0, [r7, #12]
 80029de:	f000 fc05 	bl	80031ec <I2C_TransferConfig>
 80029e2:	e066      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e8:	b2da      	uxtb	r2, r3
 80029ea:	8979      	ldrh	r1, [r7, #10]
 80029ec:	4b48      	ldr	r3, [pc, #288]	@ (8002b10 <HAL_I2C_Master_Transmit+0x228>)
 80029ee:	9300      	str	r3, [sp, #0]
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	68f8      	ldr	r0, [r7, #12]
 80029f4:	f000 fbfa 	bl	80031ec <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80029f8:	e05b      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	6a39      	ldr	r1, [r7, #32]
 80029fe:	68f8      	ldr	r0, [r7, #12]
 8002a00:	f000 f9fd 	bl	8002dfe <I2C_WaitOnTXISFlagUntilTimeout>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	e07b      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a12:	781a      	ldrb	r2, [r3, #0]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a1e:	1c5a      	adds	r2, r3, #1
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a36:	3b01      	subs	r3, #1
 8002a38:	b29a      	uxth	r2, r3
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d034      	beq.n	8002ab2 <HAL_I2C_Master_Transmit+0x1ca>
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d130      	bne.n	8002ab2 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	9300      	str	r3, [sp, #0]
 8002a54:	6a3b      	ldr	r3, [r7, #32]
 8002a56:	2200      	movs	r2, #0
 8002a58:	2180      	movs	r1, #128	@ 0x80
 8002a5a:	68f8      	ldr	r0, [r7, #12]
 8002a5c:	f000 f976 	bl	8002d4c <I2C_WaitOnFlagUntilTimeout>
 8002a60:	4603      	mov	r3, r0
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d001      	beq.n	8002a6a <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 8002a66:	2301      	movs	r3, #1
 8002a68:	e04d      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2bff      	cmp	r3, #255	@ 0xff
 8002a72:	d90e      	bls.n	8002a92 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	22ff      	movs	r2, #255	@ 0xff
 8002a78:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002a7e:	b2da      	uxtb	r2, r3
 8002a80:	8979      	ldrh	r1, [r7, #10]
 8002a82:	2300      	movs	r3, #0
 8002a84:	9300      	str	r3, [sp, #0]
 8002a86:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f000 fbae 	bl	80031ec <I2C_TransferConfig>
 8002a90:	e00f      	b.n	8002ab2 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a96:	b29a      	uxth	r2, r3
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a9c:	68fb      	ldr	r3, [r7, #12]
 8002a9e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002aa0:	b2da      	uxtb	r2, r3
 8002aa2:	8979      	ldrh	r1, [r7, #10]
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	9300      	str	r3, [sp, #0]
 8002aa8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 fb9d 	bl	80031ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ab6:	b29b      	uxth	r3, r3
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d19e      	bne.n	80029fa <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002abc:	693a      	ldr	r2, [r7, #16]
 8002abe:	6a39      	ldr	r1, [r7, #32]
 8002ac0:	68f8      	ldr	r0, [r7, #12]
 8002ac2:	f000 f9e3 	bl	8002e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d001      	beq.n	8002ad0 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002acc:	2301      	movs	r3, #1
 8002ace:	e01a      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2220      	movs	r2, #32
 8002ad6:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	6859      	ldr	r1, [r3, #4]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681a      	ldr	r2, [r3, #0]
 8002ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <HAL_I2C_Master_Transmit+0x22c>)
 8002ae4:	400b      	ands	r3, r1
 8002ae6:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2200      	movs	r2, #0
 8002afc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	e000      	b.n	8002b06 <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002b04:	2302      	movs	r3, #2
  }
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3718      	adds	r7, #24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	80002000 	.word	0x80002000
 8002b14:	fe00e800 	.word	0xfe00e800

08002b18 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	b088      	sub	sp, #32
 8002b1c:	af02      	add	r7, sp, #8
 8002b1e:	60f8      	str	r0, [r7, #12]
 8002b20:	607a      	str	r2, [r7, #4]
 8002b22:	461a      	mov	r2, r3
 8002b24:	460b      	mov	r3, r1
 8002b26:	817b      	strh	r3, [r7, #10]
 8002b28:	4613      	mov	r3, r2
 8002b2a:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	2b20      	cmp	r3, #32
 8002b36:	f040 80db 	bne.w	8002cf0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d101      	bne.n	8002b48 <HAL_I2C_Master_Receive+0x30>
 8002b44:	2302      	movs	r3, #2
 8002b46:	e0d4      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002b50:	f7ff fb6e 	bl	8002230 <HAL_GetTick>
 8002b54:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b56:	697b      	ldr	r3, [r7, #20]
 8002b58:	9300      	str	r3, [sp, #0]
 8002b5a:	2319      	movs	r3, #25
 8002b5c:	2201      	movs	r2, #1
 8002b5e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002b62:	68f8      	ldr	r0, [r7, #12]
 8002b64:	f000 f8f2 	bl	8002d4c <I2C_WaitOnFlagUntilTimeout>
 8002b68:	4603      	mov	r3, r0
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d001      	beq.n	8002b72 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8002b6e:	2301      	movs	r3, #1
 8002b70:	e0bf      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	2222      	movs	r2, #34	@ 0x22
 8002b76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	2210      	movs	r2, #16
 8002b7e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	2200      	movs	r2, #0
 8002b86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	687a      	ldr	r2, [r7, #4]
 8002b8c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	893a      	ldrh	r2, [r7, #8]
 8002b92:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	2200      	movs	r2, #0
 8002b98:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	2bff      	cmp	r3, #255	@ 0xff
 8002ba2:	d90e      	bls.n	8002bc2 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = 1U;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bae:	b2da      	uxtb	r2, r3
 8002bb0:	8979      	ldrh	r1, [r7, #10]
 8002bb2:	4b52      	ldr	r3, [pc, #328]	@ (8002cfc <HAL_I2C_Master_Receive+0x1e4>)
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002bba:	68f8      	ldr	r0, [r7, #12]
 8002bbc:	f000 fb16 	bl	80031ec <I2C_TransferConfig>
 8002bc0:	e06d      	b.n	8002c9e <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bc6:	b29a      	uxth	r2, r3
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd0:	b2da      	uxtb	r2, r3
 8002bd2:	8979      	ldrh	r1, [r7, #10]
 8002bd4:	4b49      	ldr	r3, [pc, #292]	@ (8002cfc <HAL_I2C_Master_Receive+0x1e4>)
 8002bd6:	9300      	str	r3, [sp, #0]
 8002bd8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002bdc:	68f8      	ldr	r0, [r7, #12]
 8002bde:	f000 fb05 	bl	80031ec <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8002be2:	e05c      	b.n	8002c9e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002be4:	697a      	ldr	r2, [r7, #20]
 8002be6:	6a39      	ldr	r1, [r7, #32]
 8002be8:	68f8      	ldr	r0, [r7, #12]
 8002bea:	f000 f993 	bl	8002f14 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002bee:	4603      	mov	r3, r0
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d001      	beq.n	8002bf8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e07c      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c02:	b2d2      	uxtb	r2, r2
 8002c04:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c0a:	1c5a      	adds	r2, r3, #1
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b29a      	uxth	r2, r3
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c20:	b29b      	uxth	r3, r3
 8002c22:	3b01      	subs	r3, #1
 8002c24:	b29a      	uxth	r2, r3
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d034      	beq.n	8002c9e <HAL_I2C_Master_Receive+0x186>
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d130      	bne.n	8002c9e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	9300      	str	r3, [sp, #0]
 8002c40:	6a3b      	ldr	r3, [r7, #32]
 8002c42:	2200      	movs	r2, #0
 8002c44:	2180      	movs	r1, #128	@ 0x80
 8002c46:	68f8      	ldr	r0, [r7, #12]
 8002c48:	f000 f880 	bl	8002d4c <I2C_WaitOnFlagUntilTimeout>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d001      	beq.n	8002c56 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e04d      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	2bff      	cmp	r3, #255	@ 0xff
 8002c5e:	d90e      	bls.n	8002c7e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	22ff      	movs	r2, #255	@ 0xff
 8002c64:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6a:	b2da      	uxtb	r2, r3
 8002c6c:	8979      	ldrh	r1, [r7, #10]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9300      	str	r3, [sp, #0]
 8002c72:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002c76:	68f8      	ldr	r0, [r7, #12]
 8002c78:	f000 fab8 	bl	80031ec <I2C_TransferConfig>
 8002c7c:	e00f      	b.n	8002c9e <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c82:	b29a      	uxth	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c8c:	b2da      	uxtb	r2, r3
 8002c8e:	8979      	ldrh	r1, [r7, #10]
 8002c90:	2300      	movs	r3, #0
 8002c92:	9300      	str	r3, [sp, #0]
 8002c94:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c98:	68f8      	ldr	r0, [r7, #12]
 8002c9a:	f000 faa7 	bl	80031ec <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d19d      	bne.n	8002be4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002ca8:	697a      	ldr	r2, [r7, #20]
 8002caa:	6a39      	ldr	r1, [r7, #32]
 8002cac:	68f8      	ldr	r0, [r7, #12]
 8002cae:	f000 f8ed 	bl	8002e8c <I2C_WaitOnSTOPFlagUntilTimeout>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e01a      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	6859      	ldr	r1, [r3, #4]
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681a      	ldr	r2, [r3, #0]
 8002cce:	4b0c      	ldr	r3, [pc, #48]	@ (8002d00 <HAL_I2C_Master_Receive+0x1e8>)
 8002cd0:	400b      	ands	r3, r1
 8002cd2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	2220      	movs	r2, #32
 8002cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002cec:	2300      	movs	r3, #0
 8002cee:	e000      	b.n	8002cf2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 8002cf0:	2302      	movs	r3, #2
  }
}
 8002cf2:	4618      	mov	r0, r3
 8002cf4:	3718      	adds	r7, #24
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	80002400 	.word	0x80002400
 8002d00:	fe00e800 	.word	0xfe00e800

08002d04 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d04:	b480      	push	{r7}
 8002d06:	b083      	sub	sp, #12
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	699b      	ldr	r3, [r3, #24]
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d103      	bne.n	8002d22 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	699b      	ldr	r3, [r3, #24]
 8002d28:	f003 0301 	and.w	r3, r3, #1
 8002d2c:	2b01      	cmp	r3, #1
 8002d2e:	d007      	beq.n	8002d40 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	699a      	ldr	r2, [r3, #24]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f042 0201 	orr.w	r2, r2, #1
 8002d3e:	619a      	str	r2, [r3, #24]
  }
}
 8002d40:	bf00      	nop
 8002d42:	370c      	adds	r7, #12
 8002d44:	46bd      	mov	sp, r7
 8002d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4a:	4770      	bx	lr

08002d4c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	60f8      	str	r0, [r7, #12]
 8002d54:	60b9      	str	r1, [r7, #8]
 8002d56:	603b      	str	r3, [r7, #0]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d5c:	e03b      	b.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d5e:	69ba      	ldr	r2, [r7, #24]
 8002d60:	6839      	ldr	r1, [r7, #0]
 8002d62:	68f8      	ldr	r0, [r7, #12]
 8002d64:	f000 f962 	bl	800302c <I2C_IsErrorOccurred>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d001      	beq.n	8002d72 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	e041      	b.n	8002df6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d72:	683b      	ldr	r3, [r7, #0]
 8002d74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d78:	d02d      	beq.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d7a:	f7ff fa59 	bl	8002230 <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	683a      	ldr	r2, [r7, #0]
 8002d86:	429a      	cmp	r2, r3
 8002d88:	d302      	bcc.n	8002d90 <I2C_WaitOnFlagUntilTimeout+0x44>
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	2b00      	cmp	r3, #0
 8002d8e:	d122      	bne.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	699a      	ldr	r2, [r3, #24]
 8002d96:	68bb      	ldr	r3, [r7, #8]
 8002d98:	4013      	ands	r3, r2
 8002d9a:	68ba      	ldr	r2, [r7, #8]
 8002d9c:	429a      	cmp	r2, r3
 8002d9e:	bf0c      	ite	eq
 8002da0:	2301      	moveq	r3, #1
 8002da2:	2300      	movne	r3, #0
 8002da4:	b2db      	uxtb	r3, r3
 8002da6:	461a      	mov	r2, r3
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	429a      	cmp	r2, r3
 8002dac:	d113      	bne.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db2:	f043 0220 	orr.w	r2, r3, #32
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	2220      	movs	r2, #32
 8002dbe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
 8002dd4:	e00f      	b.n	8002df6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699a      	ldr	r2, [r3, #24]
 8002ddc:	68bb      	ldr	r3, [r7, #8]
 8002dde:	4013      	ands	r3, r2
 8002de0:	68ba      	ldr	r2, [r7, #8]
 8002de2:	429a      	cmp	r2, r3
 8002de4:	bf0c      	ite	eq
 8002de6:	2301      	moveq	r3, #1
 8002de8:	2300      	movne	r3, #0
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	461a      	mov	r2, r3
 8002dee:	79fb      	ldrb	r3, [r7, #7]
 8002df0:	429a      	cmp	r2, r3
 8002df2:	d0b4      	beq.n	8002d5e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002df4:	2300      	movs	r3, #0
}
 8002df6:	4618      	mov	r0, r3
 8002df8:	3710      	adds	r7, #16
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b084      	sub	sp, #16
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	60f8      	str	r0, [r7, #12]
 8002e06:	60b9      	str	r1, [r7, #8]
 8002e08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e0a:	e033      	b.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e0c:	687a      	ldr	r2, [r7, #4]
 8002e0e:	68b9      	ldr	r1, [r7, #8]
 8002e10:	68f8      	ldr	r0, [r7, #12]
 8002e12:	f000 f90b 	bl	800302c <I2C_IsErrorOccurred>
 8002e16:	4603      	mov	r3, r0
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d001      	beq.n	8002e20 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e031      	b.n	8002e84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e20:	68bb      	ldr	r3, [r7, #8]
 8002e22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e26:	d025      	beq.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e28:	f7ff fa02 	bl	8002230 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	68ba      	ldr	r2, [r7, #8]
 8002e34:	429a      	cmp	r2, r3
 8002e36:	d302      	bcc.n	8002e3e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d11a      	bne.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d013      	beq.n	8002e74 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e50:	f043 0220 	orr.w	r2, r3, #32
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	2220      	movs	r2, #32
 8002e5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	2200      	movs	r2, #0
 8002e64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e007      	b.n	8002e84 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	699b      	ldr	r3, [r3, #24]
 8002e7a:	f003 0302 	and.w	r3, r3, #2
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d1c4      	bne.n	8002e0c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3710      	adds	r7, #16
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	bd80      	pop	{r7, pc}

08002e8c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b084      	sub	sp, #16
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	60f8      	str	r0, [r7, #12]
 8002e94:	60b9      	str	r1, [r7, #8]
 8002e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002e98:	e02f      	b.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	68b9      	ldr	r1, [r7, #8]
 8002e9e:	68f8      	ldr	r0, [r7, #12]
 8002ea0:	f000 f8c4 	bl	800302c <I2C_IsErrorOccurred>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d001      	beq.n	8002eae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e02d      	b.n	8002f0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eae:	f7ff f9bf 	bl	8002230 <HAL_GetTick>
 8002eb2:	4602      	mov	r2, r0
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	1ad3      	subs	r3, r2, r3
 8002eb8:	68ba      	ldr	r2, [r7, #8]
 8002eba:	429a      	cmp	r2, r3
 8002ebc:	d302      	bcc.n	8002ec4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d11a      	bne.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	699b      	ldr	r3, [r3, #24]
 8002eca:	f003 0320 	and.w	r3, r3, #32
 8002ece:	2b20      	cmp	r3, #32
 8002ed0:	d013      	beq.n	8002efa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ed6:	f043 0220 	orr.w	r2, r3, #32
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2220      	movs	r2, #32
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e007      	b.n	8002f0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	699b      	ldr	r3, [r3, #24]
 8002f00:	f003 0320 	and.w	r3, r3, #32
 8002f04:	2b20      	cmp	r3, #32
 8002f06:	d1c8      	bne.n	8002e9a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f08:	2300      	movs	r3, #0
}
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	3710      	adds	r7, #16
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bd80      	pop	{r7, pc}
	...

08002f14 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f20:	2300      	movs	r3, #0
 8002f22:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8002f24:	e071      	b.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002f26:	687a      	ldr	r2, [r7, #4]
 8002f28:	68b9      	ldr	r1, [r7, #8]
 8002f2a:	68f8      	ldr	r0, [r7, #12]
 8002f2c:	f000 f87e 	bl	800302c <I2C_IsErrorOccurred>
 8002f30:	4603      	mov	r3, r0
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d001      	beq.n	8002f3a <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8002f36:	2301      	movs	r3, #1
 8002f38:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	699b      	ldr	r3, [r3, #24]
 8002f40:	f003 0320 	and.w	r3, r3, #32
 8002f44:	2b20      	cmp	r3, #32
 8002f46:	d13b      	bne.n	8002fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8002f48:	7dfb      	ldrb	r3, [r7, #23]
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d138      	bne.n	8002fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	699b      	ldr	r3, [r3, #24]
 8002f54:	f003 0304 	and.w	r3, r3, #4
 8002f58:	2b04      	cmp	r3, #4
 8002f5a:	d105      	bne.n	8002f68 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8002f64:	2300      	movs	r3, #0
 8002f66:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	699b      	ldr	r3, [r3, #24]
 8002f6e:	f003 0310 	and.w	r3, r3, #16
 8002f72:	2b10      	cmp	r3, #16
 8002f74:	d121      	bne.n	8002fba <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	2210      	movs	r2, #16
 8002f7c:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	2204      	movs	r2, #4
 8002f82:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2220      	movs	r2, #32
 8002f8a:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	6859      	ldr	r1, [r3, #4]
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	681a      	ldr	r2, [r3, #0]
 8002f96:	4b24      	ldr	r3, [pc, #144]	@ (8003028 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8002f98:	400b      	ands	r3, r1
 8002f9a:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	2220      	movs	r2, #32
 8002fa0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	75fb      	strb	r3, [r7, #23]
 8002fb8:	e002      	b.n	8002fc0 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8002fc0:	f7ff f936 	bl	8002230 <HAL_GetTick>
 8002fc4:	4602      	mov	r2, r0
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	1ad3      	subs	r3, r2, r3
 8002fca:	68ba      	ldr	r2, [r7, #8]
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d302      	bcc.n	8002fd6 <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d119      	bne.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8002fd6:	7dfb      	ldrb	r3, [r7, #23]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d116      	bne.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	699b      	ldr	r3, [r3, #24]
 8002fe2:	f003 0304 	and.w	r3, r3, #4
 8002fe6:	2b04      	cmp	r3, #4
 8002fe8:	d00f      	beq.n	800300a <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fee:	f043 0220 	orr.w	r2, r3, #32
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	2220      	movs	r2, #32
 8002ffa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	2200      	movs	r2, #0
 8003002:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8003006:	2301      	movs	r3, #1
 8003008:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	699b      	ldr	r3, [r3, #24]
 8003010:	f003 0304 	and.w	r3, r3, #4
 8003014:	2b04      	cmp	r3, #4
 8003016:	d002      	beq.n	800301e <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8003018:	7dfb      	ldrb	r3, [r7, #23]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d083      	beq.n	8002f26 <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 800301e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003020:	4618      	mov	r0, r3
 8003022:	3718      	adds	r7, #24
 8003024:	46bd      	mov	sp, r7
 8003026:	bd80      	pop	{r7, pc}
 8003028:	fe00e800 	.word	0xfe00e800

0800302c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800302c:	b580      	push	{r7, lr}
 800302e:	b08a      	sub	sp, #40	@ 0x28
 8003030:	af00      	add	r7, sp, #0
 8003032:	60f8      	str	r0, [r7, #12]
 8003034:	60b9      	str	r1, [r7, #8]
 8003036:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003038:	2300      	movs	r3, #0
 800303a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	699b      	ldr	r3, [r3, #24]
 8003044:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8003046:	2300      	movs	r3, #0
 8003048:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800304e:	69bb      	ldr	r3, [r7, #24]
 8003050:	f003 0310 	and.w	r3, r3, #16
 8003054:	2b00      	cmp	r3, #0
 8003056:	d068      	beq.n	800312a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2210      	movs	r2, #16
 800305e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003060:	e049      	b.n	80030f6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003062:	68bb      	ldr	r3, [r7, #8]
 8003064:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003068:	d045      	beq.n	80030f6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800306a:	f7ff f8e1 	bl	8002230 <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	69fb      	ldr	r3, [r7, #28]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	68ba      	ldr	r2, [r7, #8]
 8003076:	429a      	cmp	r2, r3
 8003078:	d302      	bcc.n	8003080 <I2C_IsErrorOccurred+0x54>
 800307a:	68bb      	ldr	r3, [r7, #8]
 800307c:	2b00      	cmp	r3, #0
 800307e:	d13a      	bne.n	80030f6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800308a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003092:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	699b      	ldr	r3, [r3, #24]
 800309a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800309e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030a2:	d121      	bne.n	80030e8 <I2C_IsErrorOccurred+0xbc>
 80030a4:	697b      	ldr	r3, [r7, #20]
 80030a6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80030aa:	d01d      	beq.n	80030e8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80030ac:	7cfb      	ldrb	r3, [r7, #19]
 80030ae:	2b20      	cmp	r3, #32
 80030b0:	d01a      	beq.n	80030e8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	685a      	ldr	r2, [r3, #4]
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80030c0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80030c2:	f7ff f8b5 	bl	8002230 <HAL_GetTick>
 80030c6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030c8:	e00e      	b.n	80030e8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80030ca:	f7ff f8b1 	bl	8002230 <HAL_GetTick>
 80030ce:	4602      	mov	r2, r0
 80030d0:	69fb      	ldr	r3, [r7, #28]
 80030d2:	1ad3      	subs	r3, r2, r3
 80030d4:	2b19      	cmp	r3, #25
 80030d6:	d907      	bls.n	80030e8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80030d8:	6a3b      	ldr	r3, [r7, #32]
 80030da:	f043 0320 	orr.w	r3, r3, #32
 80030de:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80030e6:	e006      	b.n	80030f6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	699b      	ldr	r3, [r3, #24]
 80030ee:	f003 0320 	and.w	r3, r3, #32
 80030f2:	2b20      	cmp	r3, #32
 80030f4:	d1e9      	bne.n	80030ca <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	699b      	ldr	r3, [r3, #24]
 80030fc:	f003 0320 	and.w	r3, r3, #32
 8003100:	2b20      	cmp	r3, #32
 8003102:	d003      	beq.n	800310c <I2C_IsErrorOccurred+0xe0>
 8003104:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003108:	2b00      	cmp	r3, #0
 800310a:	d0aa      	beq.n	8003062 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800310c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003110:	2b00      	cmp	r3, #0
 8003112:	d103      	bne.n	800311c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003114:	68fb      	ldr	r3, [r7, #12]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2220      	movs	r2, #32
 800311a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800311c:	6a3b      	ldr	r3, [r7, #32]
 800311e:	f043 0304 	orr.w	r3, r3, #4
 8003122:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003124:	2301      	movs	r3, #1
 8003126:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	699b      	ldr	r3, [r3, #24]
 8003130:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003132:	69bb      	ldr	r3, [r7, #24]
 8003134:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00b      	beq.n	8003154 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800313c:	6a3b      	ldr	r3, [r7, #32]
 800313e:	f043 0301 	orr.w	r3, r3, #1
 8003142:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800314c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800314e:	2301      	movs	r3, #1
 8003150:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003154:	69bb      	ldr	r3, [r7, #24]
 8003156:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00b      	beq.n	8003176 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800315e:	6a3b      	ldr	r3, [r7, #32]
 8003160:	f043 0308 	orr.w	r3, r3, #8
 8003164:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800316e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003170:	2301      	movs	r3, #1
 8003172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00b      	beq.n	8003198 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003180:	6a3b      	ldr	r3, [r7, #32]
 8003182:	f043 0302 	orr.w	r3, r3, #2
 8003186:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003190:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003198:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800319c:	2b00      	cmp	r3, #0
 800319e:	d01c      	beq.n	80031da <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80031a0:	68f8      	ldr	r0, [r7, #12]
 80031a2:	f7ff fdaf 	bl	8002d04 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	6859      	ldr	r1, [r3, #4]
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	4b0d      	ldr	r3, [pc, #52]	@ (80031e8 <I2C_IsErrorOccurred+0x1bc>)
 80031b2:	400b      	ands	r3, r1
 80031b4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80031ba:	6a3b      	ldr	r3, [r7, #32]
 80031bc:	431a      	orrs	r2, r3
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	2220      	movs	r2, #32
 80031c6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	2200      	movs	r2, #0
 80031ce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	2200      	movs	r2, #0
 80031d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80031da:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3728      	adds	r7, #40	@ 0x28
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}
 80031e6:	bf00      	nop
 80031e8:	fe00e800 	.word	0xfe00e800

080031ec <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80031ec:	b480      	push	{r7}
 80031ee:	b087      	sub	sp, #28
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	60f8      	str	r0, [r7, #12]
 80031f4:	607b      	str	r3, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	817b      	strh	r3, [r7, #10]
 80031fa:	4613      	mov	r3, r2
 80031fc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80031fe:	897b      	ldrh	r3, [r7, #10]
 8003200:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003204:	7a7b      	ldrb	r3, [r7, #9]
 8003206:	041b      	lsls	r3, r3, #16
 8003208:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800320c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	4313      	orrs	r3, r2
 8003216:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800321a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	685a      	ldr	r2, [r3, #4]
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	0d5b      	lsrs	r3, r3, #21
 8003226:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800322a:	4b08      	ldr	r3, [pc, #32]	@ (800324c <I2C_TransferConfig+0x60>)
 800322c:	430b      	orrs	r3, r1
 800322e:	43db      	mvns	r3, r3
 8003230:	ea02 0103 	and.w	r1, r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	430a      	orrs	r2, r1
 800323c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800323e:	bf00      	nop
 8003240:	371c      	adds	r7, #28
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	03ff63ff 	.word	0x03ff63ff

08003250 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003250:	b480      	push	{r7}
 8003252:	b083      	sub	sp, #12
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
 8003258:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003260:	b2db      	uxtb	r3, r3
 8003262:	2b20      	cmp	r3, #32
 8003264:	d138      	bne.n	80032d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800326c:	2b01      	cmp	r3, #1
 800326e:	d101      	bne.n	8003274 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003270:	2302      	movs	r3, #2
 8003272:	e032      	b.n	80032da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	2201      	movs	r2, #1
 8003278:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2224      	movs	r2, #36	@ 0x24
 8003280:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681a      	ldr	r2, [r3, #0]
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f022 0201 	bic.w	r2, r2, #1
 8003292:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80032a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	6819      	ldr	r1, [r3, #0]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	683a      	ldr	r2, [r7, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	681a      	ldr	r2, [r3, #0]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f042 0201 	orr.w	r2, r2, #1
 80032c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2220      	movs	r2, #32
 80032c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2200      	movs	r2, #0
 80032d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80032d4:	2300      	movs	r3, #0
 80032d6:	e000      	b.n	80032da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032d8:	2302      	movs	r3, #2
  }
}
 80032da:	4618      	mov	r0, r3
 80032dc:	370c      	adds	r7, #12
 80032de:	46bd      	mov	sp, r7
 80032e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e4:	4770      	bx	lr

080032e6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b085      	sub	sp, #20
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
 80032ee:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032f6:	b2db      	uxtb	r3, r3
 80032f8:	2b20      	cmp	r3, #32
 80032fa:	d139      	bne.n	8003370 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003302:	2b01      	cmp	r3, #1
 8003304:	d101      	bne.n	800330a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003306:	2302      	movs	r3, #2
 8003308:	e033      	b.n	8003372 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2201      	movs	r2, #1
 800330e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2224      	movs	r2, #36	@ 0x24
 8003316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681a      	ldr	r2, [r3, #0]
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f022 0201 	bic.w	r2, r2, #1
 8003328:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003338:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	021b      	lsls	r3, r3, #8
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	4313      	orrs	r3, r2
 8003342:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	68fa      	ldr	r2, [r7, #12]
 800334a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	681a      	ldr	r2, [r3, #0]
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	f042 0201 	orr.w	r2, r2, #1
 800335a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	2220      	movs	r2, #32
 8003360:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	2200      	movs	r2, #0
 8003368:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800336c:	2300      	movs	r3, #0
 800336e:	e000      	b.n	8003372 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003370:	2302      	movs	r3, #2
  }
}
 8003372:	4618      	mov	r0, r3
 8003374:	3714      	adds	r7, #20
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
	...

08003380 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003380:	b480      	push	{r7}
 8003382:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003384:	4b04      	ldr	r3, [pc, #16]	@ (8003398 <HAL_PWREx_GetVoltageRange+0x18>)
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800338c:	4618      	mov	r0, r3
 800338e:	46bd      	mov	sp, r7
 8003390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003394:	4770      	bx	lr
 8003396:	bf00      	nop
 8003398:	40007000 	.word	0x40007000

0800339c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800339c:	b480      	push	{r7}
 800339e:	b085      	sub	sp, #20
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033aa:	d130      	bne.n	800340e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ac:	4b23      	ldr	r3, [pc, #140]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80033b4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033b8:	d038      	beq.n	800342c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80033ba:	4b20      	ldr	r3, [pc, #128]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80033c2:	4a1e      	ldr	r2, [pc, #120]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033c4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80033c8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80033ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003440 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	2232      	movs	r2, #50	@ 0x32
 80033d0:	fb02 f303 	mul.w	r3, r2, r3
 80033d4:	4a1b      	ldr	r2, [pc, #108]	@ (8003444 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80033d6:	fba2 2303 	umull	r2, r3, r2, r3
 80033da:	0c9b      	lsrs	r3, r3, #18
 80033dc:	3301      	adds	r3, #1
 80033de:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033e0:	e002      	b.n	80033e8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	3b01      	subs	r3, #1
 80033e6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80033e8:	4b14      	ldr	r3, [pc, #80]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80033f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80033f4:	d102      	bne.n	80033fc <HAL_PWREx_ControlVoltageScaling+0x60>
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d1f2      	bne.n	80033e2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80033fc:	4b0f      	ldr	r3, [pc, #60]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003404:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003408:	d110      	bne.n	800342c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e00f      	b.n	800342e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800340e:	4b0b      	ldr	r3, [pc, #44]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800341a:	d007      	beq.n	800342c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800341c:	4b07      	ldr	r3, [pc, #28]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003424:	4a05      	ldr	r2, [pc, #20]	@ (800343c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003426:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800342a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800342c:	2300      	movs	r3, #0
}
 800342e:	4618      	mov	r0, r3
 8003430:	3714      	adds	r7, #20
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	40007000 	.word	0x40007000
 8003440:	20000000 	.word	0x20000000
 8003444:	431bde83 	.word	0x431bde83

08003448 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e3ca      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800345a:	4b97      	ldr	r3, [pc, #604]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800345c:	689b      	ldr	r3, [r3, #8]
 800345e:	f003 030c 	and.w	r3, r3, #12
 8003462:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003464:	4b94      	ldr	r3, [pc, #592]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	f003 0303 	and.w	r3, r3, #3
 800346c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	f003 0310 	and.w	r3, r3, #16
 8003476:	2b00      	cmp	r3, #0
 8003478:	f000 80e4 	beq.w	8003644 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800347c:	69bb      	ldr	r3, [r7, #24]
 800347e:	2b00      	cmp	r3, #0
 8003480:	d007      	beq.n	8003492 <HAL_RCC_OscConfig+0x4a>
 8003482:	69bb      	ldr	r3, [r7, #24]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	f040 808b 	bne.w	80035a0 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	2b01      	cmp	r3, #1
 800348e:	f040 8087 	bne.w	80035a0 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003492:	4b89      	ldr	r3, [pc, #548]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f003 0302 	and.w	r3, r3, #2
 800349a:	2b00      	cmp	r3, #0
 800349c:	d005      	beq.n	80034aa <HAL_RCC_OscConfig+0x62>
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d101      	bne.n	80034aa <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	e3a2      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	6a1a      	ldr	r2, [r3, #32]
 80034ae:	4b82      	ldr	r3, [pc, #520]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d004      	beq.n	80034c4 <HAL_RCC_OscConfig+0x7c>
 80034ba:	4b7f      	ldr	r3, [pc, #508]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034c2:	e005      	b.n	80034d0 <HAL_RCC_OscConfig+0x88>
 80034c4:	4b7c      	ldr	r3, [pc, #496]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034ca:	091b      	lsrs	r3, r3, #4
 80034cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d223      	bcs.n	800351c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6a1b      	ldr	r3, [r3, #32]
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 fd1d 	bl	8003f18 <RCC_SetFlashLatencyFromMSIRange>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e383      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80034e8:	4b73      	ldr	r3, [pc, #460]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4a72      	ldr	r2, [pc, #456]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034ee:	f043 0308 	orr.w	r3, r3, #8
 80034f2:	6013      	str	r3, [r2, #0]
 80034f4:	4b70      	ldr	r3, [pc, #448]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a1b      	ldr	r3, [r3, #32]
 8003500:	496d      	ldr	r1, [pc, #436]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003502:	4313      	orrs	r3, r2
 8003504:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003506:	4b6c      	ldr	r3, [pc, #432]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69db      	ldr	r3, [r3, #28]
 8003512:	021b      	lsls	r3, r3, #8
 8003514:	4968      	ldr	r1, [pc, #416]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003516:	4313      	orrs	r3, r2
 8003518:	604b      	str	r3, [r1, #4]
 800351a:	e025      	b.n	8003568 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800351c:	4b66      	ldr	r3, [pc, #408]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	4a65      	ldr	r2, [pc, #404]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003522:	f043 0308 	orr.w	r3, r3, #8
 8003526:	6013      	str	r3, [r2, #0]
 8003528:	4b63      	ldr	r3, [pc, #396]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6a1b      	ldr	r3, [r3, #32]
 8003534:	4960      	ldr	r1, [pc, #384]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003536:	4313      	orrs	r3, r2
 8003538:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800353a:	4b5f      	ldr	r3, [pc, #380]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800353c:	685b      	ldr	r3, [r3, #4]
 800353e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	69db      	ldr	r3, [r3, #28]
 8003546:	021b      	lsls	r3, r3, #8
 8003548:	495b      	ldr	r1, [pc, #364]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800354a:	4313      	orrs	r3, r2
 800354c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d109      	bne.n	8003568 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	4618      	mov	r0, r3
 800355a:	f000 fcdd 	bl	8003f18 <RCC_SetFlashLatencyFromMSIRange>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d001      	beq.n	8003568 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e343      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003568:	f000 fc4a 	bl	8003e00 <HAL_RCC_GetSysClockFreq>
 800356c:	4602      	mov	r2, r0
 800356e:	4b52      	ldr	r3, [pc, #328]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	091b      	lsrs	r3, r3, #4
 8003574:	f003 030f 	and.w	r3, r3, #15
 8003578:	4950      	ldr	r1, [pc, #320]	@ (80036bc <HAL_RCC_OscConfig+0x274>)
 800357a:	5ccb      	ldrb	r3, [r1, r3]
 800357c:	f003 031f 	and.w	r3, r3, #31
 8003580:	fa22 f303 	lsr.w	r3, r2, r3
 8003584:	4a4e      	ldr	r2, [pc, #312]	@ (80036c0 <HAL_RCC_OscConfig+0x278>)
 8003586:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003588:	4b4e      	ldr	r3, [pc, #312]	@ (80036c4 <HAL_RCC_OscConfig+0x27c>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f7fe fdff 	bl	8002190 <HAL_InitTick>
 8003592:	4603      	mov	r3, r0
 8003594:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003596:	7bfb      	ldrb	r3, [r7, #15]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d052      	beq.n	8003642 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800359c:	7bfb      	ldrb	r3, [r7, #15]
 800359e:	e327      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d032      	beq.n	800360e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80035a8:	4b43      	ldr	r3, [pc, #268]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	4a42      	ldr	r2, [pc, #264]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035ae:	f043 0301 	orr.w	r3, r3, #1
 80035b2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80035b4:	f7fe fe3c 	bl	8002230 <HAL_GetTick>
 80035b8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ba:	e008      	b.n	80035ce <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80035bc:	f7fe fe38 	bl	8002230 <HAL_GetTick>
 80035c0:	4602      	mov	r2, r0
 80035c2:	693b      	ldr	r3, [r7, #16]
 80035c4:	1ad3      	subs	r3, r2, r3
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d901      	bls.n	80035ce <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80035ca:	2303      	movs	r3, #3
 80035cc:	e310      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80035ce:	4b3a      	ldr	r3, [pc, #232]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0302 	and.w	r3, r3, #2
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d0f0      	beq.n	80035bc <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035da:	4b37      	ldr	r3, [pc, #220]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4a36      	ldr	r2, [pc, #216]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035e0:	f043 0308 	orr.w	r3, r3, #8
 80035e4:	6013      	str	r3, [r2, #0]
 80035e6:	4b34      	ldr	r3, [pc, #208]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	6a1b      	ldr	r3, [r3, #32]
 80035f2:	4931      	ldr	r1, [pc, #196]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035f4:	4313      	orrs	r3, r2
 80035f6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035f8:	4b2f      	ldr	r3, [pc, #188]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80035fa:	685b      	ldr	r3, [r3, #4]
 80035fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	69db      	ldr	r3, [r3, #28]
 8003604:	021b      	lsls	r3, r3, #8
 8003606:	492c      	ldr	r1, [pc, #176]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003608:	4313      	orrs	r3, r2
 800360a:	604b      	str	r3, [r1, #4]
 800360c:	e01a      	b.n	8003644 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800360e:	4b2a      	ldr	r3, [pc, #168]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4a29      	ldr	r2, [pc, #164]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003614:	f023 0301 	bic.w	r3, r3, #1
 8003618:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800361a:	f7fe fe09 	bl	8002230 <HAL_GetTick>
 800361e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003620:	e008      	b.n	8003634 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003622:	f7fe fe05 	bl	8002230 <HAL_GetTick>
 8003626:	4602      	mov	r2, r0
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	1ad3      	subs	r3, r2, r3
 800362c:	2b02      	cmp	r3, #2
 800362e:	d901      	bls.n	8003634 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003630:	2303      	movs	r3, #3
 8003632:	e2dd      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003634:	4b20      	ldr	r3, [pc, #128]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 0302 	and.w	r3, r3, #2
 800363c:	2b00      	cmp	r3, #0
 800363e:	d1f0      	bne.n	8003622 <HAL_RCC_OscConfig+0x1da>
 8003640:	e000      	b.n	8003644 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003642:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 0301 	and.w	r3, r3, #1
 800364c:	2b00      	cmp	r3, #0
 800364e:	d074      	beq.n	800373a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003650:	69bb      	ldr	r3, [r7, #24]
 8003652:	2b08      	cmp	r3, #8
 8003654:	d005      	beq.n	8003662 <HAL_RCC_OscConfig+0x21a>
 8003656:	69bb      	ldr	r3, [r7, #24]
 8003658:	2b0c      	cmp	r3, #12
 800365a:	d10e      	bne.n	800367a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	2b03      	cmp	r3, #3
 8003660:	d10b      	bne.n	800367a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003662:	4b15      	ldr	r3, [pc, #84]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800366a:	2b00      	cmp	r3, #0
 800366c:	d064      	beq.n	8003738 <HAL_RCC_OscConfig+0x2f0>
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685b      	ldr	r3, [r3, #4]
 8003672:	2b00      	cmp	r3, #0
 8003674:	d160      	bne.n	8003738 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e2ba      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003682:	d106      	bne.n	8003692 <HAL_RCC_OscConfig+0x24a>
 8003684:	4b0c      	ldr	r3, [pc, #48]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	4a0b      	ldr	r2, [pc, #44]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800368a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800368e:	6013      	str	r3, [r2, #0]
 8003690:	e026      	b.n	80036e0 <HAL_RCC_OscConfig+0x298>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	685b      	ldr	r3, [r3, #4]
 8003696:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800369a:	d115      	bne.n	80036c8 <HAL_RCC_OscConfig+0x280>
 800369c:	4b06      	ldr	r3, [pc, #24]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a05      	ldr	r2, [pc, #20]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80036a2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036a6:	6013      	str	r3, [r2, #0]
 80036a8:	4b03      	ldr	r3, [pc, #12]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a02      	ldr	r2, [pc, #8]	@ (80036b8 <HAL_RCC_OscConfig+0x270>)
 80036ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036b2:	6013      	str	r3, [r2, #0]
 80036b4:	e014      	b.n	80036e0 <HAL_RCC_OscConfig+0x298>
 80036b6:	bf00      	nop
 80036b8:	40021000 	.word	0x40021000
 80036bc:	080073e8 	.word	0x080073e8
 80036c0:	20000000 	.word	0x20000000
 80036c4:	20000004 	.word	0x20000004
 80036c8:	4ba0      	ldr	r3, [pc, #640]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	4a9f      	ldr	r2, [pc, #636]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80036ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036d2:	6013      	str	r3, [r2, #0]
 80036d4:	4b9d      	ldr	r3, [pc, #628]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a9c      	ldr	r2, [pc, #624]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80036da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d013      	beq.n	8003710 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036e8:	f7fe fda2 	bl	8002230 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036f0:	f7fe fd9e 	bl	8002230 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b64      	cmp	r3, #100	@ 0x64
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e276      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003702:	4b92      	ldr	r3, [pc, #584]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800370a:	2b00      	cmp	r3, #0
 800370c:	d0f0      	beq.n	80036f0 <HAL_RCC_OscConfig+0x2a8>
 800370e:	e014      	b.n	800373a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003710:	f7fe fd8e 	bl	8002230 <HAL_GetTick>
 8003714:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003716:	e008      	b.n	800372a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003718:	f7fe fd8a 	bl	8002230 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b64      	cmp	r3, #100	@ 0x64
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e262      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800372a:	4b88      	ldr	r3, [pc, #544]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x2d0>
 8003736:	e000      	b.n	800373a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003738:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f003 0302 	and.w	r3, r3, #2
 8003742:	2b00      	cmp	r3, #0
 8003744:	d060      	beq.n	8003808 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003746:	69bb      	ldr	r3, [r7, #24]
 8003748:	2b04      	cmp	r3, #4
 800374a:	d005      	beq.n	8003758 <HAL_RCC_OscConfig+0x310>
 800374c:	69bb      	ldr	r3, [r7, #24]
 800374e:	2b0c      	cmp	r3, #12
 8003750:	d119      	bne.n	8003786 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003752:	697b      	ldr	r3, [r7, #20]
 8003754:	2b02      	cmp	r3, #2
 8003756:	d116      	bne.n	8003786 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003758:	4b7c      	ldr	r3, [pc, #496]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003760:	2b00      	cmp	r3, #0
 8003762:	d005      	beq.n	8003770 <HAL_RCC_OscConfig+0x328>
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	68db      	ldr	r3, [r3, #12]
 8003768:	2b00      	cmp	r3, #0
 800376a:	d101      	bne.n	8003770 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800376c:	2301      	movs	r3, #1
 800376e:	e23f      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003770:	4b76      	ldr	r3, [pc, #472]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
 800377c:	061b      	lsls	r3, r3, #24
 800377e:	4973      	ldr	r1, [pc, #460]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003780:	4313      	orrs	r3, r2
 8003782:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003784:	e040      	b.n	8003808 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	68db      	ldr	r3, [r3, #12]
 800378a:	2b00      	cmp	r3, #0
 800378c:	d023      	beq.n	80037d6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800378e:	4b6f      	ldr	r3, [pc, #444]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a6e      	ldr	r2, [pc, #440]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003794:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003798:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800379a:	f7fe fd49 	bl	8002230 <HAL_GetTick>
 800379e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037a0:	e008      	b.n	80037b4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037a2:	f7fe fd45 	bl	8002230 <HAL_GetTick>
 80037a6:	4602      	mov	r2, r0
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	1ad3      	subs	r3, r2, r3
 80037ac:	2b02      	cmp	r3, #2
 80037ae:	d901      	bls.n	80037b4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80037b0:	2303      	movs	r3, #3
 80037b2:	e21d      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037b4:	4b65      	ldr	r3, [pc, #404]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d0f0      	beq.n	80037a2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c0:	4b62      	ldr	r3, [pc, #392]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	691b      	ldr	r3, [r3, #16]
 80037cc:	061b      	lsls	r3, r3, #24
 80037ce:	495f      	ldr	r1, [pc, #380]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037d0:	4313      	orrs	r3, r2
 80037d2:	604b      	str	r3, [r1, #4]
 80037d4:	e018      	b.n	8003808 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037d6:	4b5d      	ldr	r3, [pc, #372]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a5c      	ldr	r2, [pc, #368]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037dc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80037e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e2:	f7fe fd25 	bl	8002230 <HAL_GetTick>
 80037e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037e8:	e008      	b.n	80037fc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ea:	f7fe fd21 	bl	8002230 <HAL_GetTick>
 80037ee:	4602      	mov	r2, r0
 80037f0:	693b      	ldr	r3, [r7, #16]
 80037f2:	1ad3      	subs	r3, r2, r3
 80037f4:	2b02      	cmp	r3, #2
 80037f6:	d901      	bls.n	80037fc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80037f8:	2303      	movs	r3, #3
 80037fa:	e1f9      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80037fc:	4b53      	ldr	r3, [pc, #332]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003804:	2b00      	cmp	r3, #0
 8003806:	d1f0      	bne.n	80037ea <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f003 0308 	and.w	r3, r3, #8
 8003810:	2b00      	cmp	r3, #0
 8003812:	d03c      	beq.n	800388e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	695b      	ldr	r3, [r3, #20]
 8003818:	2b00      	cmp	r3, #0
 800381a:	d01c      	beq.n	8003856 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381c:	4b4b      	ldr	r3, [pc, #300]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800381e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003822:	4a4a      	ldr	r2, [pc, #296]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003824:	f043 0301 	orr.w	r3, r3, #1
 8003828:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800382c:	f7fe fd00 	bl	8002230 <HAL_GetTick>
 8003830:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003832:	e008      	b.n	8003846 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003834:	f7fe fcfc 	bl	8002230 <HAL_GetTick>
 8003838:	4602      	mov	r2, r0
 800383a:	693b      	ldr	r3, [r7, #16]
 800383c:	1ad3      	subs	r3, r2, r3
 800383e:	2b02      	cmp	r3, #2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e1d4      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003846:	4b41      	ldr	r3, [pc, #260]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003848:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800384c:	f003 0302 	and.w	r3, r3, #2
 8003850:	2b00      	cmp	r3, #0
 8003852:	d0ef      	beq.n	8003834 <HAL_RCC_OscConfig+0x3ec>
 8003854:	e01b      	b.n	800388e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003856:	4b3d      	ldr	r3, [pc, #244]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003858:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800385c:	4a3b      	ldr	r2, [pc, #236]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800385e:	f023 0301 	bic.w	r3, r3, #1
 8003862:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003866:	f7fe fce3 	bl	8002230 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800386c:	e008      	b.n	8003880 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800386e:	f7fe fcdf 	bl	8002230 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	2b02      	cmp	r3, #2
 800387a:	d901      	bls.n	8003880 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800387c:	2303      	movs	r3, #3
 800387e:	e1b7      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003880:	4b32      	ldr	r3, [pc, #200]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003886:	f003 0302 	and.w	r3, r3, #2
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1ef      	bne.n	800386e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f003 0304 	and.w	r3, r3, #4
 8003896:	2b00      	cmp	r3, #0
 8003898:	f000 80a6 	beq.w	80039e8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800389c:	2300      	movs	r3, #0
 800389e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80038a0:	4b2a      	ldr	r3, [pc, #168]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d10d      	bne.n	80038c8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ac:	4b27      	ldr	r3, [pc, #156]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80038ae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038b0:	4a26      	ldr	r2, [pc, #152]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80038b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b6:	6593      	str	r3, [r2, #88]	@ 0x58
 80038b8:	4b24      	ldr	r3, [pc, #144]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 80038ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038c0:	60bb      	str	r3, [r7, #8]
 80038c2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038c4:	2301      	movs	r3, #1
 80038c6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038c8:	4b21      	ldr	r3, [pc, #132]	@ (8003950 <HAL_RCC_OscConfig+0x508>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d118      	bne.n	8003906 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80038d4:	4b1e      	ldr	r3, [pc, #120]	@ (8003950 <HAL_RCC_OscConfig+0x508>)
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a1d      	ldr	r2, [pc, #116]	@ (8003950 <HAL_RCC_OscConfig+0x508>)
 80038da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038de:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038e0:	f7fe fca6 	bl	8002230 <HAL_GetTick>
 80038e4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038e6:	e008      	b.n	80038fa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e8:	f7fe fca2 	bl	8002230 <HAL_GetTick>
 80038ec:	4602      	mov	r2, r0
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	1ad3      	subs	r3, r2, r3
 80038f2:	2b02      	cmp	r3, #2
 80038f4:	d901      	bls.n	80038fa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80038f6:	2303      	movs	r3, #3
 80038f8:	e17a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80038fa:	4b15      	ldr	r3, [pc, #84]	@ (8003950 <HAL_RCC_OscConfig+0x508>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003902:	2b00      	cmp	r3, #0
 8003904:	d0f0      	beq.n	80038e8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d108      	bne.n	8003920 <HAL_RCC_OscConfig+0x4d8>
 800390e:	4b0f      	ldr	r3, [pc, #60]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003910:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003914:	4a0d      	ldr	r2, [pc, #52]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003916:	f043 0301 	orr.w	r3, r3, #1
 800391a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800391e:	e029      	b.n	8003974 <HAL_RCC_OscConfig+0x52c>
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	2b05      	cmp	r3, #5
 8003926:	d115      	bne.n	8003954 <HAL_RCC_OscConfig+0x50c>
 8003928:	4b08      	ldr	r3, [pc, #32]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800392a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800392e:	4a07      	ldr	r2, [pc, #28]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003930:	f043 0304 	orr.w	r3, r3, #4
 8003934:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003938:	4b04      	ldr	r3, [pc, #16]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 800393a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800393e:	4a03      	ldr	r2, [pc, #12]	@ (800394c <HAL_RCC_OscConfig+0x504>)
 8003940:	f043 0301 	orr.w	r3, r3, #1
 8003944:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003948:	e014      	b.n	8003974 <HAL_RCC_OscConfig+0x52c>
 800394a:	bf00      	nop
 800394c:	40021000 	.word	0x40021000
 8003950:	40007000 	.word	0x40007000
 8003954:	4b9c      	ldr	r3, [pc, #624]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003956:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800395a:	4a9b      	ldr	r2, [pc, #620]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 800395c:	f023 0301 	bic.w	r3, r3, #1
 8003960:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003964:	4b98      	ldr	r3, [pc, #608]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003966:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800396a:	4a97      	ldr	r2, [pc, #604]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 800396c:	f023 0304 	bic.w	r3, r3, #4
 8003970:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	2b00      	cmp	r3, #0
 800397a:	d016      	beq.n	80039aa <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800397c:	f7fe fc58 	bl	8002230 <HAL_GetTick>
 8003980:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003982:	e00a      	b.n	800399a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003984:	f7fe fc54 	bl	8002230 <HAL_GetTick>
 8003988:	4602      	mov	r2, r0
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	1ad3      	subs	r3, r2, r3
 800398e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003992:	4293      	cmp	r3, r2
 8003994:	d901      	bls.n	800399a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003996:	2303      	movs	r3, #3
 8003998:	e12a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800399a:	4b8b      	ldr	r3, [pc, #556]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 800399c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039a0:	f003 0302 	and.w	r3, r3, #2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d0ed      	beq.n	8003984 <HAL_RCC_OscConfig+0x53c>
 80039a8:	e015      	b.n	80039d6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039aa:	f7fe fc41 	bl	8002230 <HAL_GetTick>
 80039ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039b0:	e00a      	b.n	80039c8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80039b2:	f7fe fc3d 	bl	8002230 <HAL_GetTick>
 80039b6:	4602      	mov	r2, r0
 80039b8:	693b      	ldr	r3, [r7, #16]
 80039ba:	1ad3      	subs	r3, r2, r3
 80039bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d901      	bls.n	80039c8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80039c4:	2303      	movs	r3, #3
 80039c6:	e113      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80039c8:	4b7f      	ldr	r3, [pc, #508]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 80039ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1ed      	bne.n	80039b2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80039d6:	7ffb      	ldrb	r3, [r7, #31]
 80039d8:	2b01      	cmp	r3, #1
 80039da:	d105      	bne.n	80039e8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039dc:	4b7a      	ldr	r3, [pc, #488]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 80039de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e0:	4a79      	ldr	r2, [pc, #484]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 80039e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039e6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	f000 80fe 	beq.w	8003bee <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	f040 80d0 	bne.w	8003b9c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80039fc:	4b72      	ldr	r3, [pc, #456]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	f003 0203 	and.w	r2, r3, #3
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a0c:	429a      	cmp	r2, r3
 8003a0e:	d130      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a1a:	3b01      	subs	r3, #1
 8003a1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d127      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003a2e:	429a      	cmp	r2, r3
 8003a30:	d11f      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a32:	697b      	ldr	r3, [r7, #20]
 8003a34:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a3c:	2a07      	cmp	r2, #7
 8003a3e:	bf14      	ite	ne
 8003a40:	2201      	movne	r2, #1
 8003a42:	2200      	moveq	r2, #0
 8003a44:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d113      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a54:	085b      	lsrs	r3, r3, #1
 8003a56:	3b01      	subs	r3, #1
 8003a58:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8003a5a:	429a      	cmp	r2, r3
 8003a5c:	d109      	bne.n	8003a72 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a68:	085b      	lsrs	r3, r3, #1
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d06e      	beq.n	8003b50 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a72:	69bb      	ldr	r3, [r7, #24]
 8003a74:	2b0c      	cmp	r3, #12
 8003a76:	d069      	beq.n	8003b4c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003a78:	4b53      	ldr	r3, [pc, #332]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d105      	bne.n	8003a90 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003a84:	4b50      	ldr	r3, [pc, #320]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e0ad      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003a94:	4b4c      	ldr	r3, [pc, #304]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4a4b      	ldr	r2, [pc, #300]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003a9a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a9e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003aa0:	f7fe fbc6 	bl	8002230 <HAL_GetTick>
 8003aa4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aa6:	e008      	b.n	8003aba <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003aa8:	f7fe fbc2 	bl	8002230 <HAL_GetTick>
 8003aac:	4602      	mov	r2, r0
 8003aae:	693b      	ldr	r3, [r7, #16]
 8003ab0:	1ad3      	subs	r3, r2, r3
 8003ab2:	2b02      	cmp	r3, #2
 8003ab4:	d901      	bls.n	8003aba <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8003ab6:	2303      	movs	r3, #3
 8003ab8:	e09a      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003aba:	4b43      	ldr	r3, [pc, #268]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d1f0      	bne.n	8003aa8 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ac6:	4b40      	ldr	r3, [pc, #256]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	4b40      	ldr	r3, [pc, #256]	@ (8003bcc <HAL_RCC_OscConfig+0x784>)
 8003acc:	4013      	ands	r3, r2
 8003ace:	687a      	ldr	r2, [r7, #4]
 8003ad0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003ad2:	687a      	ldr	r2, [r7, #4]
 8003ad4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003ad6:	3a01      	subs	r2, #1
 8003ad8:	0112      	lsls	r2, r2, #4
 8003ada:	4311      	orrs	r1, r2
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003ae0:	0212      	lsls	r2, r2, #8
 8003ae2:	4311      	orrs	r1, r2
 8003ae4:	687a      	ldr	r2, [r7, #4]
 8003ae6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ae8:	0852      	lsrs	r2, r2, #1
 8003aea:	3a01      	subs	r2, #1
 8003aec:	0552      	lsls	r2, r2, #21
 8003aee:	4311      	orrs	r1, r2
 8003af0:	687a      	ldr	r2, [r7, #4]
 8003af2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003af4:	0852      	lsrs	r2, r2, #1
 8003af6:	3a01      	subs	r2, #1
 8003af8:	0652      	lsls	r2, r2, #25
 8003afa:	4311      	orrs	r1, r2
 8003afc:	687a      	ldr	r2, [r7, #4]
 8003afe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003b00:	0912      	lsrs	r2, r2, #4
 8003b02:	0452      	lsls	r2, r2, #17
 8003b04:	430a      	orrs	r2, r1
 8003b06:	4930      	ldr	r1, [pc, #192]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b08:	4313      	orrs	r3, r2
 8003b0a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003b0c:	4b2e      	ldr	r3, [pc, #184]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a2d      	ldr	r2, [pc, #180]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b12:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b16:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b18:	4b2b      	ldr	r3, [pc, #172]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b1a:	68db      	ldr	r3, [r3, #12]
 8003b1c:	4a2a      	ldr	r2, [pc, #168]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b22:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003b24:	f7fe fb84 	bl	8002230 <HAL_GetTick>
 8003b28:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b2a:	e008      	b.n	8003b3e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b2c:	f7fe fb80 	bl	8002230 <HAL_GetTick>
 8003b30:	4602      	mov	r2, r0
 8003b32:	693b      	ldr	r3, [r7, #16]
 8003b34:	1ad3      	subs	r3, r2, r3
 8003b36:	2b02      	cmp	r3, #2
 8003b38:	d901      	bls.n	8003b3e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	e058      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b3e:	4b22      	ldr	r3, [pc, #136]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d0f0      	beq.n	8003b2c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b4a:	e050      	b.n	8003bee <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e04f      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b50:	4b1d      	ldr	r3, [pc, #116]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d148      	bne.n	8003bee <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	4a19      	ldr	r2, [pc, #100]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b62:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003b68:	4b17      	ldr	r3, [pc, #92]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b6a:	68db      	ldr	r3, [r3, #12]
 8003b6c:	4a16      	ldr	r2, [pc, #88]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003b72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b74:	f7fe fb5c 	bl	8002230 <HAL_GetTick>
 8003b78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b7a:	e008      	b.n	8003b8e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003b7c:	f7fe fb58 	bl	8002230 <HAL_GetTick>
 8003b80:	4602      	mov	r2, r0
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	1ad3      	subs	r3, r2, r3
 8003b86:	2b02      	cmp	r3, #2
 8003b88:	d901      	bls.n	8003b8e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003b8a:	2303      	movs	r3, #3
 8003b8c:	e030      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003b8e:	4b0e      	ldr	r3, [pc, #56]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0f0      	beq.n	8003b7c <HAL_RCC_OscConfig+0x734>
 8003b9a:	e028      	b.n	8003bee <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003b9c:	69bb      	ldr	r3, [r7, #24]
 8003b9e:	2b0c      	cmp	r3, #12
 8003ba0:	d023      	beq.n	8003bea <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ba2:	4b09      	ldr	r3, [pc, #36]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	4a08      	ldr	r2, [pc, #32]	@ (8003bc8 <HAL_RCC_OscConfig+0x780>)
 8003ba8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bae:	f7fe fb3f 	bl	8002230 <HAL_GetTick>
 8003bb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bb4:	e00c      	b.n	8003bd0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bb6:	f7fe fb3b 	bl	8002230 <HAL_GetTick>
 8003bba:	4602      	mov	r2, r0
 8003bbc:	693b      	ldr	r3, [r7, #16]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	2b02      	cmp	r3, #2
 8003bc2:	d905      	bls.n	8003bd0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8003bc4:	2303      	movs	r3, #3
 8003bc6:	e013      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
 8003bc8:	40021000 	.word	0x40021000
 8003bcc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bd0:	4b09      	ldr	r3, [pc, #36]	@ (8003bf8 <HAL_RCC_OscConfig+0x7b0>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1ec      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003bdc:	4b06      	ldr	r3, [pc, #24]	@ (8003bf8 <HAL_RCC_OscConfig+0x7b0>)
 8003bde:	68da      	ldr	r2, [r3, #12]
 8003be0:	4905      	ldr	r1, [pc, #20]	@ (8003bf8 <HAL_RCC_OscConfig+0x7b0>)
 8003be2:	4b06      	ldr	r3, [pc, #24]	@ (8003bfc <HAL_RCC_OscConfig+0x7b4>)
 8003be4:	4013      	ands	r3, r2
 8003be6:	60cb      	str	r3, [r1, #12]
 8003be8:	e001      	b.n	8003bee <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003bea:	2301      	movs	r3, #1
 8003bec:	e000      	b.n	8003bf0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8003bee:	2300      	movs	r3, #0
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3720      	adds	r7, #32
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40021000 	.word	0x40021000
 8003bfc:	feeefffc 	.word	0xfeeefffc

08003c00 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	b084      	sub	sp, #16
 8003c04:	af00      	add	r7, sp, #0
 8003c06:	6078      	str	r0, [r7, #4]
 8003c08:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d101      	bne.n	8003c14 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c10:	2301      	movs	r3, #1
 8003c12:	e0e7      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c14:	4b75      	ldr	r3, [pc, #468]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f003 0307 	and.w	r3, r3, #7
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d910      	bls.n	8003c44 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c22:	4b72      	ldr	r3, [pc, #456]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f023 0207 	bic.w	r2, r3, #7
 8003c2a:	4970      	ldr	r1, [pc, #448]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003c2c:	683b      	ldr	r3, [r7, #0]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c32:	4b6e      	ldr	r3, [pc, #440]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	f003 0307 	and.w	r3, r3, #7
 8003c3a:	683a      	ldr	r2, [r7, #0]
 8003c3c:	429a      	cmp	r2, r3
 8003c3e:	d001      	beq.n	8003c44 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e0cf      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f003 0302 	and.w	r3, r3, #2
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d010      	beq.n	8003c72 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	689a      	ldr	r2, [r3, #8]
 8003c54:	4b66      	ldr	r3, [pc, #408]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c56:	689b      	ldr	r3, [r3, #8]
 8003c58:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	d908      	bls.n	8003c72 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c60:	4b63      	ldr	r3, [pc, #396]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c62:	689b      	ldr	r3, [r3, #8]
 8003c64:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	689b      	ldr	r3, [r3, #8]
 8003c6c:	4960      	ldr	r1, [pc, #384]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c6e:	4313      	orrs	r3, r2
 8003c70:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d04c      	beq.n	8003d18 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	685b      	ldr	r3, [r3, #4]
 8003c82:	2b03      	cmp	r3, #3
 8003c84:	d107      	bne.n	8003c96 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c86:	4b5a      	ldr	r3, [pc, #360]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d121      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003c92:	2301      	movs	r3, #1
 8003c94:	e0a6      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	2b02      	cmp	r3, #2
 8003c9c:	d107      	bne.n	8003cae <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c9e:	4b54      	ldr	r3, [pc, #336]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d115      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003caa:	2301      	movs	r3, #1
 8003cac:	e09a      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d107      	bne.n	8003cc6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003cb6:	4b4e      	ldr	r3, [pc, #312]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d109      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e08e      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003cc6:	4b4a      	ldr	r3, [pc, #296]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d101      	bne.n	8003cd6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003cd2:	2301      	movs	r3, #1
 8003cd4:	e086      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003cd6:	4b46      	ldr	r3, [pc, #280]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003cd8:	689b      	ldr	r3, [r3, #8]
 8003cda:	f023 0203 	bic.w	r2, r3, #3
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	4943      	ldr	r1, [pc, #268]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ce8:	f7fe faa2 	bl	8002230 <HAL_GetTick>
 8003cec:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003cee:	e00a      	b.n	8003d06 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003cf0:	f7fe fa9e 	bl	8002230 <HAL_GetTick>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d901      	bls.n	8003d06 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003d02:	2303      	movs	r3, #3
 8003d04:	e06e      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d06:	4b3a      	ldr	r3, [pc, #232]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d08:	689b      	ldr	r3, [r3, #8]
 8003d0a:	f003 020c 	and.w	r2, r3, #12
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	685b      	ldr	r3, [r3, #4]
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	429a      	cmp	r2, r3
 8003d16:	d1eb      	bne.n	8003cf0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0302 	and.w	r3, r3, #2
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d010      	beq.n	8003d46 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689a      	ldr	r2, [r3, #8]
 8003d28:	4b31      	ldr	r3, [pc, #196]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d2a:	689b      	ldr	r3, [r3, #8]
 8003d2c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d208      	bcs.n	8003d46 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d34:	4b2e      	ldr	r3, [pc, #184]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d36:	689b      	ldr	r3, [r3, #8]
 8003d38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	492b      	ldr	r1, [pc, #172]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d42:	4313      	orrs	r3, r2
 8003d44:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d46:	4b29      	ldr	r3, [pc, #164]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0307 	and.w	r3, r3, #7
 8003d4e:	683a      	ldr	r2, [r7, #0]
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d210      	bcs.n	8003d76 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d54:	4b25      	ldr	r3, [pc, #148]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	f023 0207 	bic.w	r2, r3, #7
 8003d5c:	4923      	ldr	r1, [pc, #140]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d64:	4b21      	ldr	r3, [pc, #132]	@ (8003dec <HAL_RCC_ClockConfig+0x1ec>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	f003 0307 	and.w	r3, r3, #7
 8003d6c:	683a      	ldr	r2, [r7, #0]
 8003d6e:	429a      	cmp	r2, r3
 8003d70:	d001      	beq.n	8003d76 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e036      	b.n	8003de4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0304 	and.w	r3, r3, #4
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d008      	beq.n	8003d94 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d82:	4b1b      	ldr	r3, [pc, #108]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	4918      	ldr	r1, [pc, #96]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d009      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003da0:	4b13      	ldr	r3, [pc, #76]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	691b      	ldr	r3, [r3, #16]
 8003dac:	00db      	lsls	r3, r3, #3
 8003dae:	4910      	ldr	r1, [pc, #64]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003db0:	4313      	orrs	r3, r2
 8003db2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003db4:	f000 f824 	bl	8003e00 <HAL_RCC_GetSysClockFreq>
 8003db8:	4602      	mov	r2, r0
 8003dba:	4b0d      	ldr	r3, [pc, #52]	@ (8003df0 <HAL_RCC_ClockConfig+0x1f0>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	f003 030f 	and.w	r3, r3, #15
 8003dc4:	490b      	ldr	r1, [pc, #44]	@ (8003df4 <HAL_RCC_ClockConfig+0x1f4>)
 8003dc6:	5ccb      	ldrb	r3, [r1, r3]
 8003dc8:	f003 031f 	and.w	r3, r3, #31
 8003dcc:	fa22 f303 	lsr.w	r3, r2, r3
 8003dd0:	4a09      	ldr	r2, [pc, #36]	@ (8003df8 <HAL_RCC_ClockConfig+0x1f8>)
 8003dd2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003dd4:	4b09      	ldr	r3, [pc, #36]	@ (8003dfc <HAL_RCC_ClockConfig+0x1fc>)
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	4618      	mov	r0, r3
 8003dda:	f7fe f9d9 	bl	8002190 <HAL_InitTick>
 8003dde:	4603      	mov	r3, r0
 8003de0:	72fb      	strb	r3, [r7, #11]

  return status;
 8003de2:	7afb      	ldrb	r3, [r7, #11]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	40022000 	.word	0x40022000
 8003df0:	40021000 	.word	0x40021000
 8003df4:	080073e8 	.word	0x080073e8
 8003df8:	20000000 	.word	0x20000000
 8003dfc:	20000004 	.word	0x20000004

08003e00 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003e06:	2300      	movs	r3, #0
 8003e08:	61fb      	str	r3, [r7, #28]
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003e0e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f003 030c 	and.w	r3, r3, #12
 8003e16:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003e18:	4b3b      	ldr	r3, [pc, #236]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e1a:	68db      	ldr	r3, [r3, #12]
 8003e1c:	f003 0303 	and.w	r3, r3, #3
 8003e20:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d005      	beq.n	8003e34 <HAL_RCC_GetSysClockFreq+0x34>
 8003e28:	693b      	ldr	r3, [r7, #16]
 8003e2a:	2b0c      	cmp	r3, #12
 8003e2c:	d121      	bne.n	8003e72 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	2b01      	cmp	r3, #1
 8003e32:	d11e      	bne.n	8003e72 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003e34:	4b34      	ldr	r3, [pc, #208]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0308 	and.w	r3, r3, #8
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d107      	bne.n	8003e50 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003e40:	4b31      	ldr	r3, [pc, #196]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003e46:	0a1b      	lsrs	r3, r3, #8
 8003e48:	f003 030f 	and.w	r3, r3, #15
 8003e4c:	61fb      	str	r3, [r7, #28]
 8003e4e:	e005      	b.n	8003e5c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003e50:	4b2d      	ldr	r3, [pc, #180]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	091b      	lsrs	r3, r3, #4
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8003f0c <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e64:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e66:	693b      	ldr	r3, [r7, #16]
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d10d      	bne.n	8003e88 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e6c:	69fb      	ldr	r3, [r7, #28]
 8003e6e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e70:	e00a      	b.n	8003e88 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	2b04      	cmp	r3, #4
 8003e76:	d102      	bne.n	8003e7e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e78:	4b25      	ldr	r3, [pc, #148]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003e7a:	61bb      	str	r3, [r7, #24]
 8003e7c:	e004      	b.n	8003e88 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e7e:	693b      	ldr	r3, [r7, #16]
 8003e80:	2b08      	cmp	r3, #8
 8003e82:	d101      	bne.n	8003e88 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e84:	4b23      	ldr	r3, [pc, #140]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e86:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e88:	693b      	ldr	r3, [r7, #16]
 8003e8a:	2b0c      	cmp	r3, #12
 8003e8c:	d134      	bne.n	8003ef8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e8e:	4b1e      	ldr	r3, [pc, #120]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	f003 0303 	and.w	r3, r3, #3
 8003e96:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e98:	68bb      	ldr	r3, [r7, #8]
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d003      	beq.n	8003ea6 <HAL_RCC_GetSysClockFreq+0xa6>
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d003      	beq.n	8003eac <HAL_RCC_GetSysClockFreq+0xac>
 8003ea4:	e005      	b.n	8003eb2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003ea6:	4b1a      	ldr	r3, [pc, #104]	@ (8003f10 <HAL_RCC_GetSysClockFreq+0x110>)
 8003ea8:	617b      	str	r3, [r7, #20]
      break;
 8003eaa:	e005      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003eac:	4b19      	ldr	r3, [pc, #100]	@ (8003f14 <HAL_RCC_GetSysClockFreq+0x114>)
 8003eae:	617b      	str	r3, [r7, #20]
      break;
 8003eb0:	e002      	b.n	8003eb8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	617b      	str	r3, [r7, #20]
      break;
 8003eb6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003eb8:	4b13      	ldr	r3, [pc, #76]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	091b      	lsrs	r3, r3, #4
 8003ebe:	f003 0307 	and.w	r3, r3, #7
 8003ec2:	3301      	adds	r3, #1
 8003ec4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ec6:	4b10      	ldr	r3, [pc, #64]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	0a1b      	lsrs	r3, r3, #8
 8003ecc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ed0:	697a      	ldr	r2, [r7, #20]
 8003ed2:	fb03 f202 	mul.w	r2, r3, r2
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003edc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003ede:	4b0a      	ldr	r3, [pc, #40]	@ (8003f08 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ee0:	68db      	ldr	r3, [r3, #12]
 8003ee2:	0e5b      	lsrs	r3, r3, #25
 8003ee4:	f003 0303 	and.w	r3, r3, #3
 8003ee8:	3301      	adds	r3, #1
 8003eea:	005b      	lsls	r3, r3, #1
 8003eec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003eee:	697a      	ldr	r2, [r7, #20]
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ef6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ef8:	69bb      	ldr	r3, [r7, #24]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3724      	adds	r7, #36	@ 0x24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f04:	4770      	bx	lr
 8003f06:	bf00      	nop
 8003f08:	40021000 	.word	0x40021000
 8003f0c:	080073f8 	.word	0x080073f8
 8003f10:	00f42400 	.word	0x00f42400
 8003f14:	007a1200 	.word	0x007a1200

08003f18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f20:	2300      	movs	r3, #0
 8003f22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f24:	4b2a      	ldr	r3, [pc, #168]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d003      	beq.n	8003f38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f30:	f7ff fa26 	bl	8003380 <HAL_PWREx_GetVoltageRange>
 8003f34:	6178      	str	r0, [r7, #20]
 8003f36:	e014      	b.n	8003f62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f38:	4b25      	ldr	r3, [pc, #148]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f3c:	4a24      	ldr	r2, [pc, #144]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f3e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f42:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f44:	4b22      	ldr	r3, [pc, #136]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f4c:	60fb      	str	r3, [r7, #12]
 8003f4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f50:	f7ff fa16 	bl	8003380 <HAL_PWREx_GetVoltageRange>
 8003f54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f56:	4b1e      	ldr	r3, [pc, #120]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f5a:	4a1d      	ldr	r2, [pc, #116]	@ (8003fd0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003f5c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f60:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f62:	697b      	ldr	r3, [r7, #20]
 8003f64:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f68:	d10b      	bne.n	8003f82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2b80      	cmp	r3, #128	@ 0x80
 8003f6e:	d919      	bls.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f74:	d902      	bls.n	8003f7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f76:	2302      	movs	r3, #2
 8003f78:	613b      	str	r3, [r7, #16]
 8003f7a:	e013      	b.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	613b      	str	r3, [r7, #16]
 8003f80:	e010      	b.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b80      	cmp	r3, #128	@ 0x80
 8003f86:	d902      	bls.n	8003f8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003f88:	2303      	movs	r3, #3
 8003f8a:	613b      	str	r3, [r7, #16]
 8003f8c:	e00a      	b.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	2b80      	cmp	r3, #128	@ 0x80
 8003f92:	d102      	bne.n	8003f9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f94:	2302      	movs	r3, #2
 8003f96:	613b      	str	r3, [r7, #16]
 8003f98:	e004      	b.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	2b70      	cmp	r3, #112	@ 0x70
 8003f9e:	d101      	bne.n	8003fa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f023 0207 	bic.w	r2, r3, #7
 8003fac:	4909      	ldr	r1, [pc, #36]	@ (8003fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fb4:	4b07      	ldr	r3, [pc, #28]	@ (8003fd4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f003 0307 	and.w	r3, r3, #7
 8003fbc:	693a      	ldr	r2, [r7, #16]
 8003fbe:	429a      	cmp	r2, r3
 8003fc0:	d001      	beq.n	8003fc6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003fc2:	2301      	movs	r3, #1
 8003fc4:	e000      	b.n	8003fc8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003fc6:	2300      	movs	r3, #0
}
 8003fc8:	4618      	mov	r0, r3
 8003fca:	3718      	adds	r7, #24
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	40022000 	.word	0x40022000

08003fd8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b086      	sub	sp, #24
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d041      	beq.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ff8:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003ffc:	d02a      	beq.n	8004054 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8003ffe:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8004002:	d824      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004004:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004008:	d008      	beq.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x44>
 800400a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800400e:	d81e      	bhi.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004010:	2b00      	cmp	r3, #0
 8004012:	d00a      	beq.n	800402a <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004014:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004018:	d010      	beq.n	800403c <HAL_RCCEx_PeriphCLKConfig+0x64>
 800401a:	e018      	b.n	800404e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800401c:	4b86      	ldr	r3, [pc, #536]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800401e:	68db      	ldr	r3, [r3, #12]
 8004020:	4a85      	ldr	r2, [pc, #532]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004022:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004026:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004028:	e015      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	3304      	adds	r3, #4
 800402e:	2100      	movs	r1, #0
 8004030:	4618      	mov	r0, r3
 8004032:	f000 fabb 	bl	80045ac <RCCEx_PLLSAI1_Config>
 8004036:	4603      	mov	r3, r0
 8004038:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800403a:	e00c      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	3320      	adds	r3, #32
 8004040:	2100      	movs	r1, #0
 8004042:	4618      	mov	r0, r3
 8004044:	f000 fba6 	bl	8004794 <RCCEx_PLLSAI2_Config>
 8004048:	4603      	mov	r3, r0
 800404a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800404c:	e003      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	74fb      	strb	r3, [r7, #19]
      break;
 8004052:	e000      	b.n	8004056 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004054:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004056:	7cfb      	ldrb	r3, [r7, #19]
 8004058:	2b00      	cmp	r3, #0
 800405a:	d10b      	bne.n	8004074 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800405c:	4b76      	ldr	r3, [pc, #472]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800405e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004062:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800406a:	4973      	ldr	r1, [pc, #460]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800406c:	4313      	orrs	r3, r2
 800406e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004072:	e001      	b.n	8004078 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004074:	7cfb      	ldrb	r3, [r7, #19]
 8004076:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004080:	2b00      	cmp	r3, #0
 8004082:	d041      	beq.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004088:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800408c:	d02a      	beq.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800408e:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004092:	d824      	bhi.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004094:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004098:	d008      	beq.n	80040ac <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800409a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800409e:	d81e      	bhi.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x106>
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00a      	beq.n	80040ba <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80040a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040a8:	d010      	beq.n	80040cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80040aa:	e018      	b.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040ac:	4b62      	ldr	r3, [pc, #392]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	4a61      	ldr	r2, [pc, #388]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040b6:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040b8:	e015      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	3304      	adds	r3, #4
 80040be:	2100      	movs	r1, #0
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 fa73 	bl	80045ac <RCCEx_PLLSAI1_Config>
 80040c6:	4603      	mov	r3, r0
 80040c8:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040ca:	e00c      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	3320      	adds	r3, #32
 80040d0:	2100      	movs	r1, #0
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fb5e 	bl	8004794 <RCCEx_PLLSAI2_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80040dc:	e003      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	74fb      	strb	r3, [r7, #19]
      break;
 80040e2:	e000      	b.n	80040e6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80040e4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80040e6:	7cfb      	ldrb	r3, [r7, #19]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10b      	bne.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80040ec:	4b52      	ldr	r3, [pc, #328]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040f2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80040fa:	494f      	ldr	r1, [pc, #316]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80040fc:	4313      	orrs	r3, r2
 80040fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004102:	e001      	b.n	8004108 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004104:	7cfb      	ldrb	r3, [r7, #19]
 8004106:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004110:	2b00      	cmp	r3, #0
 8004112:	f000 80a0 	beq.w	8004256 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004116:	2300      	movs	r3, #0
 8004118:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800411a:	4b47      	ldr	r3, [pc, #284]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800411c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800411e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d101      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004126:	2301      	movs	r3, #1
 8004128:	e000      	b.n	800412c <HAL_RCCEx_PeriphCLKConfig+0x154>
 800412a:	2300      	movs	r3, #0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d00d      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004130:	4b41      	ldr	r3, [pc, #260]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	4a40      	ldr	r2, [pc, #256]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004136:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800413a:	6593      	str	r3, [r2, #88]	@ 0x58
 800413c:	4b3e      	ldr	r3, [pc, #248]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800413e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004140:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004144:	60bb      	str	r3, [r7, #8]
 8004146:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004148:	2301      	movs	r3, #1
 800414a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800414c:	4b3b      	ldr	r3, [pc, #236]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a3a      	ldr	r2, [pc, #232]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004152:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004156:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004158:	f7fe f86a 	bl	8002230 <HAL_GetTick>
 800415c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800415e:	e009      	b.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004160:	f7fe f866 	bl	8002230 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d902      	bls.n	8004174 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	74fb      	strb	r3, [r7, #19]
        break;
 8004172:	e005      	b.n	8004180 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004174:	4b31      	ldr	r3, [pc, #196]	@ (800423c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800417c:	2b00      	cmp	r3, #0
 800417e:	d0ef      	beq.n	8004160 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004180:	7cfb      	ldrb	r3, [r7, #19]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d15c      	bne.n	8004240 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004186:	4b2c      	ldr	r3, [pc, #176]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004188:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800418c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004190:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004192:	697b      	ldr	r3, [r7, #20]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d01f      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800419e:	697a      	ldr	r2, [r7, #20]
 80041a0:	429a      	cmp	r2, r3
 80041a2:	d019      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80041a4:	4b24      	ldr	r3, [pc, #144]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041aa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041ae:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80041b0:	4b21      	ldr	r3, [pc, #132]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041b6:	4a20      	ldr	r2, [pc, #128]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041bc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80041c0:	4b1d      	ldr	r3, [pc, #116]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80041c6:	4a1c      	ldr	r2, [pc, #112]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80041cc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80041d0:	4a19      	ldr	r2, [pc, #100]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80041d2:	697b      	ldr	r3, [r7, #20]
 80041d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f003 0301 	and.w	r3, r3, #1
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d016      	beq.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041e2:	f7fe f825 	bl	8002230 <HAL_GetTick>
 80041e6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041e8:	e00b      	b.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041ea:	f7fe f821 	bl	8002230 <HAL_GetTick>
 80041ee:	4602      	mov	r2, r0
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	1ad3      	subs	r3, r2, r3
 80041f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80041f8:	4293      	cmp	r3, r2
 80041fa:	d902      	bls.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80041fc:	2303      	movs	r3, #3
 80041fe:	74fb      	strb	r3, [r7, #19]
            break;
 8004200:	e006      	b.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004202:	4b0d      	ldr	r3, [pc, #52]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004204:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004208:	f003 0302 	and.w	r3, r3, #2
 800420c:	2b00      	cmp	r3, #0
 800420e:	d0ec      	beq.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004210:	7cfb      	ldrb	r3, [r7, #19]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d10c      	bne.n	8004230 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004216:	4b08      	ldr	r3, [pc, #32]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004218:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800421c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004226:	4904      	ldr	r1, [pc, #16]	@ (8004238 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004228:	4313      	orrs	r3, r2
 800422a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800422e:	e009      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004230:	7cfb      	ldrb	r3, [r7, #19]
 8004232:	74bb      	strb	r3, [r7, #18]
 8004234:	e006      	b.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004236:	bf00      	nop
 8004238:	40021000 	.word	0x40021000
 800423c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004240:	7cfb      	ldrb	r3, [r7, #19]
 8004242:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004244:	7c7b      	ldrb	r3, [r7, #17]
 8004246:	2b01      	cmp	r3, #1
 8004248:	d105      	bne.n	8004256 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800424a:	4b9e      	ldr	r3, [pc, #632]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800424c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800424e:	4a9d      	ldr	r2, [pc, #628]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004250:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004254:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	2b00      	cmp	r3, #0
 8004260:	d00a      	beq.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004262:	4b98      	ldr	r3, [pc, #608]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004264:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004268:	f023 0203 	bic.w	r2, r3, #3
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004270:	4994      	ldr	r1, [pc, #592]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004272:	4313      	orrs	r3, r2
 8004274:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f003 0302 	and.w	r3, r3, #2
 8004280:	2b00      	cmp	r3, #0
 8004282:	d00a      	beq.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004284:	4b8f      	ldr	r3, [pc, #572]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004286:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800428a:	f023 020c 	bic.w	r2, r3, #12
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004292:	498c      	ldr	r1, [pc, #560]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004294:	4313      	orrs	r3, r2
 8004296:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f003 0304 	and.w	r3, r3, #4
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d00a      	beq.n	80042bc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80042a6:	4b87      	ldr	r3, [pc, #540]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042b4:	4983      	ldr	r1, [pc, #524]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042b6:	4313      	orrs	r3, r2
 80042b8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f003 0308 	and.w	r3, r3, #8
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d00a      	beq.n	80042de <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80042c8:	4b7e      	ldr	r3, [pc, #504]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042ce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042d6:	497b      	ldr	r1, [pc, #492]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0310 	and.w	r3, r3, #16
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80042ea:	4b76      	ldr	r3, [pc, #472]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042f0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f8:	4972      	ldr	r1, [pc, #456]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80042fa:	4313      	orrs	r3, r2
 80042fc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	f003 0320 	and.w	r3, r3, #32
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00a      	beq.n	8004322 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800430c:	4b6d      	ldr	r3, [pc, #436]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800430e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004312:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800431a:	496a      	ldr	r1, [pc, #424]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800432a:	2b00      	cmp	r3, #0
 800432c:	d00a      	beq.n	8004344 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800432e:	4b65      	ldr	r3, [pc, #404]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004330:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004334:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800433c:	4961      	ldr	r1, [pc, #388]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800433e:	4313      	orrs	r3, r2
 8004340:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800434c:	2b00      	cmp	r3, #0
 800434e:	d00a      	beq.n	8004366 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004350:	4b5c      	ldr	r3, [pc, #368]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004352:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004356:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800435e:	4959      	ldr	r1, [pc, #356]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004360:	4313      	orrs	r3, r2
 8004362:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800436e:	2b00      	cmp	r3, #0
 8004370:	d00a      	beq.n	8004388 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004372:	4b54      	ldr	r3, [pc, #336]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004378:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004380:	4950      	ldr	r1, [pc, #320]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004382:	4313      	orrs	r3, r2
 8004384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00a      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004394:	4b4b      	ldr	r3, [pc, #300]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800439a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043a2:	4948      	ldr	r1, [pc, #288]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043a4:	4313      	orrs	r3, r2
 80043a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d00a      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80043b6:	4b43      	ldr	r3, [pc, #268]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043bc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c4:	493f      	ldr	r1, [pc, #252]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043c6:	4313      	orrs	r3, r2
 80043c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d028      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80043d8:	4b3a      	ldr	r3, [pc, #232]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043de:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043e6:	4937      	ldr	r1, [pc, #220]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043e8:	4313      	orrs	r3, r2
 80043ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043f2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80043f6:	d106      	bne.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80043f8:	4b32      	ldr	r3, [pc, #200]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fa:	68db      	ldr	r3, [r3, #12]
 80043fc:	4a31      	ldr	r2, [pc, #196]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80043fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004402:	60d3      	str	r3, [r2, #12]
 8004404:	e011      	b.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800440a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800440e:	d10c      	bne.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	3304      	adds	r3, #4
 8004414:	2101      	movs	r1, #1
 8004416:	4618      	mov	r0, r3
 8004418:	f000 f8c8 	bl	80045ac <RCCEx_PLLSAI1_Config>
 800441c:	4603      	mov	r3, r0
 800441e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004420:	7cfb      	ldrb	r3, [r7, #19]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d001      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8004426:	7cfb      	ldrb	r3, [r7, #19]
 8004428:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004432:	2b00      	cmp	r3, #0
 8004434:	d028      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004436:	4b23      	ldr	r3, [pc, #140]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004438:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004444:	491f      	ldr	r1, [pc, #124]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004446:	4313      	orrs	r3, r2
 8004448:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004450:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004454:	d106      	bne.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004456:	4b1b      	ldr	r3, [pc, #108]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004458:	68db      	ldr	r3, [r3, #12]
 800445a:	4a1a      	ldr	r2, [pc, #104]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800445c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004460:	60d3      	str	r3, [r2, #12]
 8004462:	e011      	b.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004468:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800446c:	d10c      	bne.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	3304      	adds	r3, #4
 8004472:	2101      	movs	r1, #1
 8004474:	4618      	mov	r0, r3
 8004476:	f000 f899 	bl	80045ac <RCCEx_PLLSAI1_Config>
 800447a:	4603      	mov	r3, r0
 800447c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800447e:	7cfb      	ldrb	r3, [r7, #19]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d001      	beq.n	8004488 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004484:	7cfb      	ldrb	r3, [r7, #19]
 8004486:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004490:	2b00      	cmp	r3, #0
 8004492:	d02b      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004494:	4b0b      	ldr	r3, [pc, #44]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004496:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800449a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044a2:	4908      	ldr	r1, [pc, #32]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044a4:	4313      	orrs	r3, r2
 80044a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044b2:	d109      	bne.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044b4:	4b03      	ldr	r3, [pc, #12]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	4a02      	ldr	r2, [pc, #8]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80044ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044be:	60d3      	str	r3, [r2, #12]
 80044c0:	e014      	b.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x514>
 80044c2:	bf00      	nop
 80044c4:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044cc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044d0:	d10c      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	3304      	adds	r3, #4
 80044d6:	2101      	movs	r1, #1
 80044d8:	4618      	mov	r0, r3
 80044da:	f000 f867 	bl	80045ac <RCCEx_PLLSAI1_Config>
 80044de:	4603      	mov	r3, r0
 80044e0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044e2:	7cfb      	ldrb	r3, [r7, #19]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d001      	beq.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80044e8:	7cfb      	ldrb	r3, [r7, #19]
 80044ea:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d02f      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80044f8:	4b2b      	ldr	r3, [pc, #172]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80044fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044fe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004506:	4928      	ldr	r1, [pc, #160]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004508:	4313      	orrs	r3, r2
 800450a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004512:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004516:	d10d      	bne.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	3304      	adds	r3, #4
 800451c:	2102      	movs	r1, #2
 800451e:	4618      	mov	r0, r3
 8004520:	f000 f844 	bl	80045ac <RCCEx_PLLSAI1_Config>
 8004524:	4603      	mov	r3, r0
 8004526:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004528:	7cfb      	ldrb	r3, [r7, #19]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d014      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800452e:	7cfb      	ldrb	r3, [r7, #19]
 8004530:	74bb      	strb	r3, [r7, #18]
 8004532:	e011      	b.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004538:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800453c:	d10c      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	3320      	adds	r3, #32
 8004542:	2102      	movs	r1, #2
 8004544:	4618      	mov	r0, r3
 8004546:	f000 f925 	bl	8004794 <RCCEx_PLLSAI2_Config>
 800454a:	4603      	mov	r3, r0
 800454c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800454e:	7cfb      	ldrb	r3, [r7, #19]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d001      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8004554:	7cfb      	ldrb	r3, [r7, #19]
 8004556:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004564:	4b10      	ldr	r3, [pc, #64]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456a:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004572:	490d      	ldr	r1, [pc, #52]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00b      	beq.n	800459e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004586:	4b08      	ldr	r3, [pc, #32]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004588:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800458c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004596:	4904      	ldr	r1, [pc, #16]	@ (80045a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8004598:	4313      	orrs	r3, r2
 800459a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800459e:	7cbb      	ldrb	r3, [r7, #18]
}
 80045a0:	4618      	mov	r0, r3
 80045a2:	3718      	adds	r7, #24
 80045a4:	46bd      	mov	sp, r7
 80045a6:	bd80      	pop	{r7, pc}
 80045a8:	40021000 	.word	0x40021000

080045ac <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b084      	sub	sp, #16
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80045b6:	2300      	movs	r3, #0
 80045b8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80045ba:	4b75      	ldr	r3, [pc, #468]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045bc:	68db      	ldr	r3, [r3, #12]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d018      	beq.n	80045f8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80045c6:	4b72      	ldr	r3, [pc, #456]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	f003 0203 	and.w	r2, r3, #3
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	429a      	cmp	r2, r3
 80045d4:	d10d      	bne.n	80045f2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
       ||
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d009      	beq.n	80045f2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80045de:	4b6c      	ldr	r3, [pc, #432]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80045e0:	68db      	ldr	r3, [r3, #12]
 80045e2:	091b      	lsrs	r3, r3, #4
 80045e4:	f003 0307 	and.w	r3, r3, #7
 80045e8:	1c5a      	adds	r2, r3, #1
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
       ||
 80045ee:	429a      	cmp	r2, r3
 80045f0:	d047      	beq.n	8004682 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045f2:	2301      	movs	r3, #1
 80045f4:	73fb      	strb	r3, [r7, #15]
 80045f6:	e044      	b.n	8004682 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	2b03      	cmp	r3, #3
 80045fe:	d018      	beq.n	8004632 <RCCEx_PLLSAI1_Config+0x86>
 8004600:	2b03      	cmp	r3, #3
 8004602:	d825      	bhi.n	8004650 <RCCEx_PLLSAI1_Config+0xa4>
 8004604:	2b01      	cmp	r3, #1
 8004606:	d002      	beq.n	800460e <RCCEx_PLLSAI1_Config+0x62>
 8004608:	2b02      	cmp	r3, #2
 800460a:	d009      	beq.n	8004620 <RCCEx_PLLSAI1_Config+0x74>
 800460c:	e020      	b.n	8004650 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800460e:	4b60      	ldr	r3, [pc, #384]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f003 0302 	and.w	r3, r3, #2
 8004616:	2b00      	cmp	r3, #0
 8004618:	d11d      	bne.n	8004656 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 800461a:	2301      	movs	r3, #1
 800461c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800461e:	e01a      	b.n	8004656 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004620:	4b5b      	ldr	r3, [pc, #364]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004628:	2b00      	cmp	r3, #0
 800462a:	d116      	bne.n	800465a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004630:	e013      	b.n	800465a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004632:	4b57      	ldr	r3, [pc, #348]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800463a:	2b00      	cmp	r3, #0
 800463c:	d10f      	bne.n	800465e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800463e:	4b54      	ldr	r3, [pc, #336]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004646:	2b00      	cmp	r3, #0
 8004648:	d109      	bne.n	800465e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800464a:	2301      	movs	r3, #1
 800464c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800464e:	e006      	b.n	800465e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	73fb      	strb	r3, [r7, #15]
      break;
 8004654:	e004      	b.n	8004660 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004656:	bf00      	nop
 8004658:	e002      	b.n	8004660 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800465a:	bf00      	nop
 800465c:	e000      	b.n	8004660 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800465e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004660:	7bfb      	ldrb	r3, [r7, #15]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d10d      	bne.n	8004682 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004666:	4b4a      	ldr	r3, [pc, #296]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6819      	ldr	r1, [r3, #0]
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	3b01      	subs	r3, #1
 8004678:	011b      	lsls	r3, r3, #4
 800467a:	430b      	orrs	r3, r1
 800467c:	4944      	ldr	r1, [pc, #272]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 800467e:	4313      	orrs	r3, r2
 8004680:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004682:	7bfb      	ldrb	r3, [r7, #15]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d17d      	bne.n	8004784 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004688:	4b41      	ldr	r3, [pc, #260]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	4a40      	ldr	r2, [pc, #256]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 800468e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004692:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004694:	f7fd fdcc 	bl	8002230 <HAL_GetTick>
 8004698:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800469a:	e009      	b.n	80046b0 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800469c:	f7fd fdc8 	bl	8002230 <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	68bb      	ldr	r3, [r7, #8]
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d902      	bls.n	80046b0 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 80046aa:	2303      	movs	r3, #3
 80046ac:	73fb      	strb	r3, [r7, #15]
        break;
 80046ae:	e005      	b.n	80046bc <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80046b0:	4b37      	ldr	r3, [pc, #220]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d1ef      	bne.n	800469c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80046bc:	7bfb      	ldrb	r3, [r7, #15]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d160      	bne.n	8004784 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d111      	bne.n	80046ec <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046c8:	4b31      	ldr	r3, [pc, #196]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046ca:	691b      	ldr	r3, [r3, #16]
 80046cc:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80046d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	6892      	ldr	r2, [r2, #8]
 80046d8:	0211      	lsls	r1, r2, #8
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	68d2      	ldr	r2, [r2, #12]
 80046de:	0912      	lsrs	r2, r2, #4
 80046e0:	0452      	lsls	r2, r2, #17
 80046e2:	430a      	orrs	r2, r1
 80046e4:	492a      	ldr	r1, [pc, #168]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	610b      	str	r3, [r1, #16]
 80046ea:	e027      	b.n	800473c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d112      	bne.n	8004718 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046f2:	4b27      	ldr	r3, [pc, #156]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 80046f4:	691b      	ldr	r3, [r3, #16]
 80046f6:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80046fa:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046fe:	687a      	ldr	r2, [r7, #4]
 8004700:	6892      	ldr	r2, [r2, #8]
 8004702:	0211      	lsls	r1, r2, #8
 8004704:	687a      	ldr	r2, [r7, #4]
 8004706:	6912      	ldr	r2, [r2, #16]
 8004708:	0852      	lsrs	r2, r2, #1
 800470a:	3a01      	subs	r2, #1
 800470c:	0552      	lsls	r2, r2, #21
 800470e:	430a      	orrs	r2, r1
 8004710:	491f      	ldr	r1, [pc, #124]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004712:	4313      	orrs	r3, r2
 8004714:	610b      	str	r3, [r1, #16]
 8004716:	e011      	b.n	800473c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004718:	4b1d      	ldr	r3, [pc, #116]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 800471a:	691b      	ldr	r3, [r3, #16]
 800471c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004720:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004724:	687a      	ldr	r2, [r7, #4]
 8004726:	6892      	ldr	r2, [r2, #8]
 8004728:	0211      	lsls	r1, r2, #8
 800472a:	687a      	ldr	r2, [r7, #4]
 800472c:	6952      	ldr	r2, [r2, #20]
 800472e:	0852      	lsrs	r2, r2, #1
 8004730:	3a01      	subs	r2, #1
 8004732:	0652      	lsls	r2, r2, #25
 8004734:	430a      	orrs	r2, r1
 8004736:	4916      	ldr	r1, [pc, #88]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004738:	4313      	orrs	r3, r2
 800473a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800473c:	4b14      	ldr	r3, [pc, #80]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	4a13      	ldr	r2, [pc, #76]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004742:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004746:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004748:	f7fd fd72 	bl	8002230 <HAL_GetTick>
 800474c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800474e:	e009      	b.n	8004764 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004750:	f7fd fd6e 	bl	8002230 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	2b02      	cmp	r3, #2
 800475c:	d902      	bls.n	8004764 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800475e:	2303      	movs	r3, #3
 8004760:	73fb      	strb	r3, [r7, #15]
          break;
 8004762:	e005      	b.n	8004770 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004764:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800476c:	2b00      	cmp	r3, #0
 800476e:	d0ef      	beq.n	8004750 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004770:	7bfb      	ldrb	r3, [r7, #15]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d106      	bne.n	8004784 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004776:	4b06      	ldr	r3, [pc, #24]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004778:	691a      	ldr	r2, [r3, #16]
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	699b      	ldr	r3, [r3, #24]
 800477e:	4904      	ldr	r1, [pc, #16]	@ (8004790 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004780:	4313      	orrs	r3, r2
 8004782:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004784:	7bfb      	ldrb	r3, [r7, #15]
}
 8004786:	4618      	mov	r0, r3
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	40021000 	.word	0x40021000

08004794 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b084      	sub	sp, #16
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
 800479c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800479e:	2300      	movs	r3, #0
 80047a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80047a2:	4b6a      	ldr	r3, [pc, #424]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047a4:	68db      	ldr	r3, [r3, #12]
 80047a6:	f003 0303 	and.w	r3, r3, #3
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d018      	beq.n	80047e0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80047ae:	4b67      	ldr	r3, [pc, #412]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f003 0203 	and.w	r2, r3, #3
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d10d      	bne.n	80047da <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
       ||
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d009      	beq.n	80047da <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80047c6:	4b61      	ldr	r3, [pc, #388]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	091b      	lsrs	r3, r3, #4
 80047cc:	f003 0307 	and.w	r3, r3, #7
 80047d0:	1c5a      	adds	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	685b      	ldr	r3, [r3, #4]
       ||
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d047      	beq.n	800486a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	73fb      	strb	r3, [r7, #15]
 80047de:	e044      	b.n	800486a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	2b03      	cmp	r3, #3
 80047e6:	d018      	beq.n	800481a <RCCEx_PLLSAI2_Config+0x86>
 80047e8:	2b03      	cmp	r3, #3
 80047ea:	d825      	bhi.n	8004838 <RCCEx_PLLSAI2_Config+0xa4>
 80047ec:	2b01      	cmp	r3, #1
 80047ee:	d002      	beq.n	80047f6 <RCCEx_PLLSAI2_Config+0x62>
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d009      	beq.n	8004808 <RCCEx_PLLSAI2_Config+0x74>
 80047f4:	e020      	b.n	8004838 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80047f6:	4b55      	ldr	r3, [pc, #340]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0302 	and.w	r3, r3, #2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d11d      	bne.n	800483e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004802:	2301      	movs	r3, #1
 8004804:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004806:	e01a      	b.n	800483e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004808:	4b50      	ldr	r3, [pc, #320]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004810:	2b00      	cmp	r3, #0
 8004812:	d116      	bne.n	8004842 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004814:	2301      	movs	r3, #1
 8004816:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004818:	e013      	b.n	8004842 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800481a:	4b4c      	ldr	r3, [pc, #304]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d10f      	bne.n	8004846 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004826:	4b49      	ldr	r3, [pc, #292]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800482e:	2b00      	cmp	r3, #0
 8004830:	d109      	bne.n	8004846 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004832:	2301      	movs	r3, #1
 8004834:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004836:	e006      	b.n	8004846 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004838:	2301      	movs	r3, #1
 800483a:	73fb      	strb	r3, [r7, #15]
      break;
 800483c:	e004      	b.n	8004848 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800483e:	bf00      	nop
 8004840:	e002      	b.n	8004848 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004842:	bf00      	nop
 8004844:	e000      	b.n	8004848 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004846:	bf00      	nop
    }

    if(status == HAL_OK)
 8004848:	7bfb      	ldrb	r3, [r7, #15]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d10d      	bne.n	800486a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800484e:	4b3f      	ldr	r3, [pc, #252]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004850:	68db      	ldr	r3, [r3, #12]
 8004852:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6819      	ldr	r1, [r3, #0]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	685b      	ldr	r3, [r3, #4]
 800485e:	3b01      	subs	r3, #1
 8004860:	011b      	lsls	r3, r3, #4
 8004862:	430b      	orrs	r3, r1
 8004864:	4939      	ldr	r1, [pc, #228]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004866:	4313      	orrs	r3, r2
 8004868:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800486a:	7bfb      	ldrb	r3, [r7, #15]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d167      	bne.n	8004940 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004870:	4b36      	ldr	r3, [pc, #216]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	4a35      	ldr	r2, [pc, #212]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004876:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800487a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800487c:	f7fd fcd8 	bl	8002230 <HAL_GetTick>
 8004880:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004882:	e009      	b.n	8004898 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004884:	f7fd fcd4 	bl	8002230 <HAL_GetTick>
 8004888:	4602      	mov	r2, r0
 800488a:	68bb      	ldr	r3, [r7, #8]
 800488c:	1ad3      	subs	r3, r2, r3
 800488e:	2b02      	cmp	r3, #2
 8004890:	d902      	bls.n	8004898 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004892:	2303      	movs	r3, #3
 8004894:	73fb      	strb	r3, [r7, #15]
        break;
 8004896:	e005      	b.n	80048a4 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004898:	4b2c      	ldr	r3, [pc, #176]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1ef      	bne.n	8004884 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80048a4:	7bfb      	ldrb	r3, [r7, #15]
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d14a      	bne.n	8004940 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d111      	bne.n	80048d4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048b0:	4b26      	ldr	r3, [pc, #152]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048b2:	695b      	ldr	r3, [r3, #20]
 80048b4:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 80048b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80048bc:	687a      	ldr	r2, [r7, #4]
 80048be:	6892      	ldr	r2, [r2, #8]
 80048c0:	0211      	lsls	r1, r2, #8
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	68d2      	ldr	r2, [r2, #12]
 80048c6:	0912      	lsrs	r2, r2, #4
 80048c8:	0452      	lsls	r2, r2, #17
 80048ca:	430a      	orrs	r2, r1
 80048cc:	491f      	ldr	r1, [pc, #124]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048ce:	4313      	orrs	r3, r2
 80048d0:	614b      	str	r3, [r1, #20]
 80048d2:	e011      	b.n	80048f8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80048d4:	4b1d      	ldr	r3, [pc, #116]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80048dc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	6892      	ldr	r2, [r2, #8]
 80048e4:	0211      	lsls	r1, r2, #8
 80048e6:	687a      	ldr	r2, [r7, #4]
 80048e8:	6912      	ldr	r2, [r2, #16]
 80048ea:	0852      	lsrs	r2, r2, #1
 80048ec:	3a01      	subs	r2, #1
 80048ee:	0652      	lsls	r2, r2, #25
 80048f0:	430a      	orrs	r2, r1
 80048f2:	4916      	ldr	r1, [pc, #88]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80048f8:	4b14      	ldr	r3, [pc, #80]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a13      	ldr	r2, [pc, #76]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 80048fe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004902:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004904:	f7fd fc94 	bl	8002230 <HAL_GetTick>
 8004908:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800490a:	e009      	b.n	8004920 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800490c:	f7fd fc90 	bl	8002230 <HAL_GetTick>
 8004910:	4602      	mov	r2, r0
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	1ad3      	subs	r3, r2, r3
 8004916:	2b02      	cmp	r3, #2
 8004918:	d902      	bls.n	8004920 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800491a:	2303      	movs	r3, #3
 800491c:	73fb      	strb	r3, [r7, #15]
          break;
 800491e:	e005      	b.n	800492c <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004920:	4b0a      	ldr	r3, [pc, #40]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004928:	2b00      	cmp	r3, #0
 800492a:	d0ef      	beq.n	800490c <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 800492c:	7bfb      	ldrb	r3, [r7, #15]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d106      	bne.n	8004940 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004932:	4b06      	ldr	r3, [pc, #24]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	4904      	ldr	r1, [pc, #16]	@ (800494c <RCCEx_PLLSAI2_Config+0x1b8>)
 800493c:	4313      	orrs	r3, r2
 800493e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004940:	7bfb      	ldrb	r3, [r7, #15]
}
 8004942:	4618      	mov	r0, r3
 8004944:	3710      	adds	r7, #16
 8004946:	46bd      	mov	sp, r7
 8004948:	bd80      	pop	{r7, pc}
 800494a:	bf00      	nop
 800494c:	40021000 	.word	0x40021000

08004950 <__cvt>:
 8004950:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004954:	ec57 6b10 	vmov	r6, r7, d0
 8004958:	2f00      	cmp	r7, #0
 800495a:	460c      	mov	r4, r1
 800495c:	4619      	mov	r1, r3
 800495e:	463b      	mov	r3, r7
 8004960:	bfbb      	ittet	lt
 8004962:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004966:	461f      	movlt	r7, r3
 8004968:	2300      	movge	r3, #0
 800496a:	232d      	movlt	r3, #45	@ 0x2d
 800496c:	700b      	strb	r3, [r1, #0]
 800496e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004970:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004974:	4691      	mov	r9, r2
 8004976:	f023 0820 	bic.w	r8, r3, #32
 800497a:	bfbc      	itt	lt
 800497c:	4632      	movlt	r2, r6
 800497e:	4616      	movlt	r6, r2
 8004980:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004984:	d005      	beq.n	8004992 <__cvt+0x42>
 8004986:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800498a:	d100      	bne.n	800498e <__cvt+0x3e>
 800498c:	3401      	adds	r4, #1
 800498e:	2102      	movs	r1, #2
 8004990:	e000      	b.n	8004994 <__cvt+0x44>
 8004992:	2103      	movs	r1, #3
 8004994:	ab03      	add	r3, sp, #12
 8004996:	9301      	str	r3, [sp, #4]
 8004998:	ab02      	add	r3, sp, #8
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	ec47 6b10 	vmov	d0, r6, r7
 80049a0:	4653      	mov	r3, sl
 80049a2:	4622      	mov	r2, r4
 80049a4:	f000 ff3c 	bl	8005820 <_dtoa_r>
 80049a8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049ac:	4605      	mov	r5, r0
 80049ae:	d119      	bne.n	80049e4 <__cvt+0x94>
 80049b0:	f019 0f01 	tst.w	r9, #1
 80049b4:	d00e      	beq.n	80049d4 <__cvt+0x84>
 80049b6:	eb00 0904 	add.w	r9, r0, r4
 80049ba:	2200      	movs	r2, #0
 80049bc:	2300      	movs	r3, #0
 80049be:	4630      	mov	r0, r6
 80049c0:	4639      	mov	r1, r7
 80049c2:	f7fc f881 	bl	8000ac8 <__aeabi_dcmpeq>
 80049c6:	b108      	cbz	r0, 80049cc <__cvt+0x7c>
 80049c8:	f8cd 900c 	str.w	r9, [sp, #12]
 80049cc:	2230      	movs	r2, #48	@ 0x30
 80049ce:	9b03      	ldr	r3, [sp, #12]
 80049d0:	454b      	cmp	r3, r9
 80049d2:	d31e      	bcc.n	8004a12 <__cvt+0xc2>
 80049d4:	9b03      	ldr	r3, [sp, #12]
 80049d6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80049d8:	1b5b      	subs	r3, r3, r5
 80049da:	4628      	mov	r0, r5
 80049dc:	6013      	str	r3, [r2, #0]
 80049de:	b004      	add	sp, #16
 80049e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049e4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049e8:	eb00 0904 	add.w	r9, r0, r4
 80049ec:	d1e5      	bne.n	80049ba <__cvt+0x6a>
 80049ee:	7803      	ldrb	r3, [r0, #0]
 80049f0:	2b30      	cmp	r3, #48	@ 0x30
 80049f2:	d10a      	bne.n	8004a0a <__cvt+0xba>
 80049f4:	2200      	movs	r2, #0
 80049f6:	2300      	movs	r3, #0
 80049f8:	4630      	mov	r0, r6
 80049fa:	4639      	mov	r1, r7
 80049fc:	f7fc f864 	bl	8000ac8 <__aeabi_dcmpeq>
 8004a00:	b918      	cbnz	r0, 8004a0a <__cvt+0xba>
 8004a02:	f1c4 0401 	rsb	r4, r4, #1
 8004a06:	f8ca 4000 	str.w	r4, [sl]
 8004a0a:	f8da 3000 	ldr.w	r3, [sl]
 8004a0e:	4499      	add	r9, r3
 8004a10:	e7d3      	b.n	80049ba <__cvt+0x6a>
 8004a12:	1c59      	adds	r1, r3, #1
 8004a14:	9103      	str	r1, [sp, #12]
 8004a16:	701a      	strb	r2, [r3, #0]
 8004a18:	e7d9      	b.n	80049ce <__cvt+0x7e>

08004a1a <__exponent>:
 8004a1a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a1c:	2900      	cmp	r1, #0
 8004a1e:	bfba      	itte	lt
 8004a20:	4249      	neglt	r1, r1
 8004a22:	232d      	movlt	r3, #45	@ 0x2d
 8004a24:	232b      	movge	r3, #43	@ 0x2b
 8004a26:	2909      	cmp	r1, #9
 8004a28:	7002      	strb	r2, [r0, #0]
 8004a2a:	7043      	strb	r3, [r0, #1]
 8004a2c:	dd29      	ble.n	8004a82 <__exponent+0x68>
 8004a2e:	f10d 0307 	add.w	r3, sp, #7
 8004a32:	461d      	mov	r5, r3
 8004a34:	270a      	movs	r7, #10
 8004a36:	461a      	mov	r2, r3
 8004a38:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a3c:	fb07 1416 	mls	r4, r7, r6, r1
 8004a40:	3430      	adds	r4, #48	@ 0x30
 8004a42:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a46:	460c      	mov	r4, r1
 8004a48:	2c63      	cmp	r4, #99	@ 0x63
 8004a4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a4e:	4631      	mov	r1, r6
 8004a50:	dcf1      	bgt.n	8004a36 <__exponent+0x1c>
 8004a52:	3130      	adds	r1, #48	@ 0x30
 8004a54:	1e94      	subs	r4, r2, #2
 8004a56:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a5a:	1c41      	adds	r1, r0, #1
 8004a5c:	4623      	mov	r3, r4
 8004a5e:	42ab      	cmp	r3, r5
 8004a60:	d30a      	bcc.n	8004a78 <__exponent+0x5e>
 8004a62:	f10d 0309 	add.w	r3, sp, #9
 8004a66:	1a9b      	subs	r3, r3, r2
 8004a68:	42ac      	cmp	r4, r5
 8004a6a:	bf88      	it	hi
 8004a6c:	2300      	movhi	r3, #0
 8004a6e:	3302      	adds	r3, #2
 8004a70:	4403      	add	r3, r0
 8004a72:	1a18      	subs	r0, r3, r0
 8004a74:	b003      	add	sp, #12
 8004a76:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a78:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004a7c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004a80:	e7ed      	b.n	8004a5e <__exponent+0x44>
 8004a82:	2330      	movs	r3, #48	@ 0x30
 8004a84:	3130      	adds	r1, #48	@ 0x30
 8004a86:	7083      	strb	r3, [r0, #2]
 8004a88:	70c1      	strb	r1, [r0, #3]
 8004a8a:	1d03      	adds	r3, r0, #4
 8004a8c:	e7f1      	b.n	8004a72 <__exponent+0x58>
	...

08004a90 <_printf_float>:
 8004a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a94:	b08d      	sub	sp, #52	@ 0x34
 8004a96:	460c      	mov	r4, r1
 8004a98:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004a9c:	4616      	mov	r6, r2
 8004a9e:	461f      	mov	r7, r3
 8004aa0:	4605      	mov	r5, r0
 8004aa2:	f000 fdbd 	bl	8005620 <_localeconv_r>
 8004aa6:	6803      	ldr	r3, [r0, #0]
 8004aa8:	9304      	str	r3, [sp, #16]
 8004aaa:	4618      	mov	r0, r3
 8004aac:	f7fb fbe0 	bl	8000270 <strlen>
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ab4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ab8:	9005      	str	r0, [sp, #20]
 8004aba:	3307      	adds	r3, #7
 8004abc:	f023 0307 	bic.w	r3, r3, #7
 8004ac0:	f103 0208 	add.w	r2, r3, #8
 8004ac4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004ac8:	f8d4 b000 	ldr.w	fp, [r4]
 8004acc:	f8c8 2000 	str.w	r2, [r8]
 8004ad0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ad4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004ad8:	9307      	str	r3, [sp, #28]
 8004ada:	f8cd 8018 	str.w	r8, [sp, #24]
 8004ade:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004ae2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004ae6:	4b9c      	ldr	r3, [pc, #624]	@ (8004d58 <_printf_float+0x2c8>)
 8004ae8:	f04f 32ff 	mov.w	r2, #4294967295
 8004aec:	f7fc f81e 	bl	8000b2c <__aeabi_dcmpun>
 8004af0:	bb70      	cbnz	r0, 8004b50 <_printf_float+0xc0>
 8004af2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004af6:	4b98      	ldr	r3, [pc, #608]	@ (8004d58 <_printf_float+0x2c8>)
 8004af8:	f04f 32ff 	mov.w	r2, #4294967295
 8004afc:	f7fb fff8 	bl	8000af0 <__aeabi_dcmple>
 8004b00:	bb30      	cbnz	r0, 8004b50 <_printf_float+0xc0>
 8004b02:	2200      	movs	r2, #0
 8004b04:	2300      	movs	r3, #0
 8004b06:	4640      	mov	r0, r8
 8004b08:	4649      	mov	r1, r9
 8004b0a:	f7fb ffe7 	bl	8000adc <__aeabi_dcmplt>
 8004b0e:	b110      	cbz	r0, 8004b16 <_printf_float+0x86>
 8004b10:	232d      	movs	r3, #45	@ 0x2d
 8004b12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b16:	4a91      	ldr	r2, [pc, #580]	@ (8004d5c <_printf_float+0x2cc>)
 8004b18:	4b91      	ldr	r3, [pc, #580]	@ (8004d60 <_printf_float+0x2d0>)
 8004b1a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b1e:	bf8c      	ite	hi
 8004b20:	4690      	movhi	r8, r2
 8004b22:	4698      	movls	r8, r3
 8004b24:	2303      	movs	r3, #3
 8004b26:	6123      	str	r3, [r4, #16]
 8004b28:	f02b 0304 	bic.w	r3, fp, #4
 8004b2c:	6023      	str	r3, [r4, #0]
 8004b2e:	f04f 0900 	mov.w	r9, #0
 8004b32:	9700      	str	r7, [sp, #0]
 8004b34:	4633      	mov	r3, r6
 8004b36:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b38:	4621      	mov	r1, r4
 8004b3a:	4628      	mov	r0, r5
 8004b3c:	f000 f9d2 	bl	8004ee4 <_printf_common>
 8004b40:	3001      	adds	r0, #1
 8004b42:	f040 808d 	bne.w	8004c60 <_printf_float+0x1d0>
 8004b46:	f04f 30ff 	mov.w	r0, #4294967295
 8004b4a:	b00d      	add	sp, #52	@ 0x34
 8004b4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b50:	4642      	mov	r2, r8
 8004b52:	464b      	mov	r3, r9
 8004b54:	4640      	mov	r0, r8
 8004b56:	4649      	mov	r1, r9
 8004b58:	f7fb ffe8 	bl	8000b2c <__aeabi_dcmpun>
 8004b5c:	b140      	cbz	r0, 8004b70 <_printf_float+0xe0>
 8004b5e:	464b      	mov	r3, r9
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	bfbc      	itt	lt
 8004b64:	232d      	movlt	r3, #45	@ 0x2d
 8004b66:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b6a:	4a7e      	ldr	r2, [pc, #504]	@ (8004d64 <_printf_float+0x2d4>)
 8004b6c:	4b7e      	ldr	r3, [pc, #504]	@ (8004d68 <_printf_float+0x2d8>)
 8004b6e:	e7d4      	b.n	8004b1a <_printf_float+0x8a>
 8004b70:	6863      	ldr	r3, [r4, #4]
 8004b72:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b76:	9206      	str	r2, [sp, #24]
 8004b78:	1c5a      	adds	r2, r3, #1
 8004b7a:	d13b      	bne.n	8004bf4 <_printf_float+0x164>
 8004b7c:	2306      	movs	r3, #6
 8004b7e:	6063      	str	r3, [r4, #4]
 8004b80:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004b84:	2300      	movs	r3, #0
 8004b86:	6022      	str	r2, [r4, #0]
 8004b88:	9303      	str	r3, [sp, #12]
 8004b8a:	ab0a      	add	r3, sp, #40	@ 0x28
 8004b8c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004b90:	ab09      	add	r3, sp, #36	@ 0x24
 8004b92:	9300      	str	r3, [sp, #0]
 8004b94:	6861      	ldr	r1, [r4, #4]
 8004b96:	ec49 8b10 	vmov	d0, r8, r9
 8004b9a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004b9e:	4628      	mov	r0, r5
 8004ba0:	f7ff fed6 	bl	8004950 <__cvt>
 8004ba4:	9b06      	ldr	r3, [sp, #24]
 8004ba6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ba8:	2b47      	cmp	r3, #71	@ 0x47
 8004baa:	4680      	mov	r8, r0
 8004bac:	d129      	bne.n	8004c02 <_printf_float+0x172>
 8004bae:	1cc8      	adds	r0, r1, #3
 8004bb0:	db02      	blt.n	8004bb8 <_printf_float+0x128>
 8004bb2:	6863      	ldr	r3, [r4, #4]
 8004bb4:	4299      	cmp	r1, r3
 8004bb6:	dd41      	ble.n	8004c3c <_printf_float+0x1ac>
 8004bb8:	f1aa 0a02 	sub.w	sl, sl, #2
 8004bbc:	fa5f fa8a 	uxtb.w	sl, sl
 8004bc0:	3901      	subs	r1, #1
 8004bc2:	4652      	mov	r2, sl
 8004bc4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bc8:	9109      	str	r1, [sp, #36]	@ 0x24
 8004bca:	f7ff ff26 	bl	8004a1a <__exponent>
 8004bce:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bd0:	1813      	adds	r3, r2, r0
 8004bd2:	2a01      	cmp	r2, #1
 8004bd4:	4681      	mov	r9, r0
 8004bd6:	6123      	str	r3, [r4, #16]
 8004bd8:	dc02      	bgt.n	8004be0 <_printf_float+0x150>
 8004bda:	6822      	ldr	r2, [r4, #0]
 8004bdc:	07d2      	lsls	r2, r2, #31
 8004bde:	d501      	bpl.n	8004be4 <_printf_float+0x154>
 8004be0:	3301      	adds	r3, #1
 8004be2:	6123      	str	r3, [r4, #16]
 8004be4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d0a2      	beq.n	8004b32 <_printf_float+0xa2>
 8004bec:	232d      	movs	r3, #45	@ 0x2d
 8004bee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bf2:	e79e      	b.n	8004b32 <_printf_float+0xa2>
 8004bf4:	9a06      	ldr	r2, [sp, #24]
 8004bf6:	2a47      	cmp	r2, #71	@ 0x47
 8004bf8:	d1c2      	bne.n	8004b80 <_printf_float+0xf0>
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d1c0      	bne.n	8004b80 <_printf_float+0xf0>
 8004bfe:	2301      	movs	r3, #1
 8004c00:	e7bd      	b.n	8004b7e <_printf_float+0xee>
 8004c02:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c06:	d9db      	bls.n	8004bc0 <_printf_float+0x130>
 8004c08:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c0c:	d118      	bne.n	8004c40 <_printf_float+0x1b0>
 8004c0e:	2900      	cmp	r1, #0
 8004c10:	6863      	ldr	r3, [r4, #4]
 8004c12:	dd0b      	ble.n	8004c2c <_printf_float+0x19c>
 8004c14:	6121      	str	r1, [r4, #16]
 8004c16:	b913      	cbnz	r3, 8004c1e <_printf_float+0x18e>
 8004c18:	6822      	ldr	r2, [r4, #0]
 8004c1a:	07d0      	lsls	r0, r2, #31
 8004c1c:	d502      	bpl.n	8004c24 <_printf_float+0x194>
 8004c1e:	3301      	adds	r3, #1
 8004c20:	440b      	add	r3, r1
 8004c22:	6123      	str	r3, [r4, #16]
 8004c24:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c26:	f04f 0900 	mov.w	r9, #0
 8004c2a:	e7db      	b.n	8004be4 <_printf_float+0x154>
 8004c2c:	b913      	cbnz	r3, 8004c34 <_printf_float+0x1a4>
 8004c2e:	6822      	ldr	r2, [r4, #0]
 8004c30:	07d2      	lsls	r2, r2, #31
 8004c32:	d501      	bpl.n	8004c38 <_printf_float+0x1a8>
 8004c34:	3302      	adds	r3, #2
 8004c36:	e7f4      	b.n	8004c22 <_printf_float+0x192>
 8004c38:	2301      	movs	r3, #1
 8004c3a:	e7f2      	b.n	8004c22 <_printf_float+0x192>
 8004c3c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c42:	4299      	cmp	r1, r3
 8004c44:	db05      	blt.n	8004c52 <_printf_float+0x1c2>
 8004c46:	6823      	ldr	r3, [r4, #0]
 8004c48:	6121      	str	r1, [r4, #16]
 8004c4a:	07d8      	lsls	r0, r3, #31
 8004c4c:	d5ea      	bpl.n	8004c24 <_printf_float+0x194>
 8004c4e:	1c4b      	adds	r3, r1, #1
 8004c50:	e7e7      	b.n	8004c22 <_printf_float+0x192>
 8004c52:	2900      	cmp	r1, #0
 8004c54:	bfd4      	ite	le
 8004c56:	f1c1 0202 	rsble	r2, r1, #2
 8004c5a:	2201      	movgt	r2, #1
 8004c5c:	4413      	add	r3, r2
 8004c5e:	e7e0      	b.n	8004c22 <_printf_float+0x192>
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	055a      	lsls	r2, r3, #21
 8004c64:	d407      	bmi.n	8004c76 <_printf_float+0x1e6>
 8004c66:	6923      	ldr	r3, [r4, #16]
 8004c68:	4642      	mov	r2, r8
 8004c6a:	4631      	mov	r1, r6
 8004c6c:	4628      	mov	r0, r5
 8004c6e:	47b8      	blx	r7
 8004c70:	3001      	adds	r0, #1
 8004c72:	d12b      	bne.n	8004ccc <_printf_float+0x23c>
 8004c74:	e767      	b.n	8004b46 <_printf_float+0xb6>
 8004c76:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c7a:	f240 80dd 	bls.w	8004e38 <_printf_float+0x3a8>
 8004c7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004c82:	2200      	movs	r2, #0
 8004c84:	2300      	movs	r3, #0
 8004c86:	f7fb ff1f 	bl	8000ac8 <__aeabi_dcmpeq>
 8004c8a:	2800      	cmp	r0, #0
 8004c8c:	d033      	beq.n	8004cf6 <_printf_float+0x266>
 8004c8e:	4a37      	ldr	r2, [pc, #220]	@ (8004d6c <_printf_float+0x2dc>)
 8004c90:	2301      	movs	r3, #1
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	47b8      	blx	r7
 8004c98:	3001      	adds	r0, #1
 8004c9a:	f43f af54 	beq.w	8004b46 <_printf_float+0xb6>
 8004c9e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004ca2:	4543      	cmp	r3, r8
 8004ca4:	db02      	blt.n	8004cac <_printf_float+0x21c>
 8004ca6:	6823      	ldr	r3, [r4, #0]
 8004ca8:	07d8      	lsls	r0, r3, #31
 8004caa:	d50f      	bpl.n	8004ccc <_printf_float+0x23c>
 8004cac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cb0:	4631      	mov	r1, r6
 8004cb2:	4628      	mov	r0, r5
 8004cb4:	47b8      	blx	r7
 8004cb6:	3001      	adds	r0, #1
 8004cb8:	f43f af45 	beq.w	8004b46 <_printf_float+0xb6>
 8004cbc:	f04f 0900 	mov.w	r9, #0
 8004cc0:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cc4:	f104 0a1a 	add.w	sl, r4, #26
 8004cc8:	45c8      	cmp	r8, r9
 8004cca:	dc09      	bgt.n	8004ce0 <_printf_float+0x250>
 8004ccc:	6823      	ldr	r3, [r4, #0]
 8004cce:	079b      	lsls	r3, r3, #30
 8004cd0:	f100 8103 	bmi.w	8004eda <_printf_float+0x44a>
 8004cd4:	68e0      	ldr	r0, [r4, #12]
 8004cd6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004cd8:	4298      	cmp	r0, r3
 8004cda:	bfb8      	it	lt
 8004cdc:	4618      	movlt	r0, r3
 8004cde:	e734      	b.n	8004b4a <_printf_float+0xba>
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	4652      	mov	r2, sl
 8004ce4:	4631      	mov	r1, r6
 8004ce6:	4628      	mov	r0, r5
 8004ce8:	47b8      	blx	r7
 8004cea:	3001      	adds	r0, #1
 8004cec:	f43f af2b 	beq.w	8004b46 <_printf_float+0xb6>
 8004cf0:	f109 0901 	add.w	r9, r9, #1
 8004cf4:	e7e8      	b.n	8004cc8 <_printf_float+0x238>
 8004cf6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	dc39      	bgt.n	8004d70 <_printf_float+0x2e0>
 8004cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8004d6c <_printf_float+0x2dc>)
 8004cfe:	2301      	movs	r3, #1
 8004d00:	4631      	mov	r1, r6
 8004d02:	4628      	mov	r0, r5
 8004d04:	47b8      	blx	r7
 8004d06:	3001      	adds	r0, #1
 8004d08:	f43f af1d 	beq.w	8004b46 <_printf_float+0xb6>
 8004d0c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d10:	ea59 0303 	orrs.w	r3, r9, r3
 8004d14:	d102      	bne.n	8004d1c <_printf_float+0x28c>
 8004d16:	6823      	ldr	r3, [r4, #0]
 8004d18:	07d9      	lsls	r1, r3, #31
 8004d1a:	d5d7      	bpl.n	8004ccc <_printf_float+0x23c>
 8004d1c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d20:	4631      	mov	r1, r6
 8004d22:	4628      	mov	r0, r5
 8004d24:	47b8      	blx	r7
 8004d26:	3001      	adds	r0, #1
 8004d28:	f43f af0d 	beq.w	8004b46 <_printf_float+0xb6>
 8004d2c:	f04f 0a00 	mov.w	sl, #0
 8004d30:	f104 0b1a 	add.w	fp, r4, #26
 8004d34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d36:	425b      	negs	r3, r3
 8004d38:	4553      	cmp	r3, sl
 8004d3a:	dc01      	bgt.n	8004d40 <_printf_float+0x2b0>
 8004d3c:	464b      	mov	r3, r9
 8004d3e:	e793      	b.n	8004c68 <_printf_float+0x1d8>
 8004d40:	2301      	movs	r3, #1
 8004d42:	465a      	mov	r2, fp
 8004d44:	4631      	mov	r1, r6
 8004d46:	4628      	mov	r0, r5
 8004d48:	47b8      	blx	r7
 8004d4a:	3001      	adds	r0, #1
 8004d4c:	f43f aefb 	beq.w	8004b46 <_printf_float+0xb6>
 8004d50:	f10a 0a01 	add.w	sl, sl, #1
 8004d54:	e7ee      	b.n	8004d34 <_printf_float+0x2a4>
 8004d56:	bf00      	nop
 8004d58:	7fefffff 	.word	0x7fefffff
 8004d5c:	0800742c 	.word	0x0800742c
 8004d60:	08007428 	.word	0x08007428
 8004d64:	08007434 	.word	0x08007434
 8004d68:	08007430 	.word	0x08007430
 8004d6c:	08007438 	.word	0x08007438
 8004d70:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d72:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d76:	4553      	cmp	r3, sl
 8004d78:	bfa8      	it	ge
 8004d7a:	4653      	movge	r3, sl
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	4699      	mov	r9, r3
 8004d80:	dc36      	bgt.n	8004df0 <_printf_float+0x360>
 8004d82:	f04f 0b00 	mov.w	fp, #0
 8004d86:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d8a:	f104 021a 	add.w	r2, r4, #26
 8004d8e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d90:	9306      	str	r3, [sp, #24]
 8004d92:	eba3 0309 	sub.w	r3, r3, r9
 8004d96:	455b      	cmp	r3, fp
 8004d98:	dc31      	bgt.n	8004dfe <_printf_float+0x36e>
 8004d9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d9c:	459a      	cmp	sl, r3
 8004d9e:	dc3a      	bgt.n	8004e16 <_printf_float+0x386>
 8004da0:	6823      	ldr	r3, [r4, #0]
 8004da2:	07da      	lsls	r2, r3, #31
 8004da4:	d437      	bmi.n	8004e16 <_printf_float+0x386>
 8004da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004da8:	ebaa 0903 	sub.w	r9, sl, r3
 8004dac:	9b06      	ldr	r3, [sp, #24]
 8004dae:	ebaa 0303 	sub.w	r3, sl, r3
 8004db2:	4599      	cmp	r9, r3
 8004db4:	bfa8      	it	ge
 8004db6:	4699      	movge	r9, r3
 8004db8:	f1b9 0f00 	cmp.w	r9, #0
 8004dbc:	dc33      	bgt.n	8004e26 <_printf_float+0x396>
 8004dbe:	f04f 0800 	mov.w	r8, #0
 8004dc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dc6:	f104 0b1a 	add.w	fp, r4, #26
 8004dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dcc:	ebaa 0303 	sub.w	r3, sl, r3
 8004dd0:	eba3 0309 	sub.w	r3, r3, r9
 8004dd4:	4543      	cmp	r3, r8
 8004dd6:	f77f af79 	ble.w	8004ccc <_printf_float+0x23c>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	465a      	mov	r2, fp
 8004dde:	4631      	mov	r1, r6
 8004de0:	4628      	mov	r0, r5
 8004de2:	47b8      	blx	r7
 8004de4:	3001      	adds	r0, #1
 8004de6:	f43f aeae 	beq.w	8004b46 <_printf_float+0xb6>
 8004dea:	f108 0801 	add.w	r8, r8, #1
 8004dee:	e7ec      	b.n	8004dca <_printf_float+0x33a>
 8004df0:	4642      	mov	r2, r8
 8004df2:	4631      	mov	r1, r6
 8004df4:	4628      	mov	r0, r5
 8004df6:	47b8      	blx	r7
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d1c2      	bne.n	8004d82 <_printf_float+0x2f2>
 8004dfc:	e6a3      	b.n	8004b46 <_printf_float+0xb6>
 8004dfe:	2301      	movs	r3, #1
 8004e00:	4631      	mov	r1, r6
 8004e02:	4628      	mov	r0, r5
 8004e04:	9206      	str	r2, [sp, #24]
 8004e06:	47b8      	blx	r7
 8004e08:	3001      	adds	r0, #1
 8004e0a:	f43f ae9c 	beq.w	8004b46 <_printf_float+0xb6>
 8004e0e:	9a06      	ldr	r2, [sp, #24]
 8004e10:	f10b 0b01 	add.w	fp, fp, #1
 8004e14:	e7bb      	b.n	8004d8e <_printf_float+0x2fe>
 8004e16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	47b8      	blx	r7
 8004e20:	3001      	adds	r0, #1
 8004e22:	d1c0      	bne.n	8004da6 <_printf_float+0x316>
 8004e24:	e68f      	b.n	8004b46 <_printf_float+0xb6>
 8004e26:	9a06      	ldr	r2, [sp, #24]
 8004e28:	464b      	mov	r3, r9
 8004e2a:	4442      	add	r2, r8
 8004e2c:	4631      	mov	r1, r6
 8004e2e:	4628      	mov	r0, r5
 8004e30:	47b8      	blx	r7
 8004e32:	3001      	adds	r0, #1
 8004e34:	d1c3      	bne.n	8004dbe <_printf_float+0x32e>
 8004e36:	e686      	b.n	8004b46 <_printf_float+0xb6>
 8004e38:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e3c:	f1ba 0f01 	cmp.w	sl, #1
 8004e40:	dc01      	bgt.n	8004e46 <_printf_float+0x3b6>
 8004e42:	07db      	lsls	r3, r3, #31
 8004e44:	d536      	bpl.n	8004eb4 <_printf_float+0x424>
 8004e46:	2301      	movs	r3, #1
 8004e48:	4642      	mov	r2, r8
 8004e4a:	4631      	mov	r1, r6
 8004e4c:	4628      	mov	r0, r5
 8004e4e:	47b8      	blx	r7
 8004e50:	3001      	adds	r0, #1
 8004e52:	f43f ae78 	beq.w	8004b46 <_printf_float+0xb6>
 8004e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e5a:	4631      	mov	r1, r6
 8004e5c:	4628      	mov	r0, r5
 8004e5e:	47b8      	blx	r7
 8004e60:	3001      	adds	r0, #1
 8004e62:	f43f ae70 	beq.w	8004b46 <_printf_float+0xb6>
 8004e66:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e72:	f7fb fe29 	bl	8000ac8 <__aeabi_dcmpeq>
 8004e76:	b9c0      	cbnz	r0, 8004eaa <_printf_float+0x41a>
 8004e78:	4653      	mov	r3, sl
 8004e7a:	f108 0201 	add.w	r2, r8, #1
 8004e7e:	4631      	mov	r1, r6
 8004e80:	4628      	mov	r0, r5
 8004e82:	47b8      	blx	r7
 8004e84:	3001      	adds	r0, #1
 8004e86:	d10c      	bne.n	8004ea2 <_printf_float+0x412>
 8004e88:	e65d      	b.n	8004b46 <_printf_float+0xb6>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	465a      	mov	r2, fp
 8004e8e:	4631      	mov	r1, r6
 8004e90:	4628      	mov	r0, r5
 8004e92:	47b8      	blx	r7
 8004e94:	3001      	adds	r0, #1
 8004e96:	f43f ae56 	beq.w	8004b46 <_printf_float+0xb6>
 8004e9a:	f108 0801 	add.w	r8, r8, #1
 8004e9e:	45d0      	cmp	r8, sl
 8004ea0:	dbf3      	blt.n	8004e8a <_printf_float+0x3fa>
 8004ea2:	464b      	mov	r3, r9
 8004ea4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ea8:	e6df      	b.n	8004c6a <_printf_float+0x1da>
 8004eaa:	f04f 0800 	mov.w	r8, #0
 8004eae:	f104 0b1a 	add.w	fp, r4, #26
 8004eb2:	e7f4      	b.n	8004e9e <_printf_float+0x40e>
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	4642      	mov	r2, r8
 8004eb8:	e7e1      	b.n	8004e7e <_printf_float+0x3ee>
 8004eba:	2301      	movs	r3, #1
 8004ebc:	464a      	mov	r2, r9
 8004ebe:	4631      	mov	r1, r6
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	47b8      	blx	r7
 8004ec4:	3001      	adds	r0, #1
 8004ec6:	f43f ae3e 	beq.w	8004b46 <_printf_float+0xb6>
 8004eca:	f108 0801 	add.w	r8, r8, #1
 8004ece:	68e3      	ldr	r3, [r4, #12]
 8004ed0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004ed2:	1a5b      	subs	r3, r3, r1
 8004ed4:	4543      	cmp	r3, r8
 8004ed6:	dcf0      	bgt.n	8004eba <_printf_float+0x42a>
 8004ed8:	e6fc      	b.n	8004cd4 <_printf_float+0x244>
 8004eda:	f04f 0800 	mov.w	r8, #0
 8004ede:	f104 0919 	add.w	r9, r4, #25
 8004ee2:	e7f4      	b.n	8004ece <_printf_float+0x43e>

08004ee4 <_printf_common>:
 8004ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ee8:	4616      	mov	r6, r2
 8004eea:	4698      	mov	r8, r3
 8004eec:	688a      	ldr	r2, [r1, #8]
 8004eee:	690b      	ldr	r3, [r1, #16]
 8004ef0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ef4:	4293      	cmp	r3, r2
 8004ef6:	bfb8      	it	lt
 8004ef8:	4613      	movlt	r3, r2
 8004efa:	6033      	str	r3, [r6, #0]
 8004efc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f00:	4607      	mov	r7, r0
 8004f02:	460c      	mov	r4, r1
 8004f04:	b10a      	cbz	r2, 8004f0a <_printf_common+0x26>
 8004f06:	3301      	adds	r3, #1
 8004f08:	6033      	str	r3, [r6, #0]
 8004f0a:	6823      	ldr	r3, [r4, #0]
 8004f0c:	0699      	lsls	r1, r3, #26
 8004f0e:	bf42      	ittt	mi
 8004f10:	6833      	ldrmi	r3, [r6, #0]
 8004f12:	3302      	addmi	r3, #2
 8004f14:	6033      	strmi	r3, [r6, #0]
 8004f16:	6825      	ldr	r5, [r4, #0]
 8004f18:	f015 0506 	ands.w	r5, r5, #6
 8004f1c:	d106      	bne.n	8004f2c <_printf_common+0x48>
 8004f1e:	f104 0a19 	add.w	sl, r4, #25
 8004f22:	68e3      	ldr	r3, [r4, #12]
 8004f24:	6832      	ldr	r2, [r6, #0]
 8004f26:	1a9b      	subs	r3, r3, r2
 8004f28:	42ab      	cmp	r3, r5
 8004f2a:	dc26      	bgt.n	8004f7a <_printf_common+0x96>
 8004f2c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f30:	6822      	ldr	r2, [r4, #0]
 8004f32:	3b00      	subs	r3, #0
 8004f34:	bf18      	it	ne
 8004f36:	2301      	movne	r3, #1
 8004f38:	0692      	lsls	r2, r2, #26
 8004f3a:	d42b      	bmi.n	8004f94 <_printf_common+0xb0>
 8004f3c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f40:	4641      	mov	r1, r8
 8004f42:	4638      	mov	r0, r7
 8004f44:	47c8      	blx	r9
 8004f46:	3001      	adds	r0, #1
 8004f48:	d01e      	beq.n	8004f88 <_printf_common+0xa4>
 8004f4a:	6823      	ldr	r3, [r4, #0]
 8004f4c:	6922      	ldr	r2, [r4, #16]
 8004f4e:	f003 0306 	and.w	r3, r3, #6
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	bf02      	ittt	eq
 8004f56:	68e5      	ldreq	r5, [r4, #12]
 8004f58:	6833      	ldreq	r3, [r6, #0]
 8004f5a:	1aed      	subeq	r5, r5, r3
 8004f5c:	68a3      	ldr	r3, [r4, #8]
 8004f5e:	bf0c      	ite	eq
 8004f60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f64:	2500      	movne	r5, #0
 8004f66:	4293      	cmp	r3, r2
 8004f68:	bfc4      	itt	gt
 8004f6a:	1a9b      	subgt	r3, r3, r2
 8004f6c:	18ed      	addgt	r5, r5, r3
 8004f6e:	2600      	movs	r6, #0
 8004f70:	341a      	adds	r4, #26
 8004f72:	42b5      	cmp	r5, r6
 8004f74:	d11a      	bne.n	8004fac <_printf_common+0xc8>
 8004f76:	2000      	movs	r0, #0
 8004f78:	e008      	b.n	8004f8c <_printf_common+0xa8>
 8004f7a:	2301      	movs	r3, #1
 8004f7c:	4652      	mov	r2, sl
 8004f7e:	4641      	mov	r1, r8
 8004f80:	4638      	mov	r0, r7
 8004f82:	47c8      	blx	r9
 8004f84:	3001      	adds	r0, #1
 8004f86:	d103      	bne.n	8004f90 <_printf_common+0xac>
 8004f88:	f04f 30ff 	mov.w	r0, #4294967295
 8004f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f90:	3501      	adds	r5, #1
 8004f92:	e7c6      	b.n	8004f22 <_printf_common+0x3e>
 8004f94:	18e1      	adds	r1, r4, r3
 8004f96:	1c5a      	adds	r2, r3, #1
 8004f98:	2030      	movs	r0, #48	@ 0x30
 8004f9a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f9e:	4422      	add	r2, r4
 8004fa0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fa4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fa8:	3302      	adds	r3, #2
 8004faa:	e7c7      	b.n	8004f3c <_printf_common+0x58>
 8004fac:	2301      	movs	r3, #1
 8004fae:	4622      	mov	r2, r4
 8004fb0:	4641      	mov	r1, r8
 8004fb2:	4638      	mov	r0, r7
 8004fb4:	47c8      	blx	r9
 8004fb6:	3001      	adds	r0, #1
 8004fb8:	d0e6      	beq.n	8004f88 <_printf_common+0xa4>
 8004fba:	3601      	adds	r6, #1
 8004fbc:	e7d9      	b.n	8004f72 <_printf_common+0x8e>
	...

08004fc0 <_printf_i>:
 8004fc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc4:	7e0f      	ldrb	r7, [r1, #24]
 8004fc6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004fc8:	2f78      	cmp	r7, #120	@ 0x78
 8004fca:	4691      	mov	r9, r2
 8004fcc:	4680      	mov	r8, r0
 8004fce:	460c      	mov	r4, r1
 8004fd0:	469a      	mov	sl, r3
 8004fd2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004fd6:	d807      	bhi.n	8004fe8 <_printf_i+0x28>
 8004fd8:	2f62      	cmp	r7, #98	@ 0x62
 8004fda:	d80a      	bhi.n	8004ff2 <_printf_i+0x32>
 8004fdc:	2f00      	cmp	r7, #0
 8004fde:	f000 80d1 	beq.w	8005184 <_printf_i+0x1c4>
 8004fe2:	2f58      	cmp	r7, #88	@ 0x58
 8004fe4:	f000 80b8 	beq.w	8005158 <_printf_i+0x198>
 8004fe8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004ff0:	e03a      	b.n	8005068 <_printf_i+0xa8>
 8004ff2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004ff6:	2b15      	cmp	r3, #21
 8004ff8:	d8f6      	bhi.n	8004fe8 <_printf_i+0x28>
 8004ffa:	a101      	add	r1, pc, #4	@ (adr r1, 8005000 <_printf_i+0x40>)
 8004ffc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005000:	08005059 	.word	0x08005059
 8005004:	0800506d 	.word	0x0800506d
 8005008:	08004fe9 	.word	0x08004fe9
 800500c:	08004fe9 	.word	0x08004fe9
 8005010:	08004fe9 	.word	0x08004fe9
 8005014:	08004fe9 	.word	0x08004fe9
 8005018:	0800506d 	.word	0x0800506d
 800501c:	08004fe9 	.word	0x08004fe9
 8005020:	08004fe9 	.word	0x08004fe9
 8005024:	08004fe9 	.word	0x08004fe9
 8005028:	08004fe9 	.word	0x08004fe9
 800502c:	0800516b 	.word	0x0800516b
 8005030:	08005097 	.word	0x08005097
 8005034:	08005125 	.word	0x08005125
 8005038:	08004fe9 	.word	0x08004fe9
 800503c:	08004fe9 	.word	0x08004fe9
 8005040:	0800518d 	.word	0x0800518d
 8005044:	08004fe9 	.word	0x08004fe9
 8005048:	08005097 	.word	0x08005097
 800504c:	08004fe9 	.word	0x08004fe9
 8005050:	08004fe9 	.word	0x08004fe9
 8005054:	0800512d 	.word	0x0800512d
 8005058:	6833      	ldr	r3, [r6, #0]
 800505a:	1d1a      	adds	r2, r3, #4
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	6032      	str	r2, [r6, #0]
 8005060:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005064:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005068:	2301      	movs	r3, #1
 800506a:	e09c      	b.n	80051a6 <_printf_i+0x1e6>
 800506c:	6833      	ldr	r3, [r6, #0]
 800506e:	6820      	ldr	r0, [r4, #0]
 8005070:	1d19      	adds	r1, r3, #4
 8005072:	6031      	str	r1, [r6, #0]
 8005074:	0606      	lsls	r6, r0, #24
 8005076:	d501      	bpl.n	800507c <_printf_i+0xbc>
 8005078:	681d      	ldr	r5, [r3, #0]
 800507a:	e003      	b.n	8005084 <_printf_i+0xc4>
 800507c:	0645      	lsls	r5, r0, #25
 800507e:	d5fb      	bpl.n	8005078 <_printf_i+0xb8>
 8005080:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005084:	2d00      	cmp	r5, #0
 8005086:	da03      	bge.n	8005090 <_printf_i+0xd0>
 8005088:	232d      	movs	r3, #45	@ 0x2d
 800508a:	426d      	negs	r5, r5
 800508c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005090:	4858      	ldr	r0, [pc, #352]	@ (80051f4 <_printf_i+0x234>)
 8005092:	230a      	movs	r3, #10
 8005094:	e011      	b.n	80050ba <_printf_i+0xfa>
 8005096:	6821      	ldr	r1, [r4, #0]
 8005098:	6833      	ldr	r3, [r6, #0]
 800509a:	0608      	lsls	r0, r1, #24
 800509c:	f853 5b04 	ldr.w	r5, [r3], #4
 80050a0:	d402      	bmi.n	80050a8 <_printf_i+0xe8>
 80050a2:	0649      	lsls	r1, r1, #25
 80050a4:	bf48      	it	mi
 80050a6:	b2ad      	uxthmi	r5, r5
 80050a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80050aa:	4852      	ldr	r0, [pc, #328]	@ (80051f4 <_printf_i+0x234>)
 80050ac:	6033      	str	r3, [r6, #0]
 80050ae:	bf14      	ite	ne
 80050b0:	230a      	movne	r3, #10
 80050b2:	2308      	moveq	r3, #8
 80050b4:	2100      	movs	r1, #0
 80050b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050ba:	6866      	ldr	r6, [r4, #4]
 80050bc:	60a6      	str	r6, [r4, #8]
 80050be:	2e00      	cmp	r6, #0
 80050c0:	db05      	blt.n	80050ce <_printf_i+0x10e>
 80050c2:	6821      	ldr	r1, [r4, #0]
 80050c4:	432e      	orrs	r6, r5
 80050c6:	f021 0104 	bic.w	r1, r1, #4
 80050ca:	6021      	str	r1, [r4, #0]
 80050cc:	d04b      	beq.n	8005166 <_printf_i+0x1a6>
 80050ce:	4616      	mov	r6, r2
 80050d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80050d4:	fb03 5711 	mls	r7, r3, r1, r5
 80050d8:	5dc7      	ldrb	r7, [r0, r7]
 80050da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050de:	462f      	mov	r7, r5
 80050e0:	42bb      	cmp	r3, r7
 80050e2:	460d      	mov	r5, r1
 80050e4:	d9f4      	bls.n	80050d0 <_printf_i+0x110>
 80050e6:	2b08      	cmp	r3, #8
 80050e8:	d10b      	bne.n	8005102 <_printf_i+0x142>
 80050ea:	6823      	ldr	r3, [r4, #0]
 80050ec:	07df      	lsls	r7, r3, #31
 80050ee:	d508      	bpl.n	8005102 <_printf_i+0x142>
 80050f0:	6923      	ldr	r3, [r4, #16]
 80050f2:	6861      	ldr	r1, [r4, #4]
 80050f4:	4299      	cmp	r1, r3
 80050f6:	bfde      	ittt	le
 80050f8:	2330      	movle	r3, #48	@ 0x30
 80050fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005102:	1b92      	subs	r2, r2, r6
 8005104:	6122      	str	r2, [r4, #16]
 8005106:	f8cd a000 	str.w	sl, [sp]
 800510a:	464b      	mov	r3, r9
 800510c:	aa03      	add	r2, sp, #12
 800510e:	4621      	mov	r1, r4
 8005110:	4640      	mov	r0, r8
 8005112:	f7ff fee7 	bl	8004ee4 <_printf_common>
 8005116:	3001      	adds	r0, #1
 8005118:	d14a      	bne.n	80051b0 <_printf_i+0x1f0>
 800511a:	f04f 30ff 	mov.w	r0, #4294967295
 800511e:	b004      	add	sp, #16
 8005120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005124:	6823      	ldr	r3, [r4, #0]
 8005126:	f043 0320 	orr.w	r3, r3, #32
 800512a:	6023      	str	r3, [r4, #0]
 800512c:	4832      	ldr	r0, [pc, #200]	@ (80051f8 <_printf_i+0x238>)
 800512e:	2778      	movs	r7, #120	@ 0x78
 8005130:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005134:	6823      	ldr	r3, [r4, #0]
 8005136:	6831      	ldr	r1, [r6, #0]
 8005138:	061f      	lsls	r7, r3, #24
 800513a:	f851 5b04 	ldr.w	r5, [r1], #4
 800513e:	d402      	bmi.n	8005146 <_printf_i+0x186>
 8005140:	065f      	lsls	r7, r3, #25
 8005142:	bf48      	it	mi
 8005144:	b2ad      	uxthmi	r5, r5
 8005146:	6031      	str	r1, [r6, #0]
 8005148:	07d9      	lsls	r1, r3, #31
 800514a:	bf44      	itt	mi
 800514c:	f043 0320 	orrmi.w	r3, r3, #32
 8005150:	6023      	strmi	r3, [r4, #0]
 8005152:	b11d      	cbz	r5, 800515c <_printf_i+0x19c>
 8005154:	2310      	movs	r3, #16
 8005156:	e7ad      	b.n	80050b4 <_printf_i+0xf4>
 8005158:	4826      	ldr	r0, [pc, #152]	@ (80051f4 <_printf_i+0x234>)
 800515a:	e7e9      	b.n	8005130 <_printf_i+0x170>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	f023 0320 	bic.w	r3, r3, #32
 8005162:	6023      	str	r3, [r4, #0]
 8005164:	e7f6      	b.n	8005154 <_printf_i+0x194>
 8005166:	4616      	mov	r6, r2
 8005168:	e7bd      	b.n	80050e6 <_printf_i+0x126>
 800516a:	6833      	ldr	r3, [r6, #0]
 800516c:	6825      	ldr	r5, [r4, #0]
 800516e:	6961      	ldr	r1, [r4, #20]
 8005170:	1d18      	adds	r0, r3, #4
 8005172:	6030      	str	r0, [r6, #0]
 8005174:	062e      	lsls	r6, r5, #24
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	d501      	bpl.n	800517e <_printf_i+0x1be>
 800517a:	6019      	str	r1, [r3, #0]
 800517c:	e002      	b.n	8005184 <_printf_i+0x1c4>
 800517e:	0668      	lsls	r0, r5, #25
 8005180:	d5fb      	bpl.n	800517a <_printf_i+0x1ba>
 8005182:	8019      	strh	r1, [r3, #0]
 8005184:	2300      	movs	r3, #0
 8005186:	6123      	str	r3, [r4, #16]
 8005188:	4616      	mov	r6, r2
 800518a:	e7bc      	b.n	8005106 <_printf_i+0x146>
 800518c:	6833      	ldr	r3, [r6, #0]
 800518e:	1d1a      	adds	r2, r3, #4
 8005190:	6032      	str	r2, [r6, #0]
 8005192:	681e      	ldr	r6, [r3, #0]
 8005194:	6862      	ldr	r2, [r4, #4]
 8005196:	2100      	movs	r1, #0
 8005198:	4630      	mov	r0, r6
 800519a:	f7fb f819 	bl	80001d0 <memchr>
 800519e:	b108      	cbz	r0, 80051a4 <_printf_i+0x1e4>
 80051a0:	1b80      	subs	r0, r0, r6
 80051a2:	6060      	str	r0, [r4, #4]
 80051a4:	6863      	ldr	r3, [r4, #4]
 80051a6:	6123      	str	r3, [r4, #16]
 80051a8:	2300      	movs	r3, #0
 80051aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051ae:	e7aa      	b.n	8005106 <_printf_i+0x146>
 80051b0:	6923      	ldr	r3, [r4, #16]
 80051b2:	4632      	mov	r2, r6
 80051b4:	4649      	mov	r1, r9
 80051b6:	4640      	mov	r0, r8
 80051b8:	47d0      	blx	sl
 80051ba:	3001      	adds	r0, #1
 80051bc:	d0ad      	beq.n	800511a <_printf_i+0x15a>
 80051be:	6823      	ldr	r3, [r4, #0]
 80051c0:	079b      	lsls	r3, r3, #30
 80051c2:	d413      	bmi.n	80051ec <_printf_i+0x22c>
 80051c4:	68e0      	ldr	r0, [r4, #12]
 80051c6:	9b03      	ldr	r3, [sp, #12]
 80051c8:	4298      	cmp	r0, r3
 80051ca:	bfb8      	it	lt
 80051cc:	4618      	movlt	r0, r3
 80051ce:	e7a6      	b.n	800511e <_printf_i+0x15e>
 80051d0:	2301      	movs	r3, #1
 80051d2:	4632      	mov	r2, r6
 80051d4:	4649      	mov	r1, r9
 80051d6:	4640      	mov	r0, r8
 80051d8:	47d0      	blx	sl
 80051da:	3001      	adds	r0, #1
 80051dc:	d09d      	beq.n	800511a <_printf_i+0x15a>
 80051de:	3501      	adds	r5, #1
 80051e0:	68e3      	ldr	r3, [r4, #12]
 80051e2:	9903      	ldr	r1, [sp, #12]
 80051e4:	1a5b      	subs	r3, r3, r1
 80051e6:	42ab      	cmp	r3, r5
 80051e8:	dcf2      	bgt.n	80051d0 <_printf_i+0x210>
 80051ea:	e7eb      	b.n	80051c4 <_printf_i+0x204>
 80051ec:	2500      	movs	r5, #0
 80051ee:	f104 0619 	add.w	r6, r4, #25
 80051f2:	e7f5      	b.n	80051e0 <_printf_i+0x220>
 80051f4:	0800743a 	.word	0x0800743a
 80051f8:	0800744b 	.word	0x0800744b

080051fc <std>:
 80051fc:	2300      	movs	r3, #0
 80051fe:	b510      	push	{r4, lr}
 8005200:	4604      	mov	r4, r0
 8005202:	e9c0 3300 	strd	r3, r3, [r0]
 8005206:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800520a:	6083      	str	r3, [r0, #8]
 800520c:	8181      	strh	r1, [r0, #12]
 800520e:	6643      	str	r3, [r0, #100]	@ 0x64
 8005210:	81c2      	strh	r2, [r0, #14]
 8005212:	6183      	str	r3, [r0, #24]
 8005214:	4619      	mov	r1, r3
 8005216:	2208      	movs	r2, #8
 8005218:	305c      	adds	r0, #92	@ 0x5c
 800521a:	f000 f9f9 	bl	8005610 <memset>
 800521e:	4b0d      	ldr	r3, [pc, #52]	@ (8005254 <std+0x58>)
 8005220:	6263      	str	r3, [r4, #36]	@ 0x24
 8005222:	4b0d      	ldr	r3, [pc, #52]	@ (8005258 <std+0x5c>)
 8005224:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005226:	4b0d      	ldr	r3, [pc, #52]	@ (800525c <std+0x60>)
 8005228:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800522a:	4b0d      	ldr	r3, [pc, #52]	@ (8005260 <std+0x64>)
 800522c:	6323      	str	r3, [r4, #48]	@ 0x30
 800522e:	4b0d      	ldr	r3, [pc, #52]	@ (8005264 <std+0x68>)
 8005230:	6224      	str	r4, [r4, #32]
 8005232:	429c      	cmp	r4, r3
 8005234:	d006      	beq.n	8005244 <std+0x48>
 8005236:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800523a:	4294      	cmp	r4, r2
 800523c:	d002      	beq.n	8005244 <std+0x48>
 800523e:	33d0      	adds	r3, #208	@ 0xd0
 8005240:	429c      	cmp	r4, r3
 8005242:	d105      	bne.n	8005250 <std+0x54>
 8005244:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005248:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800524c:	f000 ba5c 	b.w	8005708 <__retarget_lock_init_recursive>
 8005250:	bd10      	pop	{r4, pc}
 8005252:	bf00      	nop
 8005254:	08005461 	.word	0x08005461
 8005258:	08005483 	.word	0x08005483
 800525c:	080054bb 	.word	0x080054bb
 8005260:	080054df 	.word	0x080054df
 8005264:	20000284 	.word	0x20000284

08005268 <stdio_exit_handler>:
 8005268:	4a02      	ldr	r2, [pc, #8]	@ (8005274 <stdio_exit_handler+0xc>)
 800526a:	4903      	ldr	r1, [pc, #12]	@ (8005278 <stdio_exit_handler+0x10>)
 800526c:	4803      	ldr	r0, [pc, #12]	@ (800527c <stdio_exit_handler+0x14>)
 800526e:	f000 b869 	b.w	8005344 <_fwalk_sglue>
 8005272:	bf00      	nop
 8005274:	2000000c 	.word	0x2000000c
 8005278:	08007041 	.word	0x08007041
 800527c:	2000001c 	.word	0x2000001c

08005280 <cleanup_stdio>:
 8005280:	6841      	ldr	r1, [r0, #4]
 8005282:	4b0c      	ldr	r3, [pc, #48]	@ (80052b4 <cleanup_stdio+0x34>)
 8005284:	4299      	cmp	r1, r3
 8005286:	b510      	push	{r4, lr}
 8005288:	4604      	mov	r4, r0
 800528a:	d001      	beq.n	8005290 <cleanup_stdio+0x10>
 800528c:	f001 fed8 	bl	8007040 <_fflush_r>
 8005290:	68a1      	ldr	r1, [r4, #8]
 8005292:	4b09      	ldr	r3, [pc, #36]	@ (80052b8 <cleanup_stdio+0x38>)
 8005294:	4299      	cmp	r1, r3
 8005296:	d002      	beq.n	800529e <cleanup_stdio+0x1e>
 8005298:	4620      	mov	r0, r4
 800529a:	f001 fed1 	bl	8007040 <_fflush_r>
 800529e:	68e1      	ldr	r1, [r4, #12]
 80052a0:	4b06      	ldr	r3, [pc, #24]	@ (80052bc <cleanup_stdio+0x3c>)
 80052a2:	4299      	cmp	r1, r3
 80052a4:	d004      	beq.n	80052b0 <cleanup_stdio+0x30>
 80052a6:	4620      	mov	r0, r4
 80052a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ac:	f001 bec8 	b.w	8007040 <_fflush_r>
 80052b0:	bd10      	pop	{r4, pc}
 80052b2:	bf00      	nop
 80052b4:	20000284 	.word	0x20000284
 80052b8:	200002ec 	.word	0x200002ec
 80052bc:	20000354 	.word	0x20000354

080052c0 <global_stdio_init.part.0>:
 80052c0:	b510      	push	{r4, lr}
 80052c2:	4b0b      	ldr	r3, [pc, #44]	@ (80052f0 <global_stdio_init.part.0+0x30>)
 80052c4:	4c0b      	ldr	r4, [pc, #44]	@ (80052f4 <global_stdio_init.part.0+0x34>)
 80052c6:	4a0c      	ldr	r2, [pc, #48]	@ (80052f8 <global_stdio_init.part.0+0x38>)
 80052c8:	601a      	str	r2, [r3, #0]
 80052ca:	4620      	mov	r0, r4
 80052cc:	2200      	movs	r2, #0
 80052ce:	2104      	movs	r1, #4
 80052d0:	f7ff ff94 	bl	80051fc <std>
 80052d4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80052d8:	2201      	movs	r2, #1
 80052da:	2109      	movs	r1, #9
 80052dc:	f7ff ff8e 	bl	80051fc <std>
 80052e0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80052e4:	2202      	movs	r2, #2
 80052e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052ea:	2112      	movs	r1, #18
 80052ec:	f7ff bf86 	b.w	80051fc <std>
 80052f0:	200003bc 	.word	0x200003bc
 80052f4:	20000284 	.word	0x20000284
 80052f8:	08005269 	.word	0x08005269

080052fc <__sfp_lock_acquire>:
 80052fc:	4801      	ldr	r0, [pc, #4]	@ (8005304 <__sfp_lock_acquire+0x8>)
 80052fe:	f000 ba04 	b.w	800570a <__retarget_lock_acquire_recursive>
 8005302:	bf00      	nop
 8005304:	200003c5 	.word	0x200003c5

08005308 <__sfp_lock_release>:
 8005308:	4801      	ldr	r0, [pc, #4]	@ (8005310 <__sfp_lock_release+0x8>)
 800530a:	f000 b9ff 	b.w	800570c <__retarget_lock_release_recursive>
 800530e:	bf00      	nop
 8005310:	200003c5 	.word	0x200003c5

08005314 <__sinit>:
 8005314:	b510      	push	{r4, lr}
 8005316:	4604      	mov	r4, r0
 8005318:	f7ff fff0 	bl	80052fc <__sfp_lock_acquire>
 800531c:	6a23      	ldr	r3, [r4, #32]
 800531e:	b11b      	cbz	r3, 8005328 <__sinit+0x14>
 8005320:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005324:	f7ff bff0 	b.w	8005308 <__sfp_lock_release>
 8005328:	4b04      	ldr	r3, [pc, #16]	@ (800533c <__sinit+0x28>)
 800532a:	6223      	str	r3, [r4, #32]
 800532c:	4b04      	ldr	r3, [pc, #16]	@ (8005340 <__sinit+0x2c>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b00      	cmp	r3, #0
 8005332:	d1f5      	bne.n	8005320 <__sinit+0xc>
 8005334:	f7ff ffc4 	bl	80052c0 <global_stdio_init.part.0>
 8005338:	e7f2      	b.n	8005320 <__sinit+0xc>
 800533a:	bf00      	nop
 800533c:	08005281 	.word	0x08005281
 8005340:	200003bc 	.word	0x200003bc

08005344 <_fwalk_sglue>:
 8005344:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005348:	4607      	mov	r7, r0
 800534a:	4688      	mov	r8, r1
 800534c:	4614      	mov	r4, r2
 800534e:	2600      	movs	r6, #0
 8005350:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005354:	f1b9 0901 	subs.w	r9, r9, #1
 8005358:	d505      	bpl.n	8005366 <_fwalk_sglue+0x22>
 800535a:	6824      	ldr	r4, [r4, #0]
 800535c:	2c00      	cmp	r4, #0
 800535e:	d1f7      	bne.n	8005350 <_fwalk_sglue+0xc>
 8005360:	4630      	mov	r0, r6
 8005362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005366:	89ab      	ldrh	r3, [r5, #12]
 8005368:	2b01      	cmp	r3, #1
 800536a:	d907      	bls.n	800537c <_fwalk_sglue+0x38>
 800536c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005370:	3301      	adds	r3, #1
 8005372:	d003      	beq.n	800537c <_fwalk_sglue+0x38>
 8005374:	4629      	mov	r1, r5
 8005376:	4638      	mov	r0, r7
 8005378:	47c0      	blx	r8
 800537a:	4306      	orrs	r6, r0
 800537c:	3568      	adds	r5, #104	@ 0x68
 800537e:	e7e9      	b.n	8005354 <_fwalk_sglue+0x10>

08005380 <iprintf>:
 8005380:	b40f      	push	{r0, r1, r2, r3}
 8005382:	b507      	push	{r0, r1, r2, lr}
 8005384:	4906      	ldr	r1, [pc, #24]	@ (80053a0 <iprintf+0x20>)
 8005386:	ab04      	add	r3, sp, #16
 8005388:	6808      	ldr	r0, [r1, #0]
 800538a:	f853 2b04 	ldr.w	r2, [r3], #4
 800538e:	6881      	ldr	r1, [r0, #8]
 8005390:	9301      	str	r3, [sp, #4]
 8005392:	f001 fcb9 	bl	8006d08 <_vfiprintf_r>
 8005396:	b003      	add	sp, #12
 8005398:	f85d eb04 	ldr.w	lr, [sp], #4
 800539c:	b004      	add	sp, #16
 800539e:	4770      	bx	lr
 80053a0:	20000018 	.word	0x20000018

080053a4 <_puts_r>:
 80053a4:	6a03      	ldr	r3, [r0, #32]
 80053a6:	b570      	push	{r4, r5, r6, lr}
 80053a8:	6884      	ldr	r4, [r0, #8]
 80053aa:	4605      	mov	r5, r0
 80053ac:	460e      	mov	r6, r1
 80053ae:	b90b      	cbnz	r3, 80053b4 <_puts_r+0x10>
 80053b0:	f7ff ffb0 	bl	8005314 <__sinit>
 80053b4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053b6:	07db      	lsls	r3, r3, #31
 80053b8:	d405      	bmi.n	80053c6 <_puts_r+0x22>
 80053ba:	89a3      	ldrh	r3, [r4, #12]
 80053bc:	0598      	lsls	r0, r3, #22
 80053be:	d402      	bmi.n	80053c6 <_puts_r+0x22>
 80053c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053c2:	f000 f9a2 	bl	800570a <__retarget_lock_acquire_recursive>
 80053c6:	89a3      	ldrh	r3, [r4, #12]
 80053c8:	0719      	lsls	r1, r3, #28
 80053ca:	d502      	bpl.n	80053d2 <_puts_r+0x2e>
 80053cc:	6923      	ldr	r3, [r4, #16]
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d135      	bne.n	800543e <_puts_r+0x9a>
 80053d2:	4621      	mov	r1, r4
 80053d4:	4628      	mov	r0, r5
 80053d6:	f000 f8c5 	bl	8005564 <__swsetup_r>
 80053da:	b380      	cbz	r0, 800543e <_puts_r+0x9a>
 80053dc:	f04f 35ff 	mov.w	r5, #4294967295
 80053e0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80053e2:	07da      	lsls	r2, r3, #31
 80053e4:	d405      	bmi.n	80053f2 <_puts_r+0x4e>
 80053e6:	89a3      	ldrh	r3, [r4, #12]
 80053e8:	059b      	lsls	r3, r3, #22
 80053ea:	d402      	bmi.n	80053f2 <_puts_r+0x4e>
 80053ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80053ee:	f000 f98d 	bl	800570c <__retarget_lock_release_recursive>
 80053f2:	4628      	mov	r0, r5
 80053f4:	bd70      	pop	{r4, r5, r6, pc}
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	da04      	bge.n	8005404 <_puts_r+0x60>
 80053fa:	69a2      	ldr	r2, [r4, #24]
 80053fc:	429a      	cmp	r2, r3
 80053fe:	dc17      	bgt.n	8005430 <_puts_r+0x8c>
 8005400:	290a      	cmp	r1, #10
 8005402:	d015      	beq.n	8005430 <_puts_r+0x8c>
 8005404:	6823      	ldr	r3, [r4, #0]
 8005406:	1c5a      	adds	r2, r3, #1
 8005408:	6022      	str	r2, [r4, #0]
 800540a:	7019      	strb	r1, [r3, #0]
 800540c:	68a3      	ldr	r3, [r4, #8]
 800540e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005412:	3b01      	subs	r3, #1
 8005414:	60a3      	str	r3, [r4, #8]
 8005416:	2900      	cmp	r1, #0
 8005418:	d1ed      	bne.n	80053f6 <_puts_r+0x52>
 800541a:	2b00      	cmp	r3, #0
 800541c:	da11      	bge.n	8005442 <_puts_r+0x9e>
 800541e:	4622      	mov	r2, r4
 8005420:	210a      	movs	r1, #10
 8005422:	4628      	mov	r0, r5
 8005424:	f000 f85f 	bl	80054e6 <__swbuf_r>
 8005428:	3001      	adds	r0, #1
 800542a:	d0d7      	beq.n	80053dc <_puts_r+0x38>
 800542c:	250a      	movs	r5, #10
 800542e:	e7d7      	b.n	80053e0 <_puts_r+0x3c>
 8005430:	4622      	mov	r2, r4
 8005432:	4628      	mov	r0, r5
 8005434:	f000 f857 	bl	80054e6 <__swbuf_r>
 8005438:	3001      	adds	r0, #1
 800543a:	d1e7      	bne.n	800540c <_puts_r+0x68>
 800543c:	e7ce      	b.n	80053dc <_puts_r+0x38>
 800543e:	3e01      	subs	r6, #1
 8005440:	e7e4      	b.n	800540c <_puts_r+0x68>
 8005442:	6823      	ldr	r3, [r4, #0]
 8005444:	1c5a      	adds	r2, r3, #1
 8005446:	6022      	str	r2, [r4, #0]
 8005448:	220a      	movs	r2, #10
 800544a:	701a      	strb	r2, [r3, #0]
 800544c:	e7ee      	b.n	800542c <_puts_r+0x88>
	...

08005450 <puts>:
 8005450:	4b02      	ldr	r3, [pc, #8]	@ (800545c <puts+0xc>)
 8005452:	4601      	mov	r1, r0
 8005454:	6818      	ldr	r0, [r3, #0]
 8005456:	f7ff bfa5 	b.w	80053a4 <_puts_r>
 800545a:	bf00      	nop
 800545c:	20000018 	.word	0x20000018

08005460 <__sread>:
 8005460:	b510      	push	{r4, lr}
 8005462:	460c      	mov	r4, r1
 8005464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005468:	f000 f900 	bl	800566c <_read_r>
 800546c:	2800      	cmp	r0, #0
 800546e:	bfab      	itete	ge
 8005470:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005472:	89a3      	ldrhlt	r3, [r4, #12]
 8005474:	181b      	addge	r3, r3, r0
 8005476:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800547a:	bfac      	ite	ge
 800547c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800547e:	81a3      	strhlt	r3, [r4, #12]
 8005480:	bd10      	pop	{r4, pc}

08005482 <__swrite>:
 8005482:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005486:	461f      	mov	r7, r3
 8005488:	898b      	ldrh	r3, [r1, #12]
 800548a:	05db      	lsls	r3, r3, #23
 800548c:	4605      	mov	r5, r0
 800548e:	460c      	mov	r4, r1
 8005490:	4616      	mov	r6, r2
 8005492:	d505      	bpl.n	80054a0 <__swrite+0x1e>
 8005494:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005498:	2302      	movs	r3, #2
 800549a:	2200      	movs	r2, #0
 800549c:	f000 f8d4 	bl	8005648 <_lseek_r>
 80054a0:	89a3      	ldrh	r3, [r4, #12]
 80054a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80054a6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80054aa:	81a3      	strh	r3, [r4, #12]
 80054ac:	4632      	mov	r2, r6
 80054ae:	463b      	mov	r3, r7
 80054b0:	4628      	mov	r0, r5
 80054b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80054b6:	f000 b8eb 	b.w	8005690 <_write_r>

080054ba <__sseek>:
 80054ba:	b510      	push	{r4, lr}
 80054bc:	460c      	mov	r4, r1
 80054be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054c2:	f000 f8c1 	bl	8005648 <_lseek_r>
 80054c6:	1c43      	adds	r3, r0, #1
 80054c8:	89a3      	ldrh	r3, [r4, #12]
 80054ca:	bf15      	itete	ne
 80054cc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80054ce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80054d2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80054d6:	81a3      	strheq	r3, [r4, #12]
 80054d8:	bf18      	it	ne
 80054da:	81a3      	strhne	r3, [r4, #12]
 80054dc:	bd10      	pop	{r4, pc}

080054de <__sclose>:
 80054de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80054e2:	f000 b8a1 	b.w	8005628 <_close_r>

080054e6 <__swbuf_r>:
 80054e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054e8:	460e      	mov	r6, r1
 80054ea:	4614      	mov	r4, r2
 80054ec:	4605      	mov	r5, r0
 80054ee:	b118      	cbz	r0, 80054f8 <__swbuf_r+0x12>
 80054f0:	6a03      	ldr	r3, [r0, #32]
 80054f2:	b90b      	cbnz	r3, 80054f8 <__swbuf_r+0x12>
 80054f4:	f7ff ff0e 	bl	8005314 <__sinit>
 80054f8:	69a3      	ldr	r3, [r4, #24]
 80054fa:	60a3      	str	r3, [r4, #8]
 80054fc:	89a3      	ldrh	r3, [r4, #12]
 80054fe:	071a      	lsls	r2, r3, #28
 8005500:	d501      	bpl.n	8005506 <__swbuf_r+0x20>
 8005502:	6923      	ldr	r3, [r4, #16]
 8005504:	b943      	cbnz	r3, 8005518 <__swbuf_r+0x32>
 8005506:	4621      	mov	r1, r4
 8005508:	4628      	mov	r0, r5
 800550a:	f000 f82b 	bl	8005564 <__swsetup_r>
 800550e:	b118      	cbz	r0, 8005518 <__swbuf_r+0x32>
 8005510:	f04f 37ff 	mov.w	r7, #4294967295
 8005514:	4638      	mov	r0, r7
 8005516:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005518:	6823      	ldr	r3, [r4, #0]
 800551a:	6922      	ldr	r2, [r4, #16]
 800551c:	1a98      	subs	r0, r3, r2
 800551e:	6963      	ldr	r3, [r4, #20]
 8005520:	b2f6      	uxtb	r6, r6
 8005522:	4283      	cmp	r3, r0
 8005524:	4637      	mov	r7, r6
 8005526:	dc05      	bgt.n	8005534 <__swbuf_r+0x4e>
 8005528:	4621      	mov	r1, r4
 800552a:	4628      	mov	r0, r5
 800552c:	f001 fd88 	bl	8007040 <_fflush_r>
 8005530:	2800      	cmp	r0, #0
 8005532:	d1ed      	bne.n	8005510 <__swbuf_r+0x2a>
 8005534:	68a3      	ldr	r3, [r4, #8]
 8005536:	3b01      	subs	r3, #1
 8005538:	60a3      	str	r3, [r4, #8]
 800553a:	6823      	ldr	r3, [r4, #0]
 800553c:	1c5a      	adds	r2, r3, #1
 800553e:	6022      	str	r2, [r4, #0]
 8005540:	701e      	strb	r6, [r3, #0]
 8005542:	6962      	ldr	r2, [r4, #20]
 8005544:	1c43      	adds	r3, r0, #1
 8005546:	429a      	cmp	r2, r3
 8005548:	d004      	beq.n	8005554 <__swbuf_r+0x6e>
 800554a:	89a3      	ldrh	r3, [r4, #12]
 800554c:	07db      	lsls	r3, r3, #31
 800554e:	d5e1      	bpl.n	8005514 <__swbuf_r+0x2e>
 8005550:	2e0a      	cmp	r6, #10
 8005552:	d1df      	bne.n	8005514 <__swbuf_r+0x2e>
 8005554:	4621      	mov	r1, r4
 8005556:	4628      	mov	r0, r5
 8005558:	f001 fd72 	bl	8007040 <_fflush_r>
 800555c:	2800      	cmp	r0, #0
 800555e:	d0d9      	beq.n	8005514 <__swbuf_r+0x2e>
 8005560:	e7d6      	b.n	8005510 <__swbuf_r+0x2a>
	...

08005564 <__swsetup_r>:
 8005564:	b538      	push	{r3, r4, r5, lr}
 8005566:	4b29      	ldr	r3, [pc, #164]	@ (800560c <__swsetup_r+0xa8>)
 8005568:	4605      	mov	r5, r0
 800556a:	6818      	ldr	r0, [r3, #0]
 800556c:	460c      	mov	r4, r1
 800556e:	b118      	cbz	r0, 8005578 <__swsetup_r+0x14>
 8005570:	6a03      	ldr	r3, [r0, #32]
 8005572:	b90b      	cbnz	r3, 8005578 <__swsetup_r+0x14>
 8005574:	f7ff fece 	bl	8005314 <__sinit>
 8005578:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800557c:	0719      	lsls	r1, r3, #28
 800557e:	d422      	bmi.n	80055c6 <__swsetup_r+0x62>
 8005580:	06da      	lsls	r2, r3, #27
 8005582:	d407      	bmi.n	8005594 <__swsetup_r+0x30>
 8005584:	2209      	movs	r2, #9
 8005586:	602a      	str	r2, [r5, #0]
 8005588:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800558c:	81a3      	strh	r3, [r4, #12]
 800558e:	f04f 30ff 	mov.w	r0, #4294967295
 8005592:	e033      	b.n	80055fc <__swsetup_r+0x98>
 8005594:	0758      	lsls	r0, r3, #29
 8005596:	d512      	bpl.n	80055be <__swsetup_r+0x5a>
 8005598:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800559a:	b141      	cbz	r1, 80055ae <__swsetup_r+0x4a>
 800559c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055a0:	4299      	cmp	r1, r3
 80055a2:	d002      	beq.n	80055aa <__swsetup_r+0x46>
 80055a4:	4628      	mov	r0, r5
 80055a6:	f000 ff0b 	bl	80063c0 <_free_r>
 80055aa:	2300      	movs	r3, #0
 80055ac:	6363      	str	r3, [r4, #52]	@ 0x34
 80055ae:	89a3      	ldrh	r3, [r4, #12]
 80055b0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80055b4:	81a3      	strh	r3, [r4, #12]
 80055b6:	2300      	movs	r3, #0
 80055b8:	6063      	str	r3, [r4, #4]
 80055ba:	6923      	ldr	r3, [r4, #16]
 80055bc:	6023      	str	r3, [r4, #0]
 80055be:	89a3      	ldrh	r3, [r4, #12]
 80055c0:	f043 0308 	orr.w	r3, r3, #8
 80055c4:	81a3      	strh	r3, [r4, #12]
 80055c6:	6923      	ldr	r3, [r4, #16]
 80055c8:	b94b      	cbnz	r3, 80055de <__swsetup_r+0x7a>
 80055ca:	89a3      	ldrh	r3, [r4, #12]
 80055cc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80055d0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055d4:	d003      	beq.n	80055de <__swsetup_r+0x7a>
 80055d6:	4621      	mov	r1, r4
 80055d8:	4628      	mov	r0, r5
 80055da:	f001 fd7f 	bl	80070dc <__smakebuf_r>
 80055de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055e2:	f013 0201 	ands.w	r2, r3, #1
 80055e6:	d00a      	beq.n	80055fe <__swsetup_r+0x9a>
 80055e8:	2200      	movs	r2, #0
 80055ea:	60a2      	str	r2, [r4, #8]
 80055ec:	6962      	ldr	r2, [r4, #20]
 80055ee:	4252      	negs	r2, r2
 80055f0:	61a2      	str	r2, [r4, #24]
 80055f2:	6922      	ldr	r2, [r4, #16]
 80055f4:	b942      	cbnz	r2, 8005608 <__swsetup_r+0xa4>
 80055f6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80055fa:	d1c5      	bne.n	8005588 <__swsetup_r+0x24>
 80055fc:	bd38      	pop	{r3, r4, r5, pc}
 80055fe:	0799      	lsls	r1, r3, #30
 8005600:	bf58      	it	pl
 8005602:	6962      	ldrpl	r2, [r4, #20]
 8005604:	60a2      	str	r2, [r4, #8]
 8005606:	e7f4      	b.n	80055f2 <__swsetup_r+0x8e>
 8005608:	2000      	movs	r0, #0
 800560a:	e7f7      	b.n	80055fc <__swsetup_r+0x98>
 800560c:	20000018 	.word	0x20000018

08005610 <memset>:
 8005610:	4402      	add	r2, r0
 8005612:	4603      	mov	r3, r0
 8005614:	4293      	cmp	r3, r2
 8005616:	d100      	bne.n	800561a <memset+0xa>
 8005618:	4770      	bx	lr
 800561a:	f803 1b01 	strb.w	r1, [r3], #1
 800561e:	e7f9      	b.n	8005614 <memset+0x4>

08005620 <_localeconv_r>:
 8005620:	4800      	ldr	r0, [pc, #0]	@ (8005624 <_localeconv_r+0x4>)
 8005622:	4770      	bx	lr
 8005624:	20000158 	.word	0x20000158

08005628 <_close_r>:
 8005628:	b538      	push	{r3, r4, r5, lr}
 800562a:	4d06      	ldr	r5, [pc, #24]	@ (8005644 <_close_r+0x1c>)
 800562c:	2300      	movs	r3, #0
 800562e:	4604      	mov	r4, r0
 8005630:	4608      	mov	r0, r1
 8005632:	602b      	str	r3, [r5, #0]
 8005634:	f7fc fced 	bl	8002012 <_close>
 8005638:	1c43      	adds	r3, r0, #1
 800563a:	d102      	bne.n	8005642 <_close_r+0x1a>
 800563c:	682b      	ldr	r3, [r5, #0]
 800563e:	b103      	cbz	r3, 8005642 <_close_r+0x1a>
 8005640:	6023      	str	r3, [r4, #0]
 8005642:	bd38      	pop	{r3, r4, r5, pc}
 8005644:	200003c0 	.word	0x200003c0

08005648 <_lseek_r>:
 8005648:	b538      	push	{r3, r4, r5, lr}
 800564a:	4d07      	ldr	r5, [pc, #28]	@ (8005668 <_lseek_r+0x20>)
 800564c:	4604      	mov	r4, r0
 800564e:	4608      	mov	r0, r1
 8005650:	4611      	mov	r1, r2
 8005652:	2200      	movs	r2, #0
 8005654:	602a      	str	r2, [r5, #0]
 8005656:	461a      	mov	r2, r3
 8005658:	f7fc fd02 	bl	8002060 <_lseek>
 800565c:	1c43      	adds	r3, r0, #1
 800565e:	d102      	bne.n	8005666 <_lseek_r+0x1e>
 8005660:	682b      	ldr	r3, [r5, #0]
 8005662:	b103      	cbz	r3, 8005666 <_lseek_r+0x1e>
 8005664:	6023      	str	r3, [r4, #0]
 8005666:	bd38      	pop	{r3, r4, r5, pc}
 8005668:	200003c0 	.word	0x200003c0

0800566c <_read_r>:
 800566c:	b538      	push	{r3, r4, r5, lr}
 800566e:	4d07      	ldr	r5, [pc, #28]	@ (800568c <_read_r+0x20>)
 8005670:	4604      	mov	r4, r0
 8005672:	4608      	mov	r0, r1
 8005674:	4611      	mov	r1, r2
 8005676:	2200      	movs	r2, #0
 8005678:	602a      	str	r2, [r5, #0]
 800567a:	461a      	mov	r2, r3
 800567c:	f7fc fc90 	bl	8001fa0 <_read>
 8005680:	1c43      	adds	r3, r0, #1
 8005682:	d102      	bne.n	800568a <_read_r+0x1e>
 8005684:	682b      	ldr	r3, [r5, #0]
 8005686:	b103      	cbz	r3, 800568a <_read_r+0x1e>
 8005688:	6023      	str	r3, [r4, #0]
 800568a:	bd38      	pop	{r3, r4, r5, pc}
 800568c:	200003c0 	.word	0x200003c0

08005690 <_write_r>:
 8005690:	b538      	push	{r3, r4, r5, lr}
 8005692:	4d07      	ldr	r5, [pc, #28]	@ (80056b0 <_write_r+0x20>)
 8005694:	4604      	mov	r4, r0
 8005696:	4608      	mov	r0, r1
 8005698:	4611      	mov	r1, r2
 800569a:	2200      	movs	r2, #0
 800569c:	602a      	str	r2, [r5, #0]
 800569e:	461a      	mov	r2, r3
 80056a0:	f7fc fc9b 	bl	8001fda <_write>
 80056a4:	1c43      	adds	r3, r0, #1
 80056a6:	d102      	bne.n	80056ae <_write_r+0x1e>
 80056a8:	682b      	ldr	r3, [r5, #0]
 80056aa:	b103      	cbz	r3, 80056ae <_write_r+0x1e>
 80056ac:	6023      	str	r3, [r4, #0]
 80056ae:	bd38      	pop	{r3, r4, r5, pc}
 80056b0:	200003c0 	.word	0x200003c0

080056b4 <__errno>:
 80056b4:	4b01      	ldr	r3, [pc, #4]	@ (80056bc <__errno+0x8>)
 80056b6:	6818      	ldr	r0, [r3, #0]
 80056b8:	4770      	bx	lr
 80056ba:	bf00      	nop
 80056bc:	20000018 	.word	0x20000018

080056c0 <__libc_init_array>:
 80056c0:	b570      	push	{r4, r5, r6, lr}
 80056c2:	4d0d      	ldr	r5, [pc, #52]	@ (80056f8 <__libc_init_array+0x38>)
 80056c4:	4c0d      	ldr	r4, [pc, #52]	@ (80056fc <__libc_init_array+0x3c>)
 80056c6:	1b64      	subs	r4, r4, r5
 80056c8:	10a4      	asrs	r4, r4, #2
 80056ca:	2600      	movs	r6, #0
 80056cc:	42a6      	cmp	r6, r4
 80056ce:	d109      	bne.n	80056e4 <__libc_init_array+0x24>
 80056d0:	4d0b      	ldr	r5, [pc, #44]	@ (8005700 <__libc_init_array+0x40>)
 80056d2:	4c0c      	ldr	r4, [pc, #48]	@ (8005704 <__libc_init_array+0x44>)
 80056d4:	f001 fe2e 	bl	8007334 <_init>
 80056d8:	1b64      	subs	r4, r4, r5
 80056da:	10a4      	asrs	r4, r4, #2
 80056dc:	2600      	movs	r6, #0
 80056de:	42a6      	cmp	r6, r4
 80056e0:	d105      	bne.n	80056ee <__libc_init_array+0x2e>
 80056e2:	bd70      	pop	{r4, r5, r6, pc}
 80056e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80056e8:	4798      	blx	r3
 80056ea:	3601      	adds	r6, #1
 80056ec:	e7ee      	b.n	80056cc <__libc_init_array+0xc>
 80056ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80056f2:	4798      	blx	r3
 80056f4:	3601      	adds	r6, #1
 80056f6:	e7f2      	b.n	80056de <__libc_init_array+0x1e>
 80056f8:	080077a4 	.word	0x080077a4
 80056fc:	080077a4 	.word	0x080077a4
 8005700:	080077a4 	.word	0x080077a4
 8005704:	080077a8 	.word	0x080077a8

08005708 <__retarget_lock_init_recursive>:
 8005708:	4770      	bx	lr

0800570a <__retarget_lock_acquire_recursive>:
 800570a:	4770      	bx	lr

0800570c <__retarget_lock_release_recursive>:
 800570c:	4770      	bx	lr

0800570e <quorem>:
 800570e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005712:	6903      	ldr	r3, [r0, #16]
 8005714:	690c      	ldr	r4, [r1, #16]
 8005716:	42a3      	cmp	r3, r4
 8005718:	4607      	mov	r7, r0
 800571a:	db7e      	blt.n	800581a <quorem+0x10c>
 800571c:	3c01      	subs	r4, #1
 800571e:	f101 0814 	add.w	r8, r1, #20
 8005722:	00a3      	lsls	r3, r4, #2
 8005724:	f100 0514 	add.w	r5, r0, #20
 8005728:	9300      	str	r3, [sp, #0]
 800572a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800572e:	9301      	str	r3, [sp, #4]
 8005730:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005734:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005738:	3301      	adds	r3, #1
 800573a:	429a      	cmp	r2, r3
 800573c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005740:	fbb2 f6f3 	udiv	r6, r2, r3
 8005744:	d32e      	bcc.n	80057a4 <quorem+0x96>
 8005746:	f04f 0a00 	mov.w	sl, #0
 800574a:	46c4      	mov	ip, r8
 800574c:	46ae      	mov	lr, r5
 800574e:	46d3      	mov	fp, sl
 8005750:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005754:	b298      	uxth	r0, r3
 8005756:	fb06 a000 	mla	r0, r6, r0, sl
 800575a:	0c02      	lsrs	r2, r0, #16
 800575c:	0c1b      	lsrs	r3, r3, #16
 800575e:	fb06 2303 	mla	r3, r6, r3, r2
 8005762:	f8de 2000 	ldr.w	r2, [lr]
 8005766:	b280      	uxth	r0, r0
 8005768:	b292      	uxth	r2, r2
 800576a:	1a12      	subs	r2, r2, r0
 800576c:	445a      	add	r2, fp
 800576e:	f8de 0000 	ldr.w	r0, [lr]
 8005772:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005776:	b29b      	uxth	r3, r3
 8005778:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800577c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005780:	b292      	uxth	r2, r2
 8005782:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005786:	45e1      	cmp	r9, ip
 8005788:	f84e 2b04 	str.w	r2, [lr], #4
 800578c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005790:	d2de      	bcs.n	8005750 <quorem+0x42>
 8005792:	9b00      	ldr	r3, [sp, #0]
 8005794:	58eb      	ldr	r3, [r5, r3]
 8005796:	b92b      	cbnz	r3, 80057a4 <quorem+0x96>
 8005798:	9b01      	ldr	r3, [sp, #4]
 800579a:	3b04      	subs	r3, #4
 800579c:	429d      	cmp	r5, r3
 800579e:	461a      	mov	r2, r3
 80057a0:	d32f      	bcc.n	8005802 <quorem+0xf4>
 80057a2:	613c      	str	r4, [r7, #16]
 80057a4:	4638      	mov	r0, r7
 80057a6:	f001 f97d 	bl	8006aa4 <__mcmp>
 80057aa:	2800      	cmp	r0, #0
 80057ac:	db25      	blt.n	80057fa <quorem+0xec>
 80057ae:	4629      	mov	r1, r5
 80057b0:	2000      	movs	r0, #0
 80057b2:	f858 2b04 	ldr.w	r2, [r8], #4
 80057b6:	f8d1 c000 	ldr.w	ip, [r1]
 80057ba:	fa1f fe82 	uxth.w	lr, r2
 80057be:	fa1f f38c 	uxth.w	r3, ip
 80057c2:	eba3 030e 	sub.w	r3, r3, lr
 80057c6:	4403      	add	r3, r0
 80057c8:	0c12      	lsrs	r2, r2, #16
 80057ca:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80057ce:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80057d2:	b29b      	uxth	r3, r3
 80057d4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80057d8:	45c1      	cmp	r9, r8
 80057da:	f841 3b04 	str.w	r3, [r1], #4
 80057de:	ea4f 4022 	mov.w	r0, r2, asr #16
 80057e2:	d2e6      	bcs.n	80057b2 <quorem+0xa4>
 80057e4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80057e8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80057ec:	b922      	cbnz	r2, 80057f8 <quorem+0xea>
 80057ee:	3b04      	subs	r3, #4
 80057f0:	429d      	cmp	r5, r3
 80057f2:	461a      	mov	r2, r3
 80057f4:	d30b      	bcc.n	800580e <quorem+0x100>
 80057f6:	613c      	str	r4, [r7, #16]
 80057f8:	3601      	adds	r6, #1
 80057fa:	4630      	mov	r0, r6
 80057fc:	b003      	add	sp, #12
 80057fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005802:	6812      	ldr	r2, [r2, #0]
 8005804:	3b04      	subs	r3, #4
 8005806:	2a00      	cmp	r2, #0
 8005808:	d1cb      	bne.n	80057a2 <quorem+0x94>
 800580a:	3c01      	subs	r4, #1
 800580c:	e7c6      	b.n	800579c <quorem+0x8e>
 800580e:	6812      	ldr	r2, [r2, #0]
 8005810:	3b04      	subs	r3, #4
 8005812:	2a00      	cmp	r2, #0
 8005814:	d1ef      	bne.n	80057f6 <quorem+0xe8>
 8005816:	3c01      	subs	r4, #1
 8005818:	e7ea      	b.n	80057f0 <quorem+0xe2>
 800581a:	2000      	movs	r0, #0
 800581c:	e7ee      	b.n	80057fc <quorem+0xee>
	...

08005820 <_dtoa_r>:
 8005820:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005824:	69c7      	ldr	r7, [r0, #28]
 8005826:	b097      	sub	sp, #92	@ 0x5c
 8005828:	ed8d 0b04 	vstr	d0, [sp, #16]
 800582c:	ec55 4b10 	vmov	r4, r5, d0
 8005830:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8005832:	9107      	str	r1, [sp, #28]
 8005834:	4681      	mov	r9, r0
 8005836:	920c      	str	r2, [sp, #48]	@ 0x30
 8005838:	9311      	str	r3, [sp, #68]	@ 0x44
 800583a:	b97f      	cbnz	r7, 800585c <_dtoa_r+0x3c>
 800583c:	2010      	movs	r0, #16
 800583e:	f000 fe09 	bl	8006454 <malloc>
 8005842:	4602      	mov	r2, r0
 8005844:	f8c9 001c 	str.w	r0, [r9, #28]
 8005848:	b920      	cbnz	r0, 8005854 <_dtoa_r+0x34>
 800584a:	4ba9      	ldr	r3, [pc, #676]	@ (8005af0 <_dtoa_r+0x2d0>)
 800584c:	21ef      	movs	r1, #239	@ 0xef
 800584e:	48a9      	ldr	r0, [pc, #676]	@ (8005af4 <_dtoa_r+0x2d4>)
 8005850:	f001 fcc0 	bl	80071d4 <__assert_func>
 8005854:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005858:	6007      	str	r7, [r0, #0]
 800585a:	60c7      	str	r7, [r0, #12]
 800585c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005860:	6819      	ldr	r1, [r3, #0]
 8005862:	b159      	cbz	r1, 800587c <_dtoa_r+0x5c>
 8005864:	685a      	ldr	r2, [r3, #4]
 8005866:	604a      	str	r2, [r1, #4]
 8005868:	2301      	movs	r3, #1
 800586a:	4093      	lsls	r3, r2
 800586c:	608b      	str	r3, [r1, #8]
 800586e:	4648      	mov	r0, r9
 8005870:	f000 fee6 	bl	8006640 <_Bfree>
 8005874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005878:	2200      	movs	r2, #0
 800587a:	601a      	str	r2, [r3, #0]
 800587c:	1e2b      	subs	r3, r5, #0
 800587e:	bfb9      	ittee	lt
 8005880:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005884:	9305      	strlt	r3, [sp, #20]
 8005886:	2300      	movge	r3, #0
 8005888:	6033      	strge	r3, [r6, #0]
 800588a:	9f05      	ldr	r7, [sp, #20]
 800588c:	4b9a      	ldr	r3, [pc, #616]	@ (8005af8 <_dtoa_r+0x2d8>)
 800588e:	bfbc      	itt	lt
 8005890:	2201      	movlt	r2, #1
 8005892:	6032      	strlt	r2, [r6, #0]
 8005894:	43bb      	bics	r3, r7
 8005896:	d112      	bne.n	80058be <_dtoa_r+0x9e>
 8005898:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800589a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800589e:	6013      	str	r3, [r2, #0]
 80058a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80058a4:	4323      	orrs	r3, r4
 80058a6:	f000 855a 	beq.w	800635e <_dtoa_r+0xb3e>
 80058aa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058ac:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005b0c <_dtoa_r+0x2ec>
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	f000 855c 	beq.w	800636e <_dtoa_r+0xb4e>
 80058b6:	f10a 0303 	add.w	r3, sl, #3
 80058ba:	f000 bd56 	b.w	800636a <_dtoa_r+0xb4a>
 80058be:	ed9d 7b04 	vldr	d7, [sp, #16]
 80058c2:	2200      	movs	r2, #0
 80058c4:	ec51 0b17 	vmov	r0, r1, d7
 80058c8:	2300      	movs	r3, #0
 80058ca:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80058ce:	f7fb f8fb 	bl	8000ac8 <__aeabi_dcmpeq>
 80058d2:	4680      	mov	r8, r0
 80058d4:	b158      	cbz	r0, 80058ee <_dtoa_r+0xce>
 80058d6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80058d8:	2301      	movs	r3, #1
 80058da:	6013      	str	r3, [r2, #0]
 80058dc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80058de:	b113      	cbz	r3, 80058e6 <_dtoa_r+0xc6>
 80058e0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80058e2:	4b86      	ldr	r3, [pc, #536]	@ (8005afc <_dtoa_r+0x2dc>)
 80058e4:	6013      	str	r3, [r2, #0]
 80058e6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005b10 <_dtoa_r+0x2f0>
 80058ea:	f000 bd40 	b.w	800636e <_dtoa_r+0xb4e>
 80058ee:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80058f2:	aa14      	add	r2, sp, #80	@ 0x50
 80058f4:	a915      	add	r1, sp, #84	@ 0x54
 80058f6:	4648      	mov	r0, r9
 80058f8:	f001 f984 	bl	8006c04 <__d2b>
 80058fc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005900:	9002      	str	r0, [sp, #8]
 8005902:	2e00      	cmp	r6, #0
 8005904:	d078      	beq.n	80059f8 <_dtoa_r+0x1d8>
 8005906:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005908:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800590c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005910:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005914:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005918:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800591c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005920:	4619      	mov	r1, r3
 8005922:	2200      	movs	r2, #0
 8005924:	4b76      	ldr	r3, [pc, #472]	@ (8005b00 <_dtoa_r+0x2e0>)
 8005926:	f7fa fcaf 	bl	8000288 <__aeabi_dsub>
 800592a:	a36b      	add	r3, pc, #428	@ (adr r3, 8005ad8 <_dtoa_r+0x2b8>)
 800592c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005930:	f7fa fe62 	bl	80005f8 <__aeabi_dmul>
 8005934:	a36a      	add	r3, pc, #424	@ (adr r3, 8005ae0 <_dtoa_r+0x2c0>)
 8005936:	e9d3 2300 	ldrd	r2, r3, [r3]
 800593a:	f7fa fca7 	bl	800028c <__adddf3>
 800593e:	4604      	mov	r4, r0
 8005940:	4630      	mov	r0, r6
 8005942:	460d      	mov	r5, r1
 8005944:	f7fa fdee 	bl	8000524 <__aeabi_i2d>
 8005948:	a367      	add	r3, pc, #412	@ (adr r3, 8005ae8 <_dtoa_r+0x2c8>)
 800594a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800594e:	f7fa fe53 	bl	80005f8 <__aeabi_dmul>
 8005952:	4602      	mov	r2, r0
 8005954:	460b      	mov	r3, r1
 8005956:	4620      	mov	r0, r4
 8005958:	4629      	mov	r1, r5
 800595a:	f7fa fc97 	bl	800028c <__adddf3>
 800595e:	4604      	mov	r4, r0
 8005960:	460d      	mov	r5, r1
 8005962:	f7fb f8f9 	bl	8000b58 <__aeabi_d2iz>
 8005966:	2200      	movs	r2, #0
 8005968:	4607      	mov	r7, r0
 800596a:	2300      	movs	r3, #0
 800596c:	4620      	mov	r0, r4
 800596e:	4629      	mov	r1, r5
 8005970:	f7fb f8b4 	bl	8000adc <__aeabi_dcmplt>
 8005974:	b140      	cbz	r0, 8005988 <_dtoa_r+0x168>
 8005976:	4638      	mov	r0, r7
 8005978:	f7fa fdd4 	bl	8000524 <__aeabi_i2d>
 800597c:	4622      	mov	r2, r4
 800597e:	462b      	mov	r3, r5
 8005980:	f7fb f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005984:	b900      	cbnz	r0, 8005988 <_dtoa_r+0x168>
 8005986:	3f01      	subs	r7, #1
 8005988:	2f16      	cmp	r7, #22
 800598a:	d852      	bhi.n	8005a32 <_dtoa_r+0x212>
 800598c:	4b5d      	ldr	r3, [pc, #372]	@ (8005b04 <_dtoa_r+0x2e4>)
 800598e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005996:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800599a:	f7fb f89f 	bl	8000adc <__aeabi_dcmplt>
 800599e:	2800      	cmp	r0, #0
 80059a0:	d049      	beq.n	8005a36 <_dtoa_r+0x216>
 80059a2:	3f01      	subs	r7, #1
 80059a4:	2300      	movs	r3, #0
 80059a6:	9310      	str	r3, [sp, #64]	@ 0x40
 80059a8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80059aa:	1b9b      	subs	r3, r3, r6
 80059ac:	1e5a      	subs	r2, r3, #1
 80059ae:	bf45      	ittet	mi
 80059b0:	f1c3 0301 	rsbmi	r3, r3, #1
 80059b4:	9300      	strmi	r3, [sp, #0]
 80059b6:	2300      	movpl	r3, #0
 80059b8:	2300      	movmi	r3, #0
 80059ba:	9206      	str	r2, [sp, #24]
 80059bc:	bf54      	ite	pl
 80059be:	9300      	strpl	r3, [sp, #0]
 80059c0:	9306      	strmi	r3, [sp, #24]
 80059c2:	2f00      	cmp	r7, #0
 80059c4:	db39      	blt.n	8005a3a <_dtoa_r+0x21a>
 80059c6:	9b06      	ldr	r3, [sp, #24]
 80059c8:	970d      	str	r7, [sp, #52]	@ 0x34
 80059ca:	443b      	add	r3, r7
 80059cc:	9306      	str	r3, [sp, #24]
 80059ce:	2300      	movs	r3, #0
 80059d0:	9308      	str	r3, [sp, #32]
 80059d2:	9b07      	ldr	r3, [sp, #28]
 80059d4:	2b09      	cmp	r3, #9
 80059d6:	d863      	bhi.n	8005aa0 <_dtoa_r+0x280>
 80059d8:	2b05      	cmp	r3, #5
 80059da:	bfc4      	itt	gt
 80059dc:	3b04      	subgt	r3, #4
 80059de:	9307      	strgt	r3, [sp, #28]
 80059e0:	9b07      	ldr	r3, [sp, #28]
 80059e2:	f1a3 0302 	sub.w	r3, r3, #2
 80059e6:	bfcc      	ite	gt
 80059e8:	2400      	movgt	r4, #0
 80059ea:	2401      	movle	r4, #1
 80059ec:	2b03      	cmp	r3, #3
 80059ee:	d863      	bhi.n	8005ab8 <_dtoa_r+0x298>
 80059f0:	e8df f003 	tbb	[pc, r3]
 80059f4:	2b375452 	.word	0x2b375452
 80059f8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80059fc:	441e      	add	r6, r3
 80059fe:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005a02:	2b20      	cmp	r3, #32
 8005a04:	bfc1      	itttt	gt
 8005a06:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005a0a:	409f      	lslgt	r7, r3
 8005a0c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005a10:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005a14:	bfd6      	itet	le
 8005a16:	f1c3 0320 	rsble	r3, r3, #32
 8005a1a:	ea47 0003 	orrgt.w	r0, r7, r3
 8005a1e:	fa04 f003 	lslle.w	r0, r4, r3
 8005a22:	f7fa fd6f 	bl	8000504 <__aeabi_ui2d>
 8005a26:	2201      	movs	r2, #1
 8005a28:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005a2c:	3e01      	subs	r6, #1
 8005a2e:	9212      	str	r2, [sp, #72]	@ 0x48
 8005a30:	e776      	b.n	8005920 <_dtoa_r+0x100>
 8005a32:	2301      	movs	r3, #1
 8005a34:	e7b7      	b.n	80059a6 <_dtoa_r+0x186>
 8005a36:	9010      	str	r0, [sp, #64]	@ 0x40
 8005a38:	e7b6      	b.n	80059a8 <_dtoa_r+0x188>
 8005a3a:	9b00      	ldr	r3, [sp, #0]
 8005a3c:	1bdb      	subs	r3, r3, r7
 8005a3e:	9300      	str	r3, [sp, #0]
 8005a40:	427b      	negs	r3, r7
 8005a42:	9308      	str	r3, [sp, #32]
 8005a44:	2300      	movs	r3, #0
 8005a46:	930d      	str	r3, [sp, #52]	@ 0x34
 8005a48:	e7c3      	b.n	80059d2 <_dtoa_r+0x1b2>
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a4e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a50:	eb07 0b03 	add.w	fp, r7, r3
 8005a54:	f10b 0301 	add.w	r3, fp, #1
 8005a58:	2b01      	cmp	r3, #1
 8005a5a:	9303      	str	r3, [sp, #12]
 8005a5c:	bfb8      	it	lt
 8005a5e:	2301      	movlt	r3, #1
 8005a60:	e006      	b.n	8005a70 <_dtoa_r+0x250>
 8005a62:	2301      	movs	r3, #1
 8005a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8005a66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	dd28      	ble.n	8005abe <_dtoa_r+0x29e>
 8005a6c:	469b      	mov	fp, r3
 8005a6e:	9303      	str	r3, [sp, #12]
 8005a70:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005a74:	2100      	movs	r1, #0
 8005a76:	2204      	movs	r2, #4
 8005a78:	f102 0514 	add.w	r5, r2, #20
 8005a7c:	429d      	cmp	r5, r3
 8005a7e:	d926      	bls.n	8005ace <_dtoa_r+0x2ae>
 8005a80:	6041      	str	r1, [r0, #4]
 8005a82:	4648      	mov	r0, r9
 8005a84:	f000 fd9c 	bl	80065c0 <_Balloc>
 8005a88:	4682      	mov	sl, r0
 8005a8a:	2800      	cmp	r0, #0
 8005a8c:	d142      	bne.n	8005b14 <_dtoa_r+0x2f4>
 8005a8e:	4b1e      	ldr	r3, [pc, #120]	@ (8005b08 <_dtoa_r+0x2e8>)
 8005a90:	4602      	mov	r2, r0
 8005a92:	f240 11af 	movw	r1, #431	@ 0x1af
 8005a96:	e6da      	b.n	800584e <_dtoa_r+0x2e>
 8005a98:	2300      	movs	r3, #0
 8005a9a:	e7e3      	b.n	8005a64 <_dtoa_r+0x244>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	e7d5      	b.n	8005a4c <_dtoa_r+0x22c>
 8005aa0:	2401      	movs	r4, #1
 8005aa2:	2300      	movs	r3, #0
 8005aa4:	9307      	str	r3, [sp, #28]
 8005aa6:	9409      	str	r4, [sp, #36]	@ 0x24
 8005aa8:	f04f 3bff 	mov.w	fp, #4294967295
 8005aac:	2200      	movs	r2, #0
 8005aae:	f8cd b00c 	str.w	fp, [sp, #12]
 8005ab2:	2312      	movs	r3, #18
 8005ab4:	920c      	str	r2, [sp, #48]	@ 0x30
 8005ab6:	e7db      	b.n	8005a70 <_dtoa_r+0x250>
 8005ab8:	2301      	movs	r3, #1
 8005aba:	9309      	str	r3, [sp, #36]	@ 0x24
 8005abc:	e7f4      	b.n	8005aa8 <_dtoa_r+0x288>
 8005abe:	f04f 0b01 	mov.w	fp, #1
 8005ac2:	f8cd b00c 	str.w	fp, [sp, #12]
 8005ac6:	465b      	mov	r3, fp
 8005ac8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005acc:	e7d0      	b.n	8005a70 <_dtoa_r+0x250>
 8005ace:	3101      	adds	r1, #1
 8005ad0:	0052      	lsls	r2, r2, #1
 8005ad2:	e7d1      	b.n	8005a78 <_dtoa_r+0x258>
 8005ad4:	f3af 8000 	nop.w
 8005ad8:	636f4361 	.word	0x636f4361
 8005adc:	3fd287a7 	.word	0x3fd287a7
 8005ae0:	8b60c8b3 	.word	0x8b60c8b3
 8005ae4:	3fc68a28 	.word	0x3fc68a28
 8005ae8:	509f79fb 	.word	0x509f79fb
 8005aec:	3fd34413 	.word	0x3fd34413
 8005af0:	08007469 	.word	0x08007469
 8005af4:	08007480 	.word	0x08007480
 8005af8:	7ff00000 	.word	0x7ff00000
 8005afc:	08007439 	.word	0x08007439
 8005b00:	3ff80000 	.word	0x3ff80000
 8005b04:	080075d0 	.word	0x080075d0
 8005b08:	080074d8 	.word	0x080074d8
 8005b0c:	08007465 	.word	0x08007465
 8005b10:	08007438 	.word	0x08007438
 8005b14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005b18:	6018      	str	r0, [r3, #0]
 8005b1a:	9b03      	ldr	r3, [sp, #12]
 8005b1c:	2b0e      	cmp	r3, #14
 8005b1e:	f200 80a1 	bhi.w	8005c64 <_dtoa_r+0x444>
 8005b22:	2c00      	cmp	r4, #0
 8005b24:	f000 809e 	beq.w	8005c64 <_dtoa_r+0x444>
 8005b28:	2f00      	cmp	r7, #0
 8005b2a:	dd33      	ble.n	8005b94 <_dtoa_r+0x374>
 8005b2c:	4b9c      	ldr	r3, [pc, #624]	@ (8005da0 <_dtoa_r+0x580>)
 8005b2e:	f007 020f 	and.w	r2, r7, #15
 8005b32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005b36:	ed93 7b00 	vldr	d7, [r3]
 8005b3a:	05f8      	lsls	r0, r7, #23
 8005b3c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005b40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005b44:	d516      	bpl.n	8005b74 <_dtoa_r+0x354>
 8005b46:	4b97      	ldr	r3, [pc, #604]	@ (8005da4 <_dtoa_r+0x584>)
 8005b48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005b4c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005b50:	f7fa fe7c 	bl	800084c <__aeabi_ddiv>
 8005b54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b58:	f004 040f 	and.w	r4, r4, #15
 8005b5c:	2603      	movs	r6, #3
 8005b5e:	4d91      	ldr	r5, [pc, #580]	@ (8005da4 <_dtoa_r+0x584>)
 8005b60:	b954      	cbnz	r4, 8005b78 <_dtoa_r+0x358>
 8005b62:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005b66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b6a:	f7fa fe6f 	bl	800084c <__aeabi_ddiv>
 8005b6e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005b72:	e028      	b.n	8005bc6 <_dtoa_r+0x3a6>
 8005b74:	2602      	movs	r6, #2
 8005b76:	e7f2      	b.n	8005b5e <_dtoa_r+0x33e>
 8005b78:	07e1      	lsls	r1, r4, #31
 8005b7a:	d508      	bpl.n	8005b8e <_dtoa_r+0x36e>
 8005b7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005b80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b84:	f7fa fd38 	bl	80005f8 <__aeabi_dmul>
 8005b88:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	1064      	asrs	r4, r4, #1
 8005b90:	3508      	adds	r5, #8
 8005b92:	e7e5      	b.n	8005b60 <_dtoa_r+0x340>
 8005b94:	f000 80af 	beq.w	8005cf6 <_dtoa_r+0x4d6>
 8005b98:	427c      	negs	r4, r7
 8005b9a:	4b81      	ldr	r3, [pc, #516]	@ (8005da0 <_dtoa_r+0x580>)
 8005b9c:	4d81      	ldr	r5, [pc, #516]	@ (8005da4 <_dtoa_r+0x584>)
 8005b9e:	f004 020f 	and.w	r2, r4, #15
 8005ba2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005ba6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005baa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005bae:	f7fa fd23 	bl	80005f8 <__aeabi_dmul>
 8005bb2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005bb6:	1124      	asrs	r4, r4, #4
 8005bb8:	2300      	movs	r3, #0
 8005bba:	2602      	movs	r6, #2
 8005bbc:	2c00      	cmp	r4, #0
 8005bbe:	f040 808f 	bne.w	8005ce0 <_dtoa_r+0x4c0>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1d3      	bne.n	8005b6e <_dtoa_r+0x34e>
 8005bc6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005bc8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	f000 8094 	beq.w	8005cfa <_dtoa_r+0x4da>
 8005bd2:	4b75      	ldr	r3, [pc, #468]	@ (8005da8 <_dtoa_r+0x588>)
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	4620      	mov	r0, r4
 8005bd8:	4629      	mov	r1, r5
 8005bda:	f7fa ff7f 	bl	8000adc <__aeabi_dcmplt>
 8005bde:	2800      	cmp	r0, #0
 8005be0:	f000 808b 	beq.w	8005cfa <_dtoa_r+0x4da>
 8005be4:	9b03      	ldr	r3, [sp, #12]
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	f000 8087 	beq.w	8005cfa <_dtoa_r+0x4da>
 8005bec:	f1bb 0f00 	cmp.w	fp, #0
 8005bf0:	dd34      	ble.n	8005c5c <_dtoa_r+0x43c>
 8005bf2:	4620      	mov	r0, r4
 8005bf4:	4b6d      	ldr	r3, [pc, #436]	@ (8005dac <_dtoa_r+0x58c>)
 8005bf6:	2200      	movs	r2, #0
 8005bf8:	4629      	mov	r1, r5
 8005bfa:	f7fa fcfd 	bl	80005f8 <__aeabi_dmul>
 8005bfe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c02:	f107 38ff 	add.w	r8, r7, #4294967295
 8005c06:	3601      	adds	r6, #1
 8005c08:	465c      	mov	r4, fp
 8005c0a:	4630      	mov	r0, r6
 8005c0c:	f7fa fc8a 	bl	8000524 <__aeabi_i2d>
 8005c10:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c14:	f7fa fcf0 	bl	80005f8 <__aeabi_dmul>
 8005c18:	4b65      	ldr	r3, [pc, #404]	@ (8005db0 <_dtoa_r+0x590>)
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	f7fa fb36 	bl	800028c <__adddf3>
 8005c20:	4605      	mov	r5, r0
 8005c22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005c26:	2c00      	cmp	r4, #0
 8005c28:	d16a      	bne.n	8005d00 <_dtoa_r+0x4e0>
 8005c2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c2e:	4b61      	ldr	r3, [pc, #388]	@ (8005db4 <_dtoa_r+0x594>)
 8005c30:	2200      	movs	r2, #0
 8005c32:	f7fa fb29 	bl	8000288 <__aeabi_dsub>
 8005c36:	4602      	mov	r2, r0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c3e:	462a      	mov	r2, r5
 8005c40:	4633      	mov	r3, r6
 8005c42:	f7fa ff69 	bl	8000b18 <__aeabi_dcmpgt>
 8005c46:	2800      	cmp	r0, #0
 8005c48:	f040 8298 	bne.w	800617c <_dtoa_r+0x95c>
 8005c4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c50:	462a      	mov	r2, r5
 8005c52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005c56:	f7fa ff41 	bl	8000adc <__aeabi_dcmplt>
 8005c5a:	bb38      	cbnz	r0, 8005cac <_dtoa_r+0x48c>
 8005c5c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005c60:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005c64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	f2c0 8157 	blt.w	8005f1a <_dtoa_r+0x6fa>
 8005c6c:	2f0e      	cmp	r7, #14
 8005c6e:	f300 8154 	bgt.w	8005f1a <_dtoa_r+0x6fa>
 8005c72:	4b4b      	ldr	r3, [pc, #300]	@ (8005da0 <_dtoa_r+0x580>)
 8005c74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005c78:	ed93 7b00 	vldr	d7, [r3]
 8005c7c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	ed8d 7b00 	vstr	d7, [sp]
 8005c84:	f280 80e5 	bge.w	8005e52 <_dtoa_r+0x632>
 8005c88:	9b03      	ldr	r3, [sp, #12]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	f300 80e1 	bgt.w	8005e52 <_dtoa_r+0x632>
 8005c90:	d10c      	bne.n	8005cac <_dtoa_r+0x48c>
 8005c92:	4b48      	ldr	r3, [pc, #288]	@ (8005db4 <_dtoa_r+0x594>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	ec51 0b17 	vmov	r0, r1, d7
 8005c9a:	f7fa fcad 	bl	80005f8 <__aeabi_dmul>
 8005c9e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ca2:	f7fa ff2f 	bl	8000b04 <__aeabi_dcmpge>
 8005ca6:	2800      	cmp	r0, #0
 8005ca8:	f000 8266 	beq.w	8006178 <_dtoa_r+0x958>
 8005cac:	2400      	movs	r4, #0
 8005cae:	4625      	mov	r5, r4
 8005cb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005cb2:	4656      	mov	r6, sl
 8005cb4:	ea6f 0803 	mvn.w	r8, r3
 8005cb8:	2700      	movs	r7, #0
 8005cba:	4621      	mov	r1, r4
 8005cbc:	4648      	mov	r0, r9
 8005cbe:	f000 fcbf 	bl	8006640 <_Bfree>
 8005cc2:	2d00      	cmp	r5, #0
 8005cc4:	f000 80bd 	beq.w	8005e42 <_dtoa_r+0x622>
 8005cc8:	b12f      	cbz	r7, 8005cd6 <_dtoa_r+0x4b6>
 8005cca:	42af      	cmp	r7, r5
 8005ccc:	d003      	beq.n	8005cd6 <_dtoa_r+0x4b6>
 8005cce:	4639      	mov	r1, r7
 8005cd0:	4648      	mov	r0, r9
 8005cd2:	f000 fcb5 	bl	8006640 <_Bfree>
 8005cd6:	4629      	mov	r1, r5
 8005cd8:	4648      	mov	r0, r9
 8005cda:	f000 fcb1 	bl	8006640 <_Bfree>
 8005cde:	e0b0      	b.n	8005e42 <_dtoa_r+0x622>
 8005ce0:	07e2      	lsls	r2, r4, #31
 8005ce2:	d505      	bpl.n	8005cf0 <_dtoa_r+0x4d0>
 8005ce4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005ce8:	f7fa fc86 	bl	80005f8 <__aeabi_dmul>
 8005cec:	3601      	adds	r6, #1
 8005cee:	2301      	movs	r3, #1
 8005cf0:	1064      	asrs	r4, r4, #1
 8005cf2:	3508      	adds	r5, #8
 8005cf4:	e762      	b.n	8005bbc <_dtoa_r+0x39c>
 8005cf6:	2602      	movs	r6, #2
 8005cf8:	e765      	b.n	8005bc6 <_dtoa_r+0x3a6>
 8005cfa:	9c03      	ldr	r4, [sp, #12]
 8005cfc:	46b8      	mov	r8, r7
 8005cfe:	e784      	b.n	8005c0a <_dtoa_r+0x3ea>
 8005d00:	4b27      	ldr	r3, [pc, #156]	@ (8005da0 <_dtoa_r+0x580>)
 8005d02:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005d04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005d08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005d0c:	4454      	add	r4, sl
 8005d0e:	2900      	cmp	r1, #0
 8005d10:	d054      	beq.n	8005dbc <_dtoa_r+0x59c>
 8005d12:	4929      	ldr	r1, [pc, #164]	@ (8005db8 <_dtoa_r+0x598>)
 8005d14:	2000      	movs	r0, #0
 8005d16:	f7fa fd99 	bl	800084c <__aeabi_ddiv>
 8005d1a:	4633      	mov	r3, r6
 8005d1c:	462a      	mov	r2, r5
 8005d1e:	f7fa fab3 	bl	8000288 <__aeabi_dsub>
 8005d22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005d26:	4656      	mov	r6, sl
 8005d28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d2c:	f7fa ff14 	bl	8000b58 <__aeabi_d2iz>
 8005d30:	4605      	mov	r5, r0
 8005d32:	f7fa fbf7 	bl	8000524 <__aeabi_i2d>
 8005d36:	4602      	mov	r2, r0
 8005d38:	460b      	mov	r3, r1
 8005d3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d3e:	f7fa faa3 	bl	8000288 <__aeabi_dsub>
 8005d42:	3530      	adds	r5, #48	@ 0x30
 8005d44:	4602      	mov	r2, r0
 8005d46:	460b      	mov	r3, r1
 8005d48:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005d4c:	f806 5b01 	strb.w	r5, [r6], #1
 8005d50:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d54:	f7fa fec2 	bl	8000adc <__aeabi_dcmplt>
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d172      	bne.n	8005e42 <_dtoa_r+0x622>
 8005d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d60:	4911      	ldr	r1, [pc, #68]	@ (8005da8 <_dtoa_r+0x588>)
 8005d62:	2000      	movs	r0, #0
 8005d64:	f7fa fa90 	bl	8000288 <__aeabi_dsub>
 8005d68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005d6c:	f7fa feb6 	bl	8000adc <__aeabi_dcmplt>
 8005d70:	2800      	cmp	r0, #0
 8005d72:	f040 80b4 	bne.w	8005ede <_dtoa_r+0x6be>
 8005d76:	42a6      	cmp	r6, r4
 8005d78:	f43f af70 	beq.w	8005c5c <_dtoa_r+0x43c>
 8005d7c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005d80:	4b0a      	ldr	r3, [pc, #40]	@ (8005dac <_dtoa_r+0x58c>)
 8005d82:	2200      	movs	r2, #0
 8005d84:	f7fa fc38 	bl	80005f8 <__aeabi_dmul>
 8005d88:	4b08      	ldr	r3, [pc, #32]	@ (8005dac <_dtoa_r+0x58c>)
 8005d8a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005d8e:	2200      	movs	r2, #0
 8005d90:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d94:	f7fa fc30 	bl	80005f8 <__aeabi_dmul>
 8005d98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d9c:	e7c4      	b.n	8005d28 <_dtoa_r+0x508>
 8005d9e:	bf00      	nop
 8005da0:	080075d0 	.word	0x080075d0
 8005da4:	080075a8 	.word	0x080075a8
 8005da8:	3ff00000 	.word	0x3ff00000
 8005dac:	40240000 	.word	0x40240000
 8005db0:	401c0000 	.word	0x401c0000
 8005db4:	40140000 	.word	0x40140000
 8005db8:	3fe00000 	.word	0x3fe00000
 8005dbc:	4631      	mov	r1, r6
 8005dbe:	4628      	mov	r0, r5
 8005dc0:	f7fa fc1a 	bl	80005f8 <__aeabi_dmul>
 8005dc4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005dc8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005dca:	4656      	mov	r6, sl
 8005dcc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dd0:	f7fa fec2 	bl	8000b58 <__aeabi_d2iz>
 8005dd4:	4605      	mov	r5, r0
 8005dd6:	f7fa fba5 	bl	8000524 <__aeabi_i2d>
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005de2:	f7fa fa51 	bl	8000288 <__aeabi_dsub>
 8005de6:	3530      	adds	r5, #48	@ 0x30
 8005de8:	f806 5b01 	strb.w	r5, [r6], #1
 8005dec:	4602      	mov	r2, r0
 8005dee:	460b      	mov	r3, r1
 8005df0:	42a6      	cmp	r6, r4
 8005df2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005df6:	f04f 0200 	mov.w	r2, #0
 8005dfa:	d124      	bne.n	8005e46 <_dtoa_r+0x626>
 8005dfc:	4baf      	ldr	r3, [pc, #700]	@ (80060bc <_dtoa_r+0x89c>)
 8005dfe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005e02:	f7fa fa43 	bl	800028c <__adddf3>
 8005e06:	4602      	mov	r2, r0
 8005e08:	460b      	mov	r3, r1
 8005e0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e0e:	f7fa fe83 	bl	8000b18 <__aeabi_dcmpgt>
 8005e12:	2800      	cmp	r0, #0
 8005e14:	d163      	bne.n	8005ede <_dtoa_r+0x6be>
 8005e16:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005e1a:	49a8      	ldr	r1, [pc, #672]	@ (80060bc <_dtoa_r+0x89c>)
 8005e1c:	2000      	movs	r0, #0
 8005e1e:	f7fa fa33 	bl	8000288 <__aeabi_dsub>
 8005e22:	4602      	mov	r2, r0
 8005e24:	460b      	mov	r3, r1
 8005e26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e2a:	f7fa fe57 	bl	8000adc <__aeabi_dcmplt>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	f43f af14 	beq.w	8005c5c <_dtoa_r+0x43c>
 8005e34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005e36:	1e73      	subs	r3, r6, #1
 8005e38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005e3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005e3e:	2b30      	cmp	r3, #48	@ 0x30
 8005e40:	d0f8      	beq.n	8005e34 <_dtoa_r+0x614>
 8005e42:	4647      	mov	r7, r8
 8005e44:	e03b      	b.n	8005ebe <_dtoa_r+0x69e>
 8005e46:	4b9e      	ldr	r3, [pc, #632]	@ (80060c0 <_dtoa_r+0x8a0>)
 8005e48:	f7fa fbd6 	bl	80005f8 <__aeabi_dmul>
 8005e4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e50:	e7bc      	b.n	8005dcc <_dtoa_r+0x5ac>
 8005e52:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005e56:	4656      	mov	r6, sl
 8005e58:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	4629      	mov	r1, r5
 8005e60:	f7fa fcf4 	bl	800084c <__aeabi_ddiv>
 8005e64:	f7fa fe78 	bl	8000b58 <__aeabi_d2iz>
 8005e68:	4680      	mov	r8, r0
 8005e6a:	f7fa fb5b 	bl	8000524 <__aeabi_i2d>
 8005e6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005e72:	f7fa fbc1 	bl	80005f8 <__aeabi_dmul>
 8005e76:	4602      	mov	r2, r0
 8005e78:	460b      	mov	r3, r1
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	4629      	mov	r1, r5
 8005e7e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005e82:	f7fa fa01 	bl	8000288 <__aeabi_dsub>
 8005e86:	f806 4b01 	strb.w	r4, [r6], #1
 8005e8a:	9d03      	ldr	r5, [sp, #12]
 8005e8c:	eba6 040a 	sub.w	r4, r6, sl
 8005e90:	42a5      	cmp	r5, r4
 8005e92:	4602      	mov	r2, r0
 8005e94:	460b      	mov	r3, r1
 8005e96:	d133      	bne.n	8005f00 <_dtoa_r+0x6e0>
 8005e98:	f7fa f9f8 	bl	800028c <__adddf3>
 8005e9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ea0:	4604      	mov	r4, r0
 8005ea2:	460d      	mov	r5, r1
 8005ea4:	f7fa fe38 	bl	8000b18 <__aeabi_dcmpgt>
 8005ea8:	b9c0      	cbnz	r0, 8005edc <_dtoa_r+0x6bc>
 8005eaa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005eae:	4620      	mov	r0, r4
 8005eb0:	4629      	mov	r1, r5
 8005eb2:	f7fa fe09 	bl	8000ac8 <__aeabi_dcmpeq>
 8005eb6:	b110      	cbz	r0, 8005ebe <_dtoa_r+0x69e>
 8005eb8:	f018 0f01 	tst.w	r8, #1
 8005ebc:	d10e      	bne.n	8005edc <_dtoa_r+0x6bc>
 8005ebe:	9902      	ldr	r1, [sp, #8]
 8005ec0:	4648      	mov	r0, r9
 8005ec2:	f000 fbbd 	bl	8006640 <_Bfree>
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	7033      	strb	r3, [r6, #0]
 8005eca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005ecc:	3701      	adds	r7, #1
 8005ece:	601f      	str	r7, [r3, #0]
 8005ed0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	f000 824b 	beq.w	800636e <_dtoa_r+0xb4e>
 8005ed8:	601e      	str	r6, [r3, #0]
 8005eda:	e248      	b.n	800636e <_dtoa_r+0xb4e>
 8005edc:	46b8      	mov	r8, r7
 8005ede:	4633      	mov	r3, r6
 8005ee0:	461e      	mov	r6, r3
 8005ee2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005ee6:	2a39      	cmp	r2, #57	@ 0x39
 8005ee8:	d106      	bne.n	8005ef8 <_dtoa_r+0x6d8>
 8005eea:	459a      	cmp	sl, r3
 8005eec:	d1f8      	bne.n	8005ee0 <_dtoa_r+0x6c0>
 8005eee:	2230      	movs	r2, #48	@ 0x30
 8005ef0:	f108 0801 	add.w	r8, r8, #1
 8005ef4:	f88a 2000 	strb.w	r2, [sl]
 8005ef8:	781a      	ldrb	r2, [r3, #0]
 8005efa:	3201      	adds	r2, #1
 8005efc:	701a      	strb	r2, [r3, #0]
 8005efe:	e7a0      	b.n	8005e42 <_dtoa_r+0x622>
 8005f00:	4b6f      	ldr	r3, [pc, #444]	@ (80060c0 <_dtoa_r+0x8a0>)
 8005f02:	2200      	movs	r2, #0
 8005f04:	f7fa fb78 	bl	80005f8 <__aeabi_dmul>
 8005f08:	2200      	movs	r2, #0
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	460d      	mov	r5, r1
 8005f10:	f7fa fdda 	bl	8000ac8 <__aeabi_dcmpeq>
 8005f14:	2800      	cmp	r0, #0
 8005f16:	d09f      	beq.n	8005e58 <_dtoa_r+0x638>
 8005f18:	e7d1      	b.n	8005ebe <_dtoa_r+0x69e>
 8005f1a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005f1c:	2a00      	cmp	r2, #0
 8005f1e:	f000 80ea 	beq.w	80060f6 <_dtoa_r+0x8d6>
 8005f22:	9a07      	ldr	r2, [sp, #28]
 8005f24:	2a01      	cmp	r2, #1
 8005f26:	f300 80cd 	bgt.w	80060c4 <_dtoa_r+0x8a4>
 8005f2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005f2c:	2a00      	cmp	r2, #0
 8005f2e:	f000 80c1 	beq.w	80060b4 <_dtoa_r+0x894>
 8005f32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005f36:	9c08      	ldr	r4, [sp, #32]
 8005f38:	9e00      	ldr	r6, [sp, #0]
 8005f3a:	9a00      	ldr	r2, [sp, #0]
 8005f3c:	441a      	add	r2, r3
 8005f3e:	9200      	str	r2, [sp, #0]
 8005f40:	9a06      	ldr	r2, [sp, #24]
 8005f42:	2101      	movs	r1, #1
 8005f44:	441a      	add	r2, r3
 8005f46:	4648      	mov	r0, r9
 8005f48:	9206      	str	r2, [sp, #24]
 8005f4a:	f000 fc2d 	bl	80067a8 <__i2b>
 8005f4e:	4605      	mov	r5, r0
 8005f50:	b166      	cbz	r6, 8005f6c <_dtoa_r+0x74c>
 8005f52:	9b06      	ldr	r3, [sp, #24]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	dd09      	ble.n	8005f6c <_dtoa_r+0x74c>
 8005f58:	42b3      	cmp	r3, r6
 8005f5a:	9a00      	ldr	r2, [sp, #0]
 8005f5c:	bfa8      	it	ge
 8005f5e:	4633      	movge	r3, r6
 8005f60:	1ad2      	subs	r2, r2, r3
 8005f62:	9200      	str	r2, [sp, #0]
 8005f64:	9a06      	ldr	r2, [sp, #24]
 8005f66:	1af6      	subs	r6, r6, r3
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	9306      	str	r3, [sp, #24]
 8005f6c:	9b08      	ldr	r3, [sp, #32]
 8005f6e:	b30b      	cbz	r3, 8005fb4 <_dtoa_r+0x794>
 8005f70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f000 80c6 	beq.w	8006104 <_dtoa_r+0x8e4>
 8005f78:	2c00      	cmp	r4, #0
 8005f7a:	f000 80c0 	beq.w	80060fe <_dtoa_r+0x8de>
 8005f7e:	4629      	mov	r1, r5
 8005f80:	4622      	mov	r2, r4
 8005f82:	4648      	mov	r0, r9
 8005f84:	f000 fcc8 	bl	8006918 <__pow5mult>
 8005f88:	9a02      	ldr	r2, [sp, #8]
 8005f8a:	4601      	mov	r1, r0
 8005f8c:	4605      	mov	r5, r0
 8005f8e:	4648      	mov	r0, r9
 8005f90:	f000 fc20 	bl	80067d4 <__multiply>
 8005f94:	9902      	ldr	r1, [sp, #8]
 8005f96:	4680      	mov	r8, r0
 8005f98:	4648      	mov	r0, r9
 8005f9a:	f000 fb51 	bl	8006640 <_Bfree>
 8005f9e:	9b08      	ldr	r3, [sp, #32]
 8005fa0:	1b1b      	subs	r3, r3, r4
 8005fa2:	9308      	str	r3, [sp, #32]
 8005fa4:	f000 80b1 	beq.w	800610a <_dtoa_r+0x8ea>
 8005fa8:	9a08      	ldr	r2, [sp, #32]
 8005faa:	4641      	mov	r1, r8
 8005fac:	4648      	mov	r0, r9
 8005fae:	f000 fcb3 	bl	8006918 <__pow5mult>
 8005fb2:	9002      	str	r0, [sp, #8]
 8005fb4:	2101      	movs	r1, #1
 8005fb6:	4648      	mov	r0, r9
 8005fb8:	f000 fbf6 	bl	80067a8 <__i2b>
 8005fbc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005fbe:	4604      	mov	r4, r0
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	f000 81d8 	beq.w	8006376 <_dtoa_r+0xb56>
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	4601      	mov	r1, r0
 8005fca:	4648      	mov	r0, r9
 8005fcc:	f000 fca4 	bl	8006918 <__pow5mult>
 8005fd0:	9b07      	ldr	r3, [sp, #28]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	4604      	mov	r4, r0
 8005fd6:	f300 809f 	bgt.w	8006118 <_dtoa_r+0x8f8>
 8005fda:	9b04      	ldr	r3, [sp, #16]
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f040 8097 	bne.w	8006110 <_dtoa_r+0x8f0>
 8005fe2:	9b05      	ldr	r3, [sp, #20]
 8005fe4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	f040 8093 	bne.w	8006114 <_dtoa_r+0x8f4>
 8005fee:	9b05      	ldr	r3, [sp, #20]
 8005ff0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ff4:	0d1b      	lsrs	r3, r3, #20
 8005ff6:	051b      	lsls	r3, r3, #20
 8005ff8:	b133      	cbz	r3, 8006008 <_dtoa_r+0x7e8>
 8005ffa:	9b00      	ldr	r3, [sp, #0]
 8005ffc:	3301      	adds	r3, #1
 8005ffe:	9300      	str	r3, [sp, #0]
 8006000:	9b06      	ldr	r3, [sp, #24]
 8006002:	3301      	adds	r3, #1
 8006004:	9306      	str	r3, [sp, #24]
 8006006:	2301      	movs	r3, #1
 8006008:	9308      	str	r3, [sp, #32]
 800600a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800600c:	2b00      	cmp	r3, #0
 800600e:	f000 81b8 	beq.w	8006382 <_dtoa_r+0xb62>
 8006012:	6923      	ldr	r3, [r4, #16]
 8006014:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006018:	6918      	ldr	r0, [r3, #16]
 800601a:	f000 fb79 	bl	8006710 <__hi0bits>
 800601e:	f1c0 0020 	rsb	r0, r0, #32
 8006022:	9b06      	ldr	r3, [sp, #24]
 8006024:	4418      	add	r0, r3
 8006026:	f010 001f 	ands.w	r0, r0, #31
 800602a:	f000 8082 	beq.w	8006132 <_dtoa_r+0x912>
 800602e:	f1c0 0320 	rsb	r3, r0, #32
 8006032:	2b04      	cmp	r3, #4
 8006034:	dd73      	ble.n	800611e <_dtoa_r+0x8fe>
 8006036:	9b00      	ldr	r3, [sp, #0]
 8006038:	f1c0 001c 	rsb	r0, r0, #28
 800603c:	4403      	add	r3, r0
 800603e:	9300      	str	r3, [sp, #0]
 8006040:	9b06      	ldr	r3, [sp, #24]
 8006042:	4403      	add	r3, r0
 8006044:	4406      	add	r6, r0
 8006046:	9306      	str	r3, [sp, #24]
 8006048:	9b00      	ldr	r3, [sp, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	dd05      	ble.n	800605a <_dtoa_r+0x83a>
 800604e:	9902      	ldr	r1, [sp, #8]
 8006050:	461a      	mov	r2, r3
 8006052:	4648      	mov	r0, r9
 8006054:	f000 fcba 	bl	80069cc <__lshift>
 8006058:	9002      	str	r0, [sp, #8]
 800605a:	9b06      	ldr	r3, [sp, #24]
 800605c:	2b00      	cmp	r3, #0
 800605e:	dd05      	ble.n	800606c <_dtoa_r+0x84c>
 8006060:	4621      	mov	r1, r4
 8006062:	461a      	mov	r2, r3
 8006064:	4648      	mov	r0, r9
 8006066:	f000 fcb1 	bl	80069cc <__lshift>
 800606a:	4604      	mov	r4, r0
 800606c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800606e:	2b00      	cmp	r3, #0
 8006070:	d061      	beq.n	8006136 <_dtoa_r+0x916>
 8006072:	9802      	ldr	r0, [sp, #8]
 8006074:	4621      	mov	r1, r4
 8006076:	f000 fd15 	bl	8006aa4 <__mcmp>
 800607a:	2800      	cmp	r0, #0
 800607c:	da5b      	bge.n	8006136 <_dtoa_r+0x916>
 800607e:	2300      	movs	r3, #0
 8006080:	9902      	ldr	r1, [sp, #8]
 8006082:	220a      	movs	r2, #10
 8006084:	4648      	mov	r0, r9
 8006086:	f000 fafd 	bl	8006684 <__multadd>
 800608a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800608c:	9002      	str	r0, [sp, #8]
 800608e:	f107 38ff 	add.w	r8, r7, #4294967295
 8006092:	2b00      	cmp	r3, #0
 8006094:	f000 8177 	beq.w	8006386 <_dtoa_r+0xb66>
 8006098:	4629      	mov	r1, r5
 800609a:	2300      	movs	r3, #0
 800609c:	220a      	movs	r2, #10
 800609e:	4648      	mov	r0, r9
 80060a0:	f000 faf0 	bl	8006684 <__multadd>
 80060a4:	f1bb 0f00 	cmp.w	fp, #0
 80060a8:	4605      	mov	r5, r0
 80060aa:	dc6f      	bgt.n	800618c <_dtoa_r+0x96c>
 80060ac:	9b07      	ldr	r3, [sp, #28]
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	dc49      	bgt.n	8006146 <_dtoa_r+0x926>
 80060b2:	e06b      	b.n	800618c <_dtoa_r+0x96c>
 80060b4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80060b6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80060ba:	e73c      	b.n	8005f36 <_dtoa_r+0x716>
 80060bc:	3fe00000 	.word	0x3fe00000
 80060c0:	40240000 	.word	0x40240000
 80060c4:	9b03      	ldr	r3, [sp, #12]
 80060c6:	1e5c      	subs	r4, r3, #1
 80060c8:	9b08      	ldr	r3, [sp, #32]
 80060ca:	42a3      	cmp	r3, r4
 80060cc:	db09      	blt.n	80060e2 <_dtoa_r+0x8c2>
 80060ce:	1b1c      	subs	r4, r3, r4
 80060d0:	9b03      	ldr	r3, [sp, #12]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	f6bf af30 	bge.w	8005f38 <_dtoa_r+0x718>
 80060d8:	9b00      	ldr	r3, [sp, #0]
 80060da:	9a03      	ldr	r2, [sp, #12]
 80060dc:	1a9e      	subs	r6, r3, r2
 80060de:	2300      	movs	r3, #0
 80060e0:	e72b      	b.n	8005f3a <_dtoa_r+0x71a>
 80060e2:	9b08      	ldr	r3, [sp, #32]
 80060e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80060e6:	9408      	str	r4, [sp, #32]
 80060e8:	1ae3      	subs	r3, r4, r3
 80060ea:	441a      	add	r2, r3
 80060ec:	9e00      	ldr	r6, [sp, #0]
 80060ee:	9b03      	ldr	r3, [sp, #12]
 80060f0:	920d      	str	r2, [sp, #52]	@ 0x34
 80060f2:	2400      	movs	r4, #0
 80060f4:	e721      	b.n	8005f3a <_dtoa_r+0x71a>
 80060f6:	9c08      	ldr	r4, [sp, #32]
 80060f8:	9e00      	ldr	r6, [sp, #0]
 80060fa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80060fc:	e728      	b.n	8005f50 <_dtoa_r+0x730>
 80060fe:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006102:	e751      	b.n	8005fa8 <_dtoa_r+0x788>
 8006104:	9a08      	ldr	r2, [sp, #32]
 8006106:	9902      	ldr	r1, [sp, #8]
 8006108:	e750      	b.n	8005fac <_dtoa_r+0x78c>
 800610a:	f8cd 8008 	str.w	r8, [sp, #8]
 800610e:	e751      	b.n	8005fb4 <_dtoa_r+0x794>
 8006110:	2300      	movs	r3, #0
 8006112:	e779      	b.n	8006008 <_dtoa_r+0x7e8>
 8006114:	9b04      	ldr	r3, [sp, #16]
 8006116:	e777      	b.n	8006008 <_dtoa_r+0x7e8>
 8006118:	2300      	movs	r3, #0
 800611a:	9308      	str	r3, [sp, #32]
 800611c:	e779      	b.n	8006012 <_dtoa_r+0x7f2>
 800611e:	d093      	beq.n	8006048 <_dtoa_r+0x828>
 8006120:	9a00      	ldr	r2, [sp, #0]
 8006122:	331c      	adds	r3, #28
 8006124:	441a      	add	r2, r3
 8006126:	9200      	str	r2, [sp, #0]
 8006128:	9a06      	ldr	r2, [sp, #24]
 800612a:	441a      	add	r2, r3
 800612c:	441e      	add	r6, r3
 800612e:	9206      	str	r2, [sp, #24]
 8006130:	e78a      	b.n	8006048 <_dtoa_r+0x828>
 8006132:	4603      	mov	r3, r0
 8006134:	e7f4      	b.n	8006120 <_dtoa_r+0x900>
 8006136:	9b03      	ldr	r3, [sp, #12]
 8006138:	2b00      	cmp	r3, #0
 800613a:	46b8      	mov	r8, r7
 800613c:	dc20      	bgt.n	8006180 <_dtoa_r+0x960>
 800613e:	469b      	mov	fp, r3
 8006140:	9b07      	ldr	r3, [sp, #28]
 8006142:	2b02      	cmp	r3, #2
 8006144:	dd1e      	ble.n	8006184 <_dtoa_r+0x964>
 8006146:	f1bb 0f00 	cmp.w	fp, #0
 800614a:	f47f adb1 	bne.w	8005cb0 <_dtoa_r+0x490>
 800614e:	4621      	mov	r1, r4
 8006150:	465b      	mov	r3, fp
 8006152:	2205      	movs	r2, #5
 8006154:	4648      	mov	r0, r9
 8006156:	f000 fa95 	bl	8006684 <__multadd>
 800615a:	4601      	mov	r1, r0
 800615c:	4604      	mov	r4, r0
 800615e:	9802      	ldr	r0, [sp, #8]
 8006160:	f000 fca0 	bl	8006aa4 <__mcmp>
 8006164:	2800      	cmp	r0, #0
 8006166:	f77f ada3 	ble.w	8005cb0 <_dtoa_r+0x490>
 800616a:	4656      	mov	r6, sl
 800616c:	2331      	movs	r3, #49	@ 0x31
 800616e:	f806 3b01 	strb.w	r3, [r6], #1
 8006172:	f108 0801 	add.w	r8, r8, #1
 8006176:	e59f      	b.n	8005cb8 <_dtoa_r+0x498>
 8006178:	9c03      	ldr	r4, [sp, #12]
 800617a:	46b8      	mov	r8, r7
 800617c:	4625      	mov	r5, r4
 800617e:	e7f4      	b.n	800616a <_dtoa_r+0x94a>
 8006180:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006184:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006186:	2b00      	cmp	r3, #0
 8006188:	f000 8101 	beq.w	800638e <_dtoa_r+0xb6e>
 800618c:	2e00      	cmp	r6, #0
 800618e:	dd05      	ble.n	800619c <_dtoa_r+0x97c>
 8006190:	4629      	mov	r1, r5
 8006192:	4632      	mov	r2, r6
 8006194:	4648      	mov	r0, r9
 8006196:	f000 fc19 	bl	80069cc <__lshift>
 800619a:	4605      	mov	r5, r0
 800619c:	9b08      	ldr	r3, [sp, #32]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d05c      	beq.n	800625c <_dtoa_r+0xa3c>
 80061a2:	6869      	ldr	r1, [r5, #4]
 80061a4:	4648      	mov	r0, r9
 80061a6:	f000 fa0b 	bl	80065c0 <_Balloc>
 80061aa:	4606      	mov	r6, r0
 80061ac:	b928      	cbnz	r0, 80061ba <_dtoa_r+0x99a>
 80061ae:	4b82      	ldr	r3, [pc, #520]	@ (80063b8 <_dtoa_r+0xb98>)
 80061b0:	4602      	mov	r2, r0
 80061b2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80061b6:	f7ff bb4a 	b.w	800584e <_dtoa_r+0x2e>
 80061ba:	692a      	ldr	r2, [r5, #16]
 80061bc:	3202      	adds	r2, #2
 80061be:	0092      	lsls	r2, r2, #2
 80061c0:	f105 010c 	add.w	r1, r5, #12
 80061c4:	300c      	adds	r0, #12
 80061c6:	f000 fff7 	bl	80071b8 <memcpy>
 80061ca:	2201      	movs	r2, #1
 80061cc:	4631      	mov	r1, r6
 80061ce:	4648      	mov	r0, r9
 80061d0:	f000 fbfc 	bl	80069cc <__lshift>
 80061d4:	f10a 0301 	add.w	r3, sl, #1
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	eb0a 030b 	add.w	r3, sl, fp
 80061de:	9308      	str	r3, [sp, #32]
 80061e0:	9b04      	ldr	r3, [sp, #16]
 80061e2:	f003 0301 	and.w	r3, r3, #1
 80061e6:	462f      	mov	r7, r5
 80061e8:	9306      	str	r3, [sp, #24]
 80061ea:	4605      	mov	r5, r0
 80061ec:	9b00      	ldr	r3, [sp, #0]
 80061ee:	9802      	ldr	r0, [sp, #8]
 80061f0:	4621      	mov	r1, r4
 80061f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80061f6:	f7ff fa8a 	bl	800570e <quorem>
 80061fa:	4603      	mov	r3, r0
 80061fc:	3330      	adds	r3, #48	@ 0x30
 80061fe:	9003      	str	r0, [sp, #12]
 8006200:	4639      	mov	r1, r7
 8006202:	9802      	ldr	r0, [sp, #8]
 8006204:	9309      	str	r3, [sp, #36]	@ 0x24
 8006206:	f000 fc4d 	bl	8006aa4 <__mcmp>
 800620a:	462a      	mov	r2, r5
 800620c:	9004      	str	r0, [sp, #16]
 800620e:	4621      	mov	r1, r4
 8006210:	4648      	mov	r0, r9
 8006212:	f000 fc63 	bl	8006adc <__mdiff>
 8006216:	68c2      	ldr	r2, [r0, #12]
 8006218:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800621a:	4606      	mov	r6, r0
 800621c:	bb02      	cbnz	r2, 8006260 <_dtoa_r+0xa40>
 800621e:	4601      	mov	r1, r0
 8006220:	9802      	ldr	r0, [sp, #8]
 8006222:	f000 fc3f 	bl	8006aa4 <__mcmp>
 8006226:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006228:	4602      	mov	r2, r0
 800622a:	4631      	mov	r1, r6
 800622c:	4648      	mov	r0, r9
 800622e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006230:	9309      	str	r3, [sp, #36]	@ 0x24
 8006232:	f000 fa05 	bl	8006640 <_Bfree>
 8006236:	9b07      	ldr	r3, [sp, #28]
 8006238:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800623a:	9e00      	ldr	r6, [sp, #0]
 800623c:	ea42 0103 	orr.w	r1, r2, r3
 8006240:	9b06      	ldr	r3, [sp, #24]
 8006242:	4319      	orrs	r1, r3
 8006244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006246:	d10d      	bne.n	8006264 <_dtoa_r+0xa44>
 8006248:	2b39      	cmp	r3, #57	@ 0x39
 800624a:	d027      	beq.n	800629c <_dtoa_r+0xa7c>
 800624c:	9a04      	ldr	r2, [sp, #16]
 800624e:	2a00      	cmp	r2, #0
 8006250:	dd01      	ble.n	8006256 <_dtoa_r+0xa36>
 8006252:	9b03      	ldr	r3, [sp, #12]
 8006254:	3331      	adds	r3, #49	@ 0x31
 8006256:	f88b 3000 	strb.w	r3, [fp]
 800625a:	e52e      	b.n	8005cba <_dtoa_r+0x49a>
 800625c:	4628      	mov	r0, r5
 800625e:	e7b9      	b.n	80061d4 <_dtoa_r+0x9b4>
 8006260:	2201      	movs	r2, #1
 8006262:	e7e2      	b.n	800622a <_dtoa_r+0xa0a>
 8006264:	9904      	ldr	r1, [sp, #16]
 8006266:	2900      	cmp	r1, #0
 8006268:	db04      	blt.n	8006274 <_dtoa_r+0xa54>
 800626a:	9807      	ldr	r0, [sp, #28]
 800626c:	4301      	orrs	r1, r0
 800626e:	9806      	ldr	r0, [sp, #24]
 8006270:	4301      	orrs	r1, r0
 8006272:	d120      	bne.n	80062b6 <_dtoa_r+0xa96>
 8006274:	2a00      	cmp	r2, #0
 8006276:	ddee      	ble.n	8006256 <_dtoa_r+0xa36>
 8006278:	9902      	ldr	r1, [sp, #8]
 800627a:	9300      	str	r3, [sp, #0]
 800627c:	2201      	movs	r2, #1
 800627e:	4648      	mov	r0, r9
 8006280:	f000 fba4 	bl	80069cc <__lshift>
 8006284:	4621      	mov	r1, r4
 8006286:	9002      	str	r0, [sp, #8]
 8006288:	f000 fc0c 	bl	8006aa4 <__mcmp>
 800628c:	2800      	cmp	r0, #0
 800628e:	9b00      	ldr	r3, [sp, #0]
 8006290:	dc02      	bgt.n	8006298 <_dtoa_r+0xa78>
 8006292:	d1e0      	bne.n	8006256 <_dtoa_r+0xa36>
 8006294:	07da      	lsls	r2, r3, #31
 8006296:	d5de      	bpl.n	8006256 <_dtoa_r+0xa36>
 8006298:	2b39      	cmp	r3, #57	@ 0x39
 800629a:	d1da      	bne.n	8006252 <_dtoa_r+0xa32>
 800629c:	2339      	movs	r3, #57	@ 0x39
 800629e:	f88b 3000 	strb.w	r3, [fp]
 80062a2:	4633      	mov	r3, r6
 80062a4:	461e      	mov	r6, r3
 80062a6:	3b01      	subs	r3, #1
 80062a8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80062ac:	2a39      	cmp	r2, #57	@ 0x39
 80062ae:	d04e      	beq.n	800634e <_dtoa_r+0xb2e>
 80062b0:	3201      	adds	r2, #1
 80062b2:	701a      	strb	r2, [r3, #0]
 80062b4:	e501      	b.n	8005cba <_dtoa_r+0x49a>
 80062b6:	2a00      	cmp	r2, #0
 80062b8:	dd03      	ble.n	80062c2 <_dtoa_r+0xaa2>
 80062ba:	2b39      	cmp	r3, #57	@ 0x39
 80062bc:	d0ee      	beq.n	800629c <_dtoa_r+0xa7c>
 80062be:	3301      	adds	r3, #1
 80062c0:	e7c9      	b.n	8006256 <_dtoa_r+0xa36>
 80062c2:	9a00      	ldr	r2, [sp, #0]
 80062c4:	9908      	ldr	r1, [sp, #32]
 80062c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80062ca:	428a      	cmp	r2, r1
 80062cc:	d028      	beq.n	8006320 <_dtoa_r+0xb00>
 80062ce:	9902      	ldr	r1, [sp, #8]
 80062d0:	2300      	movs	r3, #0
 80062d2:	220a      	movs	r2, #10
 80062d4:	4648      	mov	r0, r9
 80062d6:	f000 f9d5 	bl	8006684 <__multadd>
 80062da:	42af      	cmp	r7, r5
 80062dc:	9002      	str	r0, [sp, #8]
 80062de:	f04f 0300 	mov.w	r3, #0
 80062e2:	f04f 020a 	mov.w	r2, #10
 80062e6:	4639      	mov	r1, r7
 80062e8:	4648      	mov	r0, r9
 80062ea:	d107      	bne.n	80062fc <_dtoa_r+0xadc>
 80062ec:	f000 f9ca 	bl	8006684 <__multadd>
 80062f0:	4607      	mov	r7, r0
 80062f2:	4605      	mov	r5, r0
 80062f4:	9b00      	ldr	r3, [sp, #0]
 80062f6:	3301      	adds	r3, #1
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	e777      	b.n	80061ec <_dtoa_r+0x9cc>
 80062fc:	f000 f9c2 	bl	8006684 <__multadd>
 8006300:	4629      	mov	r1, r5
 8006302:	4607      	mov	r7, r0
 8006304:	2300      	movs	r3, #0
 8006306:	220a      	movs	r2, #10
 8006308:	4648      	mov	r0, r9
 800630a:	f000 f9bb 	bl	8006684 <__multadd>
 800630e:	4605      	mov	r5, r0
 8006310:	e7f0      	b.n	80062f4 <_dtoa_r+0xad4>
 8006312:	f1bb 0f00 	cmp.w	fp, #0
 8006316:	bfcc      	ite	gt
 8006318:	465e      	movgt	r6, fp
 800631a:	2601      	movle	r6, #1
 800631c:	4456      	add	r6, sl
 800631e:	2700      	movs	r7, #0
 8006320:	9902      	ldr	r1, [sp, #8]
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	2201      	movs	r2, #1
 8006326:	4648      	mov	r0, r9
 8006328:	f000 fb50 	bl	80069cc <__lshift>
 800632c:	4621      	mov	r1, r4
 800632e:	9002      	str	r0, [sp, #8]
 8006330:	f000 fbb8 	bl	8006aa4 <__mcmp>
 8006334:	2800      	cmp	r0, #0
 8006336:	dcb4      	bgt.n	80062a2 <_dtoa_r+0xa82>
 8006338:	d102      	bne.n	8006340 <_dtoa_r+0xb20>
 800633a:	9b00      	ldr	r3, [sp, #0]
 800633c:	07db      	lsls	r3, r3, #31
 800633e:	d4b0      	bmi.n	80062a2 <_dtoa_r+0xa82>
 8006340:	4633      	mov	r3, r6
 8006342:	461e      	mov	r6, r3
 8006344:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006348:	2a30      	cmp	r2, #48	@ 0x30
 800634a:	d0fa      	beq.n	8006342 <_dtoa_r+0xb22>
 800634c:	e4b5      	b.n	8005cba <_dtoa_r+0x49a>
 800634e:	459a      	cmp	sl, r3
 8006350:	d1a8      	bne.n	80062a4 <_dtoa_r+0xa84>
 8006352:	2331      	movs	r3, #49	@ 0x31
 8006354:	f108 0801 	add.w	r8, r8, #1
 8006358:	f88a 3000 	strb.w	r3, [sl]
 800635c:	e4ad      	b.n	8005cba <_dtoa_r+0x49a>
 800635e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006360:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80063bc <_dtoa_r+0xb9c>
 8006364:	b11b      	cbz	r3, 800636e <_dtoa_r+0xb4e>
 8006366:	f10a 0308 	add.w	r3, sl, #8
 800636a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800636c:	6013      	str	r3, [r2, #0]
 800636e:	4650      	mov	r0, sl
 8006370:	b017      	add	sp, #92	@ 0x5c
 8006372:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006376:	9b07      	ldr	r3, [sp, #28]
 8006378:	2b01      	cmp	r3, #1
 800637a:	f77f ae2e 	ble.w	8005fda <_dtoa_r+0x7ba>
 800637e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006380:	9308      	str	r3, [sp, #32]
 8006382:	2001      	movs	r0, #1
 8006384:	e64d      	b.n	8006022 <_dtoa_r+0x802>
 8006386:	f1bb 0f00 	cmp.w	fp, #0
 800638a:	f77f aed9 	ble.w	8006140 <_dtoa_r+0x920>
 800638e:	4656      	mov	r6, sl
 8006390:	9802      	ldr	r0, [sp, #8]
 8006392:	4621      	mov	r1, r4
 8006394:	f7ff f9bb 	bl	800570e <quorem>
 8006398:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800639c:	f806 3b01 	strb.w	r3, [r6], #1
 80063a0:	eba6 020a 	sub.w	r2, r6, sl
 80063a4:	4593      	cmp	fp, r2
 80063a6:	ddb4      	ble.n	8006312 <_dtoa_r+0xaf2>
 80063a8:	9902      	ldr	r1, [sp, #8]
 80063aa:	2300      	movs	r3, #0
 80063ac:	220a      	movs	r2, #10
 80063ae:	4648      	mov	r0, r9
 80063b0:	f000 f968 	bl	8006684 <__multadd>
 80063b4:	9002      	str	r0, [sp, #8]
 80063b6:	e7eb      	b.n	8006390 <_dtoa_r+0xb70>
 80063b8:	080074d8 	.word	0x080074d8
 80063bc:	0800745c 	.word	0x0800745c

080063c0 <_free_r>:
 80063c0:	b538      	push	{r3, r4, r5, lr}
 80063c2:	4605      	mov	r5, r0
 80063c4:	2900      	cmp	r1, #0
 80063c6:	d041      	beq.n	800644c <_free_r+0x8c>
 80063c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80063cc:	1f0c      	subs	r4, r1, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	bfb8      	it	lt
 80063d2:	18e4      	addlt	r4, r4, r3
 80063d4:	f000 f8e8 	bl	80065a8 <__malloc_lock>
 80063d8:	4a1d      	ldr	r2, [pc, #116]	@ (8006450 <_free_r+0x90>)
 80063da:	6813      	ldr	r3, [r2, #0]
 80063dc:	b933      	cbnz	r3, 80063ec <_free_r+0x2c>
 80063de:	6063      	str	r3, [r4, #4]
 80063e0:	6014      	str	r4, [r2, #0]
 80063e2:	4628      	mov	r0, r5
 80063e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80063e8:	f000 b8e4 	b.w	80065b4 <__malloc_unlock>
 80063ec:	42a3      	cmp	r3, r4
 80063ee:	d908      	bls.n	8006402 <_free_r+0x42>
 80063f0:	6820      	ldr	r0, [r4, #0]
 80063f2:	1821      	adds	r1, r4, r0
 80063f4:	428b      	cmp	r3, r1
 80063f6:	bf01      	itttt	eq
 80063f8:	6819      	ldreq	r1, [r3, #0]
 80063fa:	685b      	ldreq	r3, [r3, #4]
 80063fc:	1809      	addeq	r1, r1, r0
 80063fe:	6021      	streq	r1, [r4, #0]
 8006400:	e7ed      	b.n	80063de <_free_r+0x1e>
 8006402:	461a      	mov	r2, r3
 8006404:	685b      	ldr	r3, [r3, #4]
 8006406:	b10b      	cbz	r3, 800640c <_free_r+0x4c>
 8006408:	42a3      	cmp	r3, r4
 800640a:	d9fa      	bls.n	8006402 <_free_r+0x42>
 800640c:	6811      	ldr	r1, [r2, #0]
 800640e:	1850      	adds	r0, r2, r1
 8006410:	42a0      	cmp	r0, r4
 8006412:	d10b      	bne.n	800642c <_free_r+0x6c>
 8006414:	6820      	ldr	r0, [r4, #0]
 8006416:	4401      	add	r1, r0
 8006418:	1850      	adds	r0, r2, r1
 800641a:	4283      	cmp	r3, r0
 800641c:	6011      	str	r1, [r2, #0]
 800641e:	d1e0      	bne.n	80063e2 <_free_r+0x22>
 8006420:	6818      	ldr	r0, [r3, #0]
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	6053      	str	r3, [r2, #4]
 8006426:	4408      	add	r0, r1
 8006428:	6010      	str	r0, [r2, #0]
 800642a:	e7da      	b.n	80063e2 <_free_r+0x22>
 800642c:	d902      	bls.n	8006434 <_free_r+0x74>
 800642e:	230c      	movs	r3, #12
 8006430:	602b      	str	r3, [r5, #0]
 8006432:	e7d6      	b.n	80063e2 <_free_r+0x22>
 8006434:	6820      	ldr	r0, [r4, #0]
 8006436:	1821      	adds	r1, r4, r0
 8006438:	428b      	cmp	r3, r1
 800643a:	bf04      	itt	eq
 800643c:	6819      	ldreq	r1, [r3, #0]
 800643e:	685b      	ldreq	r3, [r3, #4]
 8006440:	6063      	str	r3, [r4, #4]
 8006442:	bf04      	itt	eq
 8006444:	1809      	addeq	r1, r1, r0
 8006446:	6021      	streq	r1, [r4, #0]
 8006448:	6054      	str	r4, [r2, #4]
 800644a:	e7ca      	b.n	80063e2 <_free_r+0x22>
 800644c:	bd38      	pop	{r3, r4, r5, pc}
 800644e:	bf00      	nop
 8006450:	200003cc 	.word	0x200003cc

08006454 <malloc>:
 8006454:	4b02      	ldr	r3, [pc, #8]	@ (8006460 <malloc+0xc>)
 8006456:	4601      	mov	r1, r0
 8006458:	6818      	ldr	r0, [r3, #0]
 800645a:	f000 b825 	b.w	80064a8 <_malloc_r>
 800645e:	bf00      	nop
 8006460:	20000018 	.word	0x20000018

08006464 <sbrk_aligned>:
 8006464:	b570      	push	{r4, r5, r6, lr}
 8006466:	4e0f      	ldr	r6, [pc, #60]	@ (80064a4 <sbrk_aligned+0x40>)
 8006468:	460c      	mov	r4, r1
 800646a:	6831      	ldr	r1, [r6, #0]
 800646c:	4605      	mov	r5, r0
 800646e:	b911      	cbnz	r1, 8006476 <sbrk_aligned+0x12>
 8006470:	f000 fe92 	bl	8007198 <_sbrk_r>
 8006474:	6030      	str	r0, [r6, #0]
 8006476:	4621      	mov	r1, r4
 8006478:	4628      	mov	r0, r5
 800647a:	f000 fe8d 	bl	8007198 <_sbrk_r>
 800647e:	1c43      	adds	r3, r0, #1
 8006480:	d103      	bne.n	800648a <sbrk_aligned+0x26>
 8006482:	f04f 34ff 	mov.w	r4, #4294967295
 8006486:	4620      	mov	r0, r4
 8006488:	bd70      	pop	{r4, r5, r6, pc}
 800648a:	1cc4      	adds	r4, r0, #3
 800648c:	f024 0403 	bic.w	r4, r4, #3
 8006490:	42a0      	cmp	r0, r4
 8006492:	d0f8      	beq.n	8006486 <sbrk_aligned+0x22>
 8006494:	1a21      	subs	r1, r4, r0
 8006496:	4628      	mov	r0, r5
 8006498:	f000 fe7e 	bl	8007198 <_sbrk_r>
 800649c:	3001      	adds	r0, #1
 800649e:	d1f2      	bne.n	8006486 <sbrk_aligned+0x22>
 80064a0:	e7ef      	b.n	8006482 <sbrk_aligned+0x1e>
 80064a2:	bf00      	nop
 80064a4:	200003c8 	.word	0x200003c8

080064a8 <_malloc_r>:
 80064a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80064ac:	1ccd      	adds	r5, r1, #3
 80064ae:	f025 0503 	bic.w	r5, r5, #3
 80064b2:	3508      	adds	r5, #8
 80064b4:	2d0c      	cmp	r5, #12
 80064b6:	bf38      	it	cc
 80064b8:	250c      	movcc	r5, #12
 80064ba:	2d00      	cmp	r5, #0
 80064bc:	4606      	mov	r6, r0
 80064be:	db01      	blt.n	80064c4 <_malloc_r+0x1c>
 80064c0:	42a9      	cmp	r1, r5
 80064c2:	d904      	bls.n	80064ce <_malloc_r+0x26>
 80064c4:	230c      	movs	r3, #12
 80064c6:	6033      	str	r3, [r6, #0]
 80064c8:	2000      	movs	r0, #0
 80064ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80064ce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80065a4 <_malloc_r+0xfc>
 80064d2:	f000 f869 	bl	80065a8 <__malloc_lock>
 80064d6:	f8d8 3000 	ldr.w	r3, [r8]
 80064da:	461c      	mov	r4, r3
 80064dc:	bb44      	cbnz	r4, 8006530 <_malloc_r+0x88>
 80064de:	4629      	mov	r1, r5
 80064e0:	4630      	mov	r0, r6
 80064e2:	f7ff ffbf 	bl	8006464 <sbrk_aligned>
 80064e6:	1c43      	adds	r3, r0, #1
 80064e8:	4604      	mov	r4, r0
 80064ea:	d158      	bne.n	800659e <_malloc_r+0xf6>
 80064ec:	f8d8 4000 	ldr.w	r4, [r8]
 80064f0:	4627      	mov	r7, r4
 80064f2:	2f00      	cmp	r7, #0
 80064f4:	d143      	bne.n	800657e <_malloc_r+0xd6>
 80064f6:	2c00      	cmp	r4, #0
 80064f8:	d04b      	beq.n	8006592 <_malloc_r+0xea>
 80064fa:	6823      	ldr	r3, [r4, #0]
 80064fc:	4639      	mov	r1, r7
 80064fe:	4630      	mov	r0, r6
 8006500:	eb04 0903 	add.w	r9, r4, r3
 8006504:	f000 fe48 	bl	8007198 <_sbrk_r>
 8006508:	4581      	cmp	r9, r0
 800650a:	d142      	bne.n	8006592 <_malloc_r+0xea>
 800650c:	6821      	ldr	r1, [r4, #0]
 800650e:	1a6d      	subs	r5, r5, r1
 8006510:	4629      	mov	r1, r5
 8006512:	4630      	mov	r0, r6
 8006514:	f7ff ffa6 	bl	8006464 <sbrk_aligned>
 8006518:	3001      	adds	r0, #1
 800651a:	d03a      	beq.n	8006592 <_malloc_r+0xea>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	442b      	add	r3, r5
 8006520:	6023      	str	r3, [r4, #0]
 8006522:	f8d8 3000 	ldr.w	r3, [r8]
 8006526:	685a      	ldr	r2, [r3, #4]
 8006528:	bb62      	cbnz	r2, 8006584 <_malloc_r+0xdc>
 800652a:	f8c8 7000 	str.w	r7, [r8]
 800652e:	e00f      	b.n	8006550 <_malloc_r+0xa8>
 8006530:	6822      	ldr	r2, [r4, #0]
 8006532:	1b52      	subs	r2, r2, r5
 8006534:	d420      	bmi.n	8006578 <_malloc_r+0xd0>
 8006536:	2a0b      	cmp	r2, #11
 8006538:	d917      	bls.n	800656a <_malloc_r+0xc2>
 800653a:	1961      	adds	r1, r4, r5
 800653c:	42a3      	cmp	r3, r4
 800653e:	6025      	str	r5, [r4, #0]
 8006540:	bf18      	it	ne
 8006542:	6059      	strne	r1, [r3, #4]
 8006544:	6863      	ldr	r3, [r4, #4]
 8006546:	bf08      	it	eq
 8006548:	f8c8 1000 	streq.w	r1, [r8]
 800654c:	5162      	str	r2, [r4, r5]
 800654e:	604b      	str	r3, [r1, #4]
 8006550:	4630      	mov	r0, r6
 8006552:	f000 f82f 	bl	80065b4 <__malloc_unlock>
 8006556:	f104 000b 	add.w	r0, r4, #11
 800655a:	1d23      	adds	r3, r4, #4
 800655c:	f020 0007 	bic.w	r0, r0, #7
 8006560:	1ac2      	subs	r2, r0, r3
 8006562:	bf1c      	itt	ne
 8006564:	1a1b      	subne	r3, r3, r0
 8006566:	50a3      	strne	r3, [r4, r2]
 8006568:	e7af      	b.n	80064ca <_malloc_r+0x22>
 800656a:	6862      	ldr	r2, [r4, #4]
 800656c:	42a3      	cmp	r3, r4
 800656e:	bf0c      	ite	eq
 8006570:	f8c8 2000 	streq.w	r2, [r8]
 8006574:	605a      	strne	r2, [r3, #4]
 8006576:	e7eb      	b.n	8006550 <_malloc_r+0xa8>
 8006578:	4623      	mov	r3, r4
 800657a:	6864      	ldr	r4, [r4, #4]
 800657c:	e7ae      	b.n	80064dc <_malloc_r+0x34>
 800657e:	463c      	mov	r4, r7
 8006580:	687f      	ldr	r7, [r7, #4]
 8006582:	e7b6      	b.n	80064f2 <_malloc_r+0x4a>
 8006584:	461a      	mov	r2, r3
 8006586:	685b      	ldr	r3, [r3, #4]
 8006588:	42a3      	cmp	r3, r4
 800658a:	d1fb      	bne.n	8006584 <_malloc_r+0xdc>
 800658c:	2300      	movs	r3, #0
 800658e:	6053      	str	r3, [r2, #4]
 8006590:	e7de      	b.n	8006550 <_malloc_r+0xa8>
 8006592:	230c      	movs	r3, #12
 8006594:	6033      	str	r3, [r6, #0]
 8006596:	4630      	mov	r0, r6
 8006598:	f000 f80c 	bl	80065b4 <__malloc_unlock>
 800659c:	e794      	b.n	80064c8 <_malloc_r+0x20>
 800659e:	6005      	str	r5, [r0, #0]
 80065a0:	e7d6      	b.n	8006550 <_malloc_r+0xa8>
 80065a2:	bf00      	nop
 80065a4:	200003cc 	.word	0x200003cc

080065a8 <__malloc_lock>:
 80065a8:	4801      	ldr	r0, [pc, #4]	@ (80065b0 <__malloc_lock+0x8>)
 80065aa:	f7ff b8ae 	b.w	800570a <__retarget_lock_acquire_recursive>
 80065ae:	bf00      	nop
 80065b0:	200003c4 	.word	0x200003c4

080065b4 <__malloc_unlock>:
 80065b4:	4801      	ldr	r0, [pc, #4]	@ (80065bc <__malloc_unlock+0x8>)
 80065b6:	f7ff b8a9 	b.w	800570c <__retarget_lock_release_recursive>
 80065ba:	bf00      	nop
 80065bc:	200003c4 	.word	0x200003c4

080065c0 <_Balloc>:
 80065c0:	b570      	push	{r4, r5, r6, lr}
 80065c2:	69c6      	ldr	r6, [r0, #28]
 80065c4:	4604      	mov	r4, r0
 80065c6:	460d      	mov	r5, r1
 80065c8:	b976      	cbnz	r6, 80065e8 <_Balloc+0x28>
 80065ca:	2010      	movs	r0, #16
 80065cc:	f7ff ff42 	bl	8006454 <malloc>
 80065d0:	4602      	mov	r2, r0
 80065d2:	61e0      	str	r0, [r4, #28]
 80065d4:	b920      	cbnz	r0, 80065e0 <_Balloc+0x20>
 80065d6:	4b18      	ldr	r3, [pc, #96]	@ (8006638 <_Balloc+0x78>)
 80065d8:	4818      	ldr	r0, [pc, #96]	@ (800663c <_Balloc+0x7c>)
 80065da:	216b      	movs	r1, #107	@ 0x6b
 80065dc:	f000 fdfa 	bl	80071d4 <__assert_func>
 80065e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065e4:	6006      	str	r6, [r0, #0]
 80065e6:	60c6      	str	r6, [r0, #12]
 80065e8:	69e6      	ldr	r6, [r4, #28]
 80065ea:	68f3      	ldr	r3, [r6, #12]
 80065ec:	b183      	cbz	r3, 8006610 <_Balloc+0x50>
 80065ee:	69e3      	ldr	r3, [r4, #28]
 80065f0:	68db      	ldr	r3, [r3, #12]
 80065f2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80065f6:	b9b8      	cbnz	r0, 8006628 <_Balloc+0x68>
 80065f8:	2101      	movs	r1, #1
 80065fa:	fa01 f605 	lsl.w	r6, r1, r5
 80065fe:	1d72      	adds	r2, r6, #5
 8006600:	0092      	lsls	r2, r2, #2
 8006602:	4620      	mov	r0, r4
 8006604:	f000 fe04 	bl	8007210 <_calloc_r>
 8006608:	b160      	cbz	r0, 8006624 <_Balloc+0x64>
 800660a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800660e:	e00e      	b.n	800662e <_Balloc+0x6e>
 8006610:	2221      	movs	r2, #33	@ 0x21
 8006612:	2104      	movs	r1, #4
 8006614:	4620      	mov	r0, r4
 8006616:	f000 fdfb 	bl	8007210 <_calloc_r>
 800661a:	69e3      	ldr	r3, [r4, #28]
 800661c:	60f0      	str	r0, [r6, #12]
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	2b00      	cmp	r3, #0
 8006622:	d1e4      	bne.n	80065ee <_Balloc+0x2e>
 8006624:	2000      	movs	r0, #0
 8006626:	bd70      	pop	{r4, r5, r6, pc}
 8006628:	6802      	ldr	r2, [r0, #0]
 800662a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800662e:	2300      	movs	r3, #0
 8006630:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006634:	e7f7      	b.n	8006626 <_Balloc+0x66>
 8006636:	bf00      	nop
 8006638:	08007469 	.word	0x08007469
 800663c:	080074e9 	.word	0x080074e9

08006640 <_Bfree>:
 8006640:	b570      	push	{r4, r5, r6, lr}
 8006642:	69c6      	ldr	r6, [r0, #28]
 8006644:	4605      	mov	r5, r0
 8006646:	460c      	mov	r4, r1
 8006648:	b976      	cbnz	r6, 8006668 <_Bfree+0x28>
 800664a:	2010      	movs	r0, #16
 800664c:	f7ff ff02 	bl	8006454 <malloc>
 8006650:	4602      	mov	r2, r0
 8006652:	61e8      	str	r0, [r5, #28]
 8006654:	b920      	cbnz	r0, 8006660 <_Bfree+0x20>
 8006656:	4b09      	ldr	r3, [pc, #36]	@ (800667c <_Bfree+0x3c>)
 8006658:	4809      	ldr	r0, [pc, #36]	@ (8006680 <_Bfree+0x40>)
 800665a:	218f      	movs	r1, #143	@ 0x8f
 800665c:	f000 fdba 	bl	80071d4 <__assert_func>
 8006660:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006664:	6006      	str	r6, [r0, #0]
 8006666:	60c6      	str	r6, [r0, #12]
 8006668:	b13c      	cbz	r4, 800667a <_Bfree+0x3a>
 800666a:	69eb      	ldr	r3, [r5, #28]
 800666c:	6862      	ldr	r2, [r4, #4]
 800666e:	68db      	ldr	r3, [r3, #12]
 8006670:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006674:	6021      	str	r1, [r4, #0]
 8006676:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800667a:	bd70      	pop	{r4, r5, r6, pc}
 800667c:	08007469 	.word	0x08007469
 8006680:	080074e9 	.word	0x080074e9

08006684 <__multadd>:
 8006684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006688:	690d      	ldr	r5, [r1, #16]
 800668a:	4607      	mov	r7, r0
 800668c:	460c      	mov	r4, r1
 800668e:	461e      	mov	r6, r3
 8006690:	f101 0c14 	add.w	ip, r1, #20
 8006694:	2000      	movs	r0, #0
 8006696:	f8dc 3000 	ldr.w	r3, [ip]
 800669a:	b299      	uxth	r1, r3
 800669c:	fb02 6101 	mla	r1, r2, r1, r6
 80066a0:	0c1e      	lsrs	r6, r3, #16
 80066a2:	0c0b      	lsrs	r3, r1, #16
 80066a4:	fb02 3306 	mla	r3, r2, r6, r3
 80066a8:	b289      	uxth	r1, r1
 80066aa:	3001      	adds	r0, #1
 80066ac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066b0:	4285      	cmp	r5, r0
 80066b2:	f84c 1b04 	str.w	r1, [ip], #4
 80066b6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066ba:	dcec      	bgt.n	8006696 <__multadd+0x12>
 80066bc:	b30e      	cbz	r6, 8006702 <__multadd+0x7e>
 80066be:	68a3      	ldr	r3, [r4, #8]
 80066c0:	42ab      	cmp	r3, r5
 80066c2:	dc19      	bgt.n	80066f8 <__multadd+0x74>
 80066c4:	6861      	ldr	r1, [r4, #4]
 80066c6:	4638      	mov	r0, r7
 80066c8:	3101      	adds	r1, #1
 80066ca:	f7ff ff79 	bl	80065c0 <_Balloc>
 80066ce:	4680      	mov	r8, r0
 80066d0:	b928      	cbnz	r0, 80066de <__multadd+0x5a>
 80066d2:	4602      	mov	r2, r0
 80066d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006708 <__multadd+0x84>)
 80066d6:	480d      	ldr	r0, [pc, #52]	@ (800670c <__multadd+0x88>)
 80066d8:	21ba      	movs	r1, #186	@ 0xba
 80066da:	f000 fd7b 	bl	80071d4 <__assert_func>
 80066de:	6922      	ldr	r2, [r4, #16]
 80066e0:	3202      	adds	r2, #2
 80066e2:	f104 010c 	add.w	r1, r4, #12
 80066e6:	0092      	lsls	r2, r2, #2
 80066e8:	300c      	adds	r0, #12
 80066ea:	f000 fd65 	bl	80071b8 <memcpy>
 80066ee:	4621      	mov	r1, r4
 80066f0:	4638      	mov	r0, r7
 80066f2:	f7ff ffa5 	bl	8006640 <_Bfree>
 80066f6:	4644      	mov	r4, r8
 80066f8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80066fc:	3501      	adds	r5, #1
 80066fe:	615e      	str	r6, [r3, #20]
 8006700:	6125      	str	r5, [r4, #16]
 8006702:	4620      	mov	r0, r4
 8006704:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006708:	080074d8 	.word	0x080074d8
 800670c:	080074e9 	.word	0x080074e9

08006710 <__hi0bits>:
 8006710:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006714:	4603      	mov	r3, r0
 8006716:	bf36      	itet	cc
 8006718:	0403      	lslcc	r3, r0, #16
 800671a:	2000      	movcs	r0, #0
 800671c:	2010      	movcc	r0, #16
 800671e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006722:	bf3c      	itt	cc
 8006724:	021b      	lslcc	r3, r3, #8
 8006726:	3008      	addcc	r0, #8
 8006728:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800672c:	bf3c      	itt	cc
 800672e:	011b      	lslcc	r3, r3, #4
 8006730:	3004      	addcc	r0, #4
 8006732:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006736:	bf3c      	itt	cc
 8006738:	009b      	lslcc	r3, r3, #2
 800673a:	3002      	addcc	r0, #2
 800673c:	2b00      	cmp	r3, #0
 800673e:	db05      	blt.n	800674c <__hi0bits+0x3c>
 8006740:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006744:	f100 0001 	add.w	r0, r0, #1
 8006748:	bf08      	it	eq
 800674a:	2020      	moveq	r0, #32
 800674c:	4770      	bx	lr

0800674e <__lo0bits>:
 800674e:	6803      	ldr	r3, [r0, #0]
 8006750:	4602      	mov	r2, r0
 8006752:	f013 0007 	ands.w	r0, r3, #7
 8006756:	d00b      	beq.n	8006770 <__lo0bits+0x22>
 8006758:	07d9      	lsls	r1, r3, #31
 800675a:	d421      	bmi.n	80067a0 <__lo0bits+0x52>
 800675c:	0798      	lsls	r0, r3, #30
 800675e:	bf49      	itett	mi
 8006760:	085b      	lsrmi	r3, r3, #1
 8006762:	089b      	lsrpl	r3, r3, #2
 8006764:	2001      	movmi	r0, #1
 8006766:	6013      	strmi	r3, [r2, #0]
 8006768:	bf5c      	itt	pl
 800676a:	6013      	strpl	r3, [r2, #0]
 800676c:	2002      	movpl	r0, #2
 800676e:	4770      	bx	lr
 8006770:	b299      	uxth	r1, r3
 8006772:	b909      	cbnz	r1, 8006778 <__lo0bits+0x2a>
 8006774:	0c1b      	lsrs	r3, r3, #16
 8006776:	2010      	movs	r0, #16
 8006778:	b2d9      	uxtb	r1, r3
 800677a:	b909      	cbnz	r1, 8006780 <__lo0bits+0x32>
 800677c:	3008      	adds	r0, #8
 800677e:	0a1b      	lsrs	r3, r3, #8
 8006780:	0719      	lsls	r1, r3, #28
 8006782:	bf04      	itt	eq
 8006784:	091b      	lsreq	r3, r3, #4
 8006786:	3004      	addeq	r0, #4
 8006788:	0799      	lsls	r1, r3, #30
 800678a:	bf04      	itt	eq
 800678c:	089b      	lsreq	r3, r3, #2
 800678e:	3002      	addeq	r0, #2
 8006790:	07d9      	lsls	r1, r3, #31
 8006792:	d403      	bmi.n	800679c <__lo0bits+0x4e>
 8006794:	085b      	lsrs	r3, r3, #1
 8006796:	f100 0001 	add.w	r0, r0, #1
 800679a:	d003      	beq.n	80067a4 <__lo0bits+0x56>
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	4770      	bx	lr
 80067a0:	2000      	movs	r0, #0
 80067a2:	4770      	bx	lr
 80067a4:	2020      	movs	r0, #32
 80067a6:	4770      	bx	lr

080067a8 <__i2b>:
 80067a8:	b510      	push	{r4, lr}
 80067aa:	460c      	mov	r4, r1
 80067ac:	2101      	movs	r1, #1
 80067ae:	f7ff ff07 	bl	80065c0 <_Balloc>
 80067b2:	4602      	mov	r2, r0
 80067b4:	b928      	cbnz	r0, 80067c2 <__i2b+0x1a>
 80067b6:	4b05      	ldr	r3, [pc, #20]	@ (80067cc <__i2b+0x24>)
 80067b8:	4805      	ldr	r0, [pc, #20]	@ (80067d0 <__i2b+0x28>)
 80067ba:	f240 1145 	movw	r1, #325	@ 0x145
 80067be:	f000 fd09 	bl	80071d4 <__assert_func>
 80067c2:	2301      	movs	r3, #1
 80067c4:	6144      	str	r4, [r0, #20]
 80067c6:	6103      	str	r3, [r0, #16]
 80067c8:	bd10      	pop	{r4, pc}
 80067ca:	bf00      	nop
 80067cc:	080074d8 	.word	0x080074d8
 80067d0:	080074e9 	.word	0x080074e9

080067d4 <__multiply>:
 80067d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067d8:	4617      	mov	r7, r2
 80067da:	690a      	ldr	r2, [r1, #16]
 80067dc:	693b      	ldr	r3, [r7, #16]
 80067de:	429a      	cmp	r2, r3
 80067e0:	bfa8      	it	ge
 80067e2:	463b      	movge	r3, r7
 80067e4:	4689      	mov	r9, r1
 80067e6:	bfa4      	itt	ge
 80067e8:	460f      	movge	r7, r1
 80067ea:	4699      	movge	r9, r3
 80067ec:	693d      	ldr	r5, [r7, #16]
 80067ee:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80067f2:	68bb      	ldr	r3, [r7, #8]
 80067f4:	6879      	ldr	r1, [r7, #4]
 80067f6:	eb05 060a 	add.w	r6, r5, sl
 80067fa:	42b3      	cmp	r3, r6
 80067fc:	b085      	sub	sp, #20
 80067fe:	bfb8      	it	lt
 8006800:	3101      	addlt	r1, #1
 8006802:	f7ff fedd 	bl	80065c0 <_Balloc>
 8006806:	b930      	cbnz	r0, 8006816 <__multiply+0x42>
 8006808:	4602      	mov	r2, r0
 800680a:	4b41      	ldr	r3, [pc, #260]	@ (8006910 <__multiply+0x13c>)
 800680c:	4841      	ldr	r0, [pc, #260]	@ (8006914 <__multiply+0x140>)
 800680e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006812:	f000 fcdf 	bl	80071d4 <__assert_func>
 8006816:	f100 0414 	add.w	r4, r0, #20
 800681a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800681e:	4623      	mov	r3, r4
 8006820:	2200      	movs	r2, #0
 8006822:	4573      	cmp	r3, lr
 8006824:	d320      	bcc.n	8006868 <__multiply+0x94>
 8006826:	f107 0814 	add.w	r8, r7, #20
 800682a:	f109 0114 	add.w	r1, r9, #20
 800682e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006832:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006836:	9302      	str	r3, [sp, #8]
 8006838:	1beb      	subs	r3, r5, r7
 800683a:	3b15      	subs	r3, #21
 800683c:	f023 0303 	bic.w	r3, r3, #3
 8006840:	3304      	adds	r3, #4
 8006842:	3715      	adds	r7, #21
 8006844:	42bd      	cmp	r5, r7
 8006846:	bf38      	it	cc
 8006848:	2304      	movcc	r3, #4
 800684a:	9301      	str	r3, [sp, #4]
 800684c:	9b02      	ldr	r3, [sp, #8]
 800684e:	9103      	str	r1, [sp, #12]
 8006850:	428b      	cmp	r3, r1
 8006852:	d80c      	bhi.n	800686e <__multiply+0x9a>
 8006854:	2e00      	cmp	r6, #0
 8006856:	dd03      	ble.n	8006860 <__multiply+0x8c>
 8006858:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800685c:	2b00      	cmp	r3, #0
 800685e:	d055      	beq.n	800690c <__multiply+0x138>
 8006860:	6106      	str	r6, [r0, #16]
 8006862:	b005      	add	sp, #20
 8006864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006868:	f843 2b04 	str.w	r2, [r3], #4
 800686c:	e7d9      	b.n	8006822 <__multiply+0x4e>
 800686e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006872:	f1ba 0f00 	cmp.w	sl, #0
 8006876:	d01f      	beq.n	80068b8 <__multiply+0xe4>
 8006878:	46c4      	mov	ip, r8
 800687a:	46a1      	mov	r9, r4
 800687c:	2700      	movs	r7, #0
 800687e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006882:	f8d9 3000 	ldr.w	r3, [r9]
 8006886:	fa1f fb82 	uxth.w	fp, r2
 800688a:	b29b      	uxth	r3, r3
 800688c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006890:	443b      	add	r3, r7
 8006892:	f8d9 7000 	ldr.w	r7, [r9]
 8006896:	0c12      	lsrs	r2, r2, #16
 8006898:	0c3f      	lsrs	r7, r7, #16
 800689a:	fb0a 7202 	mla	r2, sl, r2, r7
 800689e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068a8:	4565      	cmp	r5, ip
 80068aa:	f849 3b04 	str.w	r3, [r9], #4
 80068ae:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80068b2:	d8e4      	bhi.n	800687e <__multiply+0xaa>
 80068b4:	9b01      	ldr	r3, [sp, #4]
 80068b6:	50e7      	str	r7, [r4, r3]
 80068b8:	9b03      	ldr	r3, [sp, #12]
 80068ba:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80068be:	3104      	adds	r1, #4
 80068c0:	f1b9 0f00 	cmp.w	r9, #0
 80068c4:	d020      	beq.n	8006908 <__multiply+0x134>
 80068c6:	6823      	ldr	r3, [r4, #0]
 80068c8:	4647      	mov	r7, r8
 80068ca:	46a4      	mov	ip, r4
 80068cc:	f04f 0a00 	mov.w	sl, #0
 80068d0:	f8b7 b000 	ldrh.w	fp, [r7]
 80068d4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80068d8:	fb09 220b 	mla	r2, r9, fp, r2
 80068dc:	4452      	add	r2, sl
 80068de:	b29b      	uxth	r3, r3
 80068e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068e4:	f84c 3b04 	str.w	r3, [ip], #4
 80068e8:	f857 3b04 	ldr.w	r3, [r7], #4
 80068ec:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80068f0:	f8bc 3000 	ldrh.w	r3, [ip]
 80068f4:	fb09 330a 	mla	r3, r9, sl, r3
 80068f8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80068fc:	42bd      	cmp	r5, r7
 80068fe:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006902:	d8e5      	bhi.n	80068d0 <__multiply+0xfc>
 8006904:	9a01      	ldr	r2, [sp, #4]
 8006906:	50a3      	str	r3, [r4, r2]
 8006908:	3404      	adds	r4, #4
 800690a:	e79f      	b.n	800684c <__multiply+0x78>
 800690c:	3e01      	subs	r6, #1
 800690e:	e7a1      	b.n	8006854 <__multiply+0x80>
 8006910:	080074d8 	.word	0x080074d8
 8006914:	080074e9 	.word	0x080074e9

08006918 <__pow5mult>:
 8006918:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800691c:	4615      	mov	r5, r2
 800691e:	f012 0203 	ands.w	r2, r2, #3
 8006922:	4607      	mov	r7, r0
 8006924:	460e      	mov	r6, r1
 8006926:	d007      	beq.n	8006938 <__pow5mult+0x20>
 8006928:	4c25      	ldr	r4, [pc, #148]	@ (80069c0 <__pow5mult+0xa8>)
 800692a:	3a01      	subs	r2, #1
 800692c:	2300      	movs	r3, #0
 800692e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006932:	f7ff fea7 	bl	8006684 <__multadd>
 8006936:	4606      	mov	r6, r0
 8006938:	10ad      	asrs	r5, r5, #2
 800693a:	d03d      	beq.n	80069b8 <__pow5mult+0xa0>
 800693c:	69fc      	ldr	r4, [r7, #28]
 800693e:	b97c      	cbnz	r4, 8006960 <__pow5mult+0x48>
 8006940:	2010      	movs	r0, #16
 8006942:	f7ff fd87 	bl	8006454 <malloc>
 8006946:	4602      	mov	r2, r0
 8006948:	61f8      	str	r0, [r7, #28]
 800694a:	b928      	cbnz	r0, 8006958 <__pow5mult+0x40>
 800694c:	4b1d      	ldr	r3, [pc, #116]	@ (80069c4 <__pow5mult+0xac>)
 800694e:	481e      	ldr	r0, [pc, #120]	@ (80069c8 <__pow5mult+0xb0>)
 8006950:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006954:	f000 fc3e 	bl	80071d4 <__assert_func>
 8006958:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800695c:	6004      	str	r4, [r0, #0]
 800695e:	60c4      	str	r4, [r0, #12]
 8006960:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006964:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006968:	b94c      	cbnz	r4, 800697e <__pow5mult+0x66>
 800696a:	f240 2171 	movw	r1, #625	@ 0x271
 800696e:	4638      	mov	r0, r7
 8006970:	f7ff ff1a 	bl	80067a8 <__i2b>
 8006974:	2300      	movs	r3, #0
 8006976:	f8c8 0008 	str.w	r0, [r8, #8]
 800697a:	4604      	mov	r4, r0
 800697c:	6003      	str	r3, [r0, #0]
 800697e:	f04f 0900 	mov.w	r9, #0
 8006982:	07eb      	lsls	r3, r5, #31
 8006984:	d50a      	bpl.n	800699c <__pow5mult+0x84>
 8006986:	4631      	mov	r1, r6
 8006988:	4622      	mov	r2, r4
 800698a:	4638      	mov	r0, r7
 800698c:	f7ff ff22 	bl	80067d4 <__multiply>
 8006990:	4631      	mov	r1, r6
 8006992:	4680      	mov	r8, r0
 8006994:	4638      	mov	r0, r7
 8006996:	f7ff fe53 	bl	8006640 <_Bfree>
 800699a:	4646      	mov	r6, r8
 800699c:	106d      	asrs	r5, r5, #1
 800699e:	d00b      	beq.n	80069b8 <__pow5mult+0xa0>
 80069a0:	6820      	ldr	r0, [r4, #0]
 80069a2:	b938      	cbnz	r0, 80069b4 <__pow5mult+0x9c>
 80069a4:	4622      	mov	r2, r4
 80069a6:	4621      	mov	r1, r4
 80069a8:	4638      	mov	r0, r7
 80069aa:	f7ff ff13 	bl	80067d4 <__multiply>
 80069ae:	6020      	str	r0, [r4, #0]
 80069b0:	f8c0 9000 	str.w	r9, [r0]
 80069b4:	4604      	mov	r4, r0
 80069b6:	e7e4      	b.n	8006982 <__pow5mult+0x6a>
 80069b8:	4630      	mov	r0, r6
 80069ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069be:	bf00      	nop
 80069c0:	0800759c 	.word	0x0800759c
 80069c4:	08007469 	.word	0x08007469
 80069c8:	080074e9 	.word	0x080074e9

080069cc <__lshift>:
 80069cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80069d0:	460c      	mov	r4, r1
 80069d2:	6849      	ldr	r1, [r1, #4]
 80069d4:	6923      	ldr	r3, [r4, #16]
 80069d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80069da:	68a3      	ldr	r3, [r4, #8]
 80069dc:	4607      	mov	r7, r0
 80069de:	4691      	mov	r9, r2
 80069e0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80069e4:	f108 0601 	add.w	r6, r8, #1
 80069e8:	42b3      	cmp	r3, r6
 80069ea:	db0b      	blt.n	8006a04 <__lshift+0x38>
 80069ec:	4638      	mov	r0, r7
 80069ee:	f7ff fde7 	bl	80065c0 <_Balloc>
 80069f2:	4605      	mov	r5, r0
 80069f4:	b948      	cbnz	r0, 8006a0a <__lshift+0x3e>
 80069f6:	4602      	mov	r2, r0
 80069f8:	4b28      	ldr	r3, [pc, #160]	@ (8006a9c <__lshift+0xd0>)
 80069fa:	4829      	ldr	r0, [pc, #164]	@ (8006aa0 <__lshift+0xd4>)
 80069fc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006a00:	f000 fbe8 	bl	80071d4 <__assert_func>
 8006a04:	3101      	adds	r1, #1
 8006a06:	005b      	lsls	r3, r3, #1
 8006a08:	e7ee      	b.n	80069e8 <__lshift+0x1c>
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	f100 0114 	add.w	r1, r0, #20
 8006a10:	f100 0210 	add.w	r2, r0, #16
 8006a14:	4618      	mov	r0, r3
 8006a16:	4553      	cmp	r3, sl
 8006a18:	db33      	blt.n	8006a82 <__lshift+0xb6>
 8006a1a:	6920      	ldr	r0, [r4, #16]
 8006a1c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006a20:	f104 0314 	add.w	r3, r4, #20
 8006a24:	f019 091f 	ands.w	r9, r9, #31
 8006a28:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006a2c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006a30:	d02b      	beq.n	8006a8a <__lshift+0xbe>
 8006a32:	f1c9 0e20 	rsb	lr, r9, #32
 8006a36:	468a      	mov	sl, r1
 8006a38:	2200      	movs	r2, #0
 8006a3a:	6818      	ldr	r0, [r3, #0]
 8006a3c:	fa00 f009 	lsl.w	r0, r0, r9
 8006a40:	4310      	orrs	r0, r2
 8006a42:	f84a 0b04 	str.w	r0, [sl], #4
 8006a46:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a4a:	459c      	cmp	ip, r3
 8006a4c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006a50:	d8f3      	bhi.n	8006a3a <__lshift+0x6e>
 8006a52:	ebac 0304 	sub.w	r3, ip, r4
 8006a56:	3b15      	subs	r3, #21
 8006a58:	f023 0303 	bic.w	r3, r3, #3
 8006a5c:	3304      	adds	r3, #4
 8006a5e:	f104 0015 	add.w	r0, r4, #21
 8006a62:	4560      	cmp	r0, ip
 8006a64:	bf88      	it	hi
 8006a66:	2304      	movhi	r3, #4
 8006a68:	50ca      	str	r2, [r1, r3]
 8006a6a:	b10a      	cbz	r2, 8006a70 <__lshift+0xa4>
 8006a6c:	f108 0602 	add.w	r6, r8, #2
 8006a70:	3e01      	subs	r6, #1
 8006a72:	4638      	mov	r0, r7
 8006a74:	612e      	str	r6, [r5, #16]
 8006a76:	4621      	mov	r1, r4
 8006a78:	f7ff fde2 	bl	8006640 <_Bfree>
 8006a7c:	4628      	mov	r0, r5
 8006a7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a82:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a86:	3301      	adds	r3, #1
 8006a88:	e7c5      	b.n	8006a16 <__lshift+0x4a>
 8006a8a:	3904      	subs	r1, #4
 8006a8c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a90:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a94:	459c      	cmp	ip, r3
 8006a96:	d8f9      	bhi.n	8006a8c <__lshift+0xc0>
 8006a98:	e7ea      	b.n	8006a70 <__lshift+0xa4>
 8006a9a:	bf00      	nop
 8006a9c:	080074d8 	.word	0x080074d8
 8006aa0:	080074e9 	.word	0x080074e9

08006aa4 <__mcmp>:
 8006aa4:	690a      	ldr	r2, [r1, #16]
 8006aa6:	4603      	mov	r3, r0
 8006aa8:	6900      	ldr	r0, [r0, #16]
 8006aaa:	1a80      	subs	r0, r0, r2
 8006aac:	b530      	push	{r4, r5, lr}
 8006aae:	d10e      	bne.n	8006ace <__mcmp+0x2a>
 8006ab0:	3314      	adds	r3, #20
 8006ab2:	3114      	adds	r1, #20
 8006ab4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006ab8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006abc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006ac0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006ac4:	4295      	cmp	r5, r2
 8006ac6:	d003      	beq.n	8006ad0 <__mcmp+0x2c>
 8006ac8:	d205      	bcs.n	8006ad6 <__mcmp+0x32>
 8006aca:	f04f 30ff 	mov.w	r0, #4294967295
 8006ace:	bd30      	pop	{r4, r5, pc}
 8006ad0:	42a3      	cmp	r3, r4
 8006ad2:	d3f3      	bcc.n	8006abc <__mcmp+0x18>
 8006ad4:	e7fb      	b.n	8006ace <__mcmp+0x2a>
 8006ad6:	2001      	movs	r0, #1
 8006ad8:	e7f9      	b.n	8006ace <__mcmp+0x2a>
	...

08006adc <__mdiff>:
 8006adc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ae0:	4689      	mov	r9, r1
 8006ae2:	4606      	mov	r6, r0
 8006ae4:	4611      	mov	r1, r2
 8006ae6:	4648      	mov	r0, r9
 8006ae8:	4614      	mov	r4, r2
 8006aea:	f7ff ffdb 	bl	8006aa4 <__mcmp>
 8006aee:	1e05      	subs	r5, r0, #0
 8006af0:	d112      	bne.n	8006b18 <__mdiff+0x3c>
 8006af2:	4629      	mov	r1, r5
 8006af4:	4630      	mov	r0, r6
 8006af6:	f7ff fd63 	bl	80065c0 <_Balloc>
 8006afa:	4602      	mov	r2, r0
 8006afc:	b928      	cbnz	r0, 8006b0a <__mdiff+0x2e>
 8006afe:	4b3f      	ldr	r3, [pc, #252]	@ (8006bfc <__mdiff+0x120>)
 8006b00:	f240 2137 	movw	r1, #567	@ 0x237
 8006b04:	483e      	ldr	r0, [pc, #248]	@ (8006c00 <__mdiff+0x124>)
 8006b06:	f000 fb65 	bl	80071d4 <__assert_func>
 8006b0a:	2301      	movs	r3, #1
 8006b0c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006b10:	4610      	mov	r0, r2
 8006b12:	b003      	add	sp, #12
 8006b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b18:	bfbc      	itt	lt
 8006b1a:	464b      	movlt	r3, r9
 8006b1c:	46a1      	movlt	r9, r4
 8006b1e:	4630      	mov	r0, r6
 8006b20:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006b24:	bfba      	itte	lt
 8006b26:	461c      	movlt	r4, r3
 8006b28:	2501      	movlt	r5, #1
 8006b2a:	2500      	movge	r5, #0
 8006b2c:	f7ff fd48 	bl	80065c0 <_Balloc>
 8006b30:	4602      	mov	r2, r0
 8006b32:	b918      	cbnz	r0, 8006b3c <__mdiff+0x60>
 8006b34:	4b31      	ldr	r3, [pc, #196]	@ (8006bfc <__mdiff+0x120>)
 8006b36:	f240 2145 	movw	r1, #581	@ 0x245
 8006b3a:	e7e3      	b.n	8006b04 <__mdiff+0x28>
 8006b3c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006b40:	6926      	ldr	r6, [r4, #16]
 8006b42:	60c5      	str	r5, [r0, #12]
 8006b44:	f109 0310 	add.w	r3, r9, #16
 8006b48:	f109 0514 	add.w	r5, r9, #20
 8006b4c:	f104 0e14 	add.w	lr, r4, #20
 8006b50:	f100 0b14 	add.w	fp, r0, #20
 8006b54:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006b58:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006b5c:	9301      	str	r3, [sp, #4]
 8006b5e:	46d9      	mov	r9, fp
 8006b60:	f04f 0c00 	mov.w	ip, #0
 8006b64:	9b01      	ldr	r3, [sp, #4]
 8006b66:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006b6a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b6e:	9301      	str	r3, [sp, #4]
 8006b70:	fa1f f38a 	uxth.w	r3, sl
 8006b74:	4619      	mov	r1, r3
 8006b76:	b283      	uxth	r3, r0
 8006b78:	1acb      	subs	r3, r1, r3
 8006b7a:	0c00      	lsrs	r0, r0, #16
 8006b7c:	4463      	add	r3, ip
 8006b7e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b82:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b86:	b29b      	uxth	r3, r3
 8006b88:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b8c:	4576      	cmp	r6, lr
 8006b8e:	f849 3b04 	str.w	r3, [r9], #4
 8006b92:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b96:	d8e5      	bhi.n	8006b64 <__mdiff+0x88>
 8006b98:	1b33      	subs	r3, r6, r4
 8006b9a:	3b15      	subs	r3, #21
 8006b9c:	f023 0303 	bic.w	r3, r3, #3
 8006ba0:	3415      	adds	r4, #21
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	42a6      	cmp	r6, r4
 8006ba6:	bf38      	it	cc
 8006ba8:	2304      	movcc	r3, #4
 8006baa:	441d      	add	r5, r3
 8006bac:	445b      	add	r3, fp
 8006bae:	461e      	mov	r6, r3
 8006bb0:	462c      	mov	r4, r5
 8006bb2:	4544      	cmp	r4, r8
 8006bb4:	d30e      	bcc.n	8006bd4 <__mdiff+0xf8>
 8006bb6:	f108 0103 	add.w	r1, r8, #3
 8006bba:	1b49      	subs	r1, r1, r5
 8006bbc:	f021 0103 	bic.w	r1, r1, #3
 8006bc0:	3d03      	subs	r5, #3
 8006bc2:	45a8      	cmp	r8, r5
 8006bc4:	bf38      	it	cc
 8006bc6:	2100      	movcc	r1, #0
 8006bc8:	440b      	add	r3, r1
 8006bca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006bce:	b191      	cbz	r1, 8006bf6 <__mdiff+0x11a>
 8006bd0:	6117      	str	r7, [r2, #16]
 8006bd2:	e79d      	b.n	8006b10 <__mdiff+0x34>
 8006bd4:	f854 1b04 	ldr.w	r1, [r4], #4
 8006bd8:	46e6      	mov	lr, ip
 8006bda:	0c08      	lsrs	r0, r1, #16
 8006bdc:	fa1c fc81 	uxtah	ip, ip, r1
 8006be0:	4471      	add	r1, lr
 8006be2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006be6:	b289      	uxth	r1, r1
 8006be8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006bec:	f846 1b04 	str.w	r1, [r6], #4
 8006bf0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006bf4:	e7dd      	b.n	8006bb2 <__mdiff+0xd6>
 8006bf6:	3f01      	subs	r7, #1
 8006bf8:	e7e7      	b.n	8006bca <__mdiff+0xee>
 8006bfa:	bf00      	nop
 8006bfc:	080074d8 	.word	0x080074d8
 8006c00:	080074e9 	.word	0x080074e9

08006c04 <__d2b>:
 8006c04:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006c08:	460f      	mov	r7, r1
 8006c0a:	2101      	movs	r1, #1
 8006c0c:	ec59 8b10 	vmov	r8, r9, d0
 8006c10:	4616      	mov	r6, r2
 8006c12:	f7ff fcd5 	bl	80065c0 <_Balloc>
 8006c16:	4604      	mov	r4, r0
 8006c18:	b930      	cbnz	r0, 8006c28 <__d2b+0x24>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	4b23      	ldr	r3, [pc, #140]	@ (8006cac <__d2b+0xa8>)
 8006c1e:	4824      	ldr	r0, [pc, #144]	@ (8006cb0 <__d2b+0xac>)
 8006c20:	f240 310f 	movw	r1, #783	@ 0x30f
 8006c24:	f000 fad6 	bl	80071d4 <__assert_func>
 8006c28:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006c2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c30:	b10d      	cbz	r5, 8006c36 <__d2b+0x32>
 8006c32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006c36:	9301      	str	r3, [sp, #4]
 8006c38:	f1b8 0300 	subs.w	r3, r8, #0
 8006c3c:	d023      	beq.n	8006c86 <__d2b+0x82>
 8006c3e:	4668      	mov	r0, sp
 8006c40:	9300      	str	r3, [sp, #0]
 8006c42:	f7ff fd84 	bl	800674e <__lo0bits>
 8006c46:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006c4a:	b1d0      	cbz	r0, 8006c82 <__d2b+0x7e>
 8006c4c:	f1c0 0320 	rsb	r3, r0, #32
 8006c50:	fa02 f303 	lsl.w	r3, r2, r3
 8006c54:	430b      	orrs	r3, r1
 8006c56:	40c2      	lsrs	r2, r0
 8006c58:	6163      	str	r3, [r4, #20]
 8006c5a:	9201      	str	r2, [sp, #4]
 8006c5c:	9b01      	ldr	r3, [sp, #4]
 8006c5e:	61a3      	str	r3, [r4, #24]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	bf0c      	ite	eq
 8006c64:	2201      	moveq	r2, #1
 8006c66:	2202      	movne	r2, #2
 8006c68:	6122      	str	r2, [r4, #16]
 8006c6a:	b1a5      	cbz	r5, 8006c96 <__d2b+0x92>
 8006c6c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c70:	4405      	add	r5, r0
 8006c72:	603d      	str	r5, [r7, #0]
 8006c74:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006c78:	6030      	str	r0, [r6, #0]
 8006c7a:	4620      	mov	r0, r4
 8006c7c:	b003      	add	sp, #12
 8006c7e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006c82:	6161      	str	r1, [r4, #20]
 8006c84:	e7ea      	b.n	8006c5c <__d2b+0x58>
 8006c86:	a801      	add	r0, sp, #4
 8006c88:	f7ff fd61 	bl	800674e <__lo0bits>
 8006c8c:	9b01      	ldr	r3, [sp, #4]
 8006c8e:	6163      	str	r3, [r4, #20]
 8006c90:	3020      	adds	r0, #32
 8006c92:	2201      	movs	r2, #1
 8006c94:	e7e8      	b.n	8006c68 <__d2b+0x64>
 8006c96:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c9a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c9e:	6038      	str	r0, [r7, #0]
 8006ca0:	6918      	ldr	r0, [r3, #16]
 8006ca2:	f7ff fd35 	bl	8006710 <__hi0bits>
 8006ca6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006caa:	e7e5      	b.n	8006c78 <__d2b+0x74>
 8006cac:	080074d8 	.word	0x080074d8
 8006cb0:	080074e9 	.word	0x080074e9

08006cb4 <__sfputc_r>:
 8006cb4:	6893      	ldr	r3, [r2, #8]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	b410      	push	{r4}
 8006cbc:	6093      	str	r3, [r2, #8]
 8006cbe:	da08      	bge.n	8006cd2 <__sfputc_r+0x1e>
 8006cc0:	6994      	ldr	r4, [r2, #24]
 8006cc2:	42a3      	cmp	r3, r4
 8006cc4:	db01      	blt.n	8006cca <__sfputc_r+0x16>
 8006cc6:	290a      	cmp	r1, #10
 8006cc8:	d103      	bne.n	8006cd2 <__sfputc_r+0x1e>
 8006cca:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006cce:	f7fe bc0a 	b.w	80054e6 <__swbuf_r>
 8006cd2:	6813      	ldr	r3, [r2, #0]
 8006cd4:	1c58      	adds	r0, r3, #1
 8006cd6:	6010      	str	r0, [r2, #0]
 8006cd8:	7019      	strb	r1, [r3, #0]
 8006cda:	4608      	mov	r0, r1
 8006cdc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006ce0:	4770      	bx	lr

08006ce2 <__sfputs_r>:
 8006ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce4:	4606      	mov	r6, r0
 8006ce6:	460f      	mov	r7, r1
 8006ce8:	4614      	mov	r4, r2
 8006cea:	18d5      	adds	r5, r2, r3
 8006cec:	42ac      	cmp	r4, r5
 8006cee:	d101      	bne.n	8006cf4 <__sfputs_r+0x12>
 8006cf0:	2000      	movs	r0, #0
 8006cf2:	e007      	b.n	8006d04 <__sfputs_r+0x22>
 8006cf4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cf8:	463a      	mov	r2, r7
 8006cfa:	4630      	mov	r0, r6
 8006cfc:	f7ff ffda 	bl	8006cb4 <__sfputc_r>
 8006d00:	1c43      	adds	r3, r0, #1
 8006d02:	d1f3      	bne.n	8006cec <__sfputs_r+0xa>
 8006d04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006d08 <_vfiprintf_r>:
 8006d08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d0c:	460d      	mov	r5, r1
 8006d0e:	b09d      	sub	sp, #116	@ 0x74
 8006d10:	4614      	mov	r4, r2
 8006d12:	4698      	mov	r8, r3
 8006d14:	4606      	mov	r6, r0
 8006d16:	b118      	cbz	r0, 8006d20 <_vfiprintf_r+0x18>
 8006d18:	6a03      	ldr	r3, [r0, #32]
 8006d1a:	b90b      	cbnz	r3, 8006d20 <_vfiprintf_r+0x18>
 8006d1c:	f7fe fafa 	bl	8005314 <__sinit>
 8006d20:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d22:	07d9      	lsls	r1, r3, #31
 8006d24:	d405      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d26:	89ab      	ldrh	r3, [r5, #12]
 8006d28:	059a      	lsls	r2, r3, #22
 8006d2a:	d402      	bmi.n	8006d32 <_vfiprintf_r+0x2a>
 8006d2c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d2e:	f7fe fcec 	bl	800570a <__retarget_lock_acquire_recursive>
 8006d32:	89ab      	ldrh	r3, [r5, #12]
 8006d34:	071b      	lsls	r3, r3, #28
 8006d36:	d501      	bpl.n	8006d3c <_vfiprintf_r+0x34>
 8006d38:	692b      	ldr	r3, [r5, #16]
 8006d3a:	b99b      	cbnz	r3, 8006d64 <_vfiprintf_r+0x5c>
 8006d3c:	4629      	mov	r1, r5
 8006d3e:	4630      	mov	r0, r6
 8006d40:	f7fe fc10 	bl	8005564 <__swsetup_r>
 8006d44:	b170      	cbz	r0, 8006d64 <_vfiprintf_r+0x5c>
 8006d46:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006d48:	07dc      	lsls	r4, r3, #31
 8006d4a:	d504      	bpl.n	8006d56 <_vfiprintf_r+0x4e>
 8006d4c:	f04f 30ff 	mov.w	r0, #4294967295
 8006d50:	b01d      	add	sp, #116	@ 0x74
 8006d52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d56:	89ab      	ldrh	r3, [r5, #12]
 8006d58:	0598      	lsls	r0, r3, #22
 8006d5a:	d4f7      	bmi.n	8006d4c <_vfiprintf_r+0x44>
 8006d5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006d5e:	f7fe fcd5 	bl	800570c <__retarget_lock_release_recursive>
 8006d62:	e7f3      	b.n	8006d4c <_vfiprintf_r+0x44>
 8006d64:	2300      	movs	r3, #0
 8006d66:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d68:	2320      	movs	r3, #32
 8006d6a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006d6e:	f8cd 800c 	str.w	r8, [sp, #12]
 8006d72:	2330      	movs	r3, #48	@ 0x30
 8006d74:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006f24 <_vfiprintf_r+0x21c>
 8006d78:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006d7c:	f04f 0901 	mov.w	r9, #1
 8006d80:	4623      	mov	r3, r4
 8006d82:	469a      	mov	sl, r3
 8006d84:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006d88:	b10a      	cbz	r2, 8006d8e <_vfiprintf_r+0x86>
 8006d8a:	2a25      	cmp	r2, #37	@ 0x25
 8006d8c:	d1f9      	bne.n	8006d82 <_vfiprintf_r+0x7a>
 8006d8e:	ebba 0b04 	subs.w	fp, sl, r4
 8006d92:	d00b      	beq.n	8006dac <_vfiprintf_r+0xa4>
 8006d94:	465b      	mov	r3, fp
 8006d96:	4622      	mov	r2, r4
 8006d98:	4629      	mov	r1, r5
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	f7ff ffa1 	bl	8006ce2 <__sfputs_r>
 8006da0:	3001      	adds	r0, #1
 8006da2:	f000 80a7 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006da6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006da8:	445a      	add	r2, fp
 8006daa:	9209      	str	r2, [sp, #36]	@ 0x24
 8006dac:	f89a 3000 	ldrb.w	r3, [sl]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	f000 809f 	beq.w	8006ef4 <_vfiprintf_r+0x1ec>
 8006db6:	2300      	movs	r3, #0
 8006db8:	f04f 32ff 	mov.w	r2, #4294967295
 8006dbc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006dc0:	f10a 0a01 	add.w	sl, sl, #1
 8006dc4:	9304      	str	r3, [sp, #16]
 8006dc6:	9307      	str	r3, [sp, #28]
 8006dc8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006dcc:	931a      	str	r3, [sp, #104]	@ 0x68
 8006dce:	4654      	mov	r4, sl
 8006dd0:	2205      	movs	r2, #5
 8006dd2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006dd6:	4853      	ldr	r0, [pc, #332]	@ (8006f24 <_vfiprintf_r+0x21c>)
 8006dd8:	f7f9 f9fa 	bl	80001d0 <memchr>
 8006ddc:	9a04      	ldr	r2, [sp, #16]
 8006dde:	b9d8      	cbnz	r0, 8006e18 <_vfiprintf_r+0x110>
 8006de0:	06d1      	lsls	r1, r2, #27
 8006de2:	bf44      	itt	mi
 8006de4:	2320      	movmi	r3, #32
 8006de6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006dea:	0713      	lsls	r3, r2, #28
 8006dec:	bf44      	itt	mi
 8006dee:	232b      	movmi	r3, #43	@ 0x2b
 8006df0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006df4:	f89a 3000 	ldrb.w	r3, [sl]
 8006df8:	2b2a      	cmp	r3, #42	@ 0x2a
 8006dfa:	d015      	beq.n	8006e28 <_vfiprintf_r+0x120>
 8006dfc:	9a07      	ldr	r2, [sp, #28]
 8006dfe:	4654      	mov	r4, sl
 8006e00:	2000      	movs	r0, #0
 8006e02:	f04f 0c0a 	mov.w	ip, #10
 8006e06:	4621      	mov	r1, r4
 8006e08:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006e0c:	3b30      	subs	r3, #48	@ 0x30
 8006e0e:	2b09      	cmp	r3, #9
 8006e10:	d94b      	bls.n	8006eaa <_vfiprintf_r+0x1a2>
 8006e12:	b1b0      	cbz	r0, 8006e42 <_vfiprintf_r+0x13a>
 8006e14:	9207      	str	r2, [sp, #28]
 8006e16:	e014      	b.n	8006e42 <_vfiprintf_r+0x13a>
 8006e18:	eba0 0308 	sub.w	r3, r0, r8
 8006e1c:	fa09 f303 	lsl.w	r3, r9, r3
 8006e20:	4313      	orrs	r3, r2
 8006e22:	9304      	str	r3, [sp, #16]
 8006e24:	46a2      	mov	sl, r4
 8006e26:	e7d2      	b.n	8006dce <_vfiprintf_r+0xc6>
 8006e28:	9b03      	ldr	r3, [sp, #12]
 8006e2a:	1d19      	adds	r1, r3, #4
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	9103      	str	r1, [sp, #12]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	bfbb      	ittet	lt
 8006e34:	425b      	neglt	r3, r3
 8006e36:	f042 0202 	orrlt.w	r2, r2, #2
 8006e3a:	9307      	strge	r3, [sp, #28]
 8006e3c:	9307      	strlt	r3, [sp, #28]
 8006e3e:	bfb8      	it	lt
 8006e40:	9204      	strlt	r2, [sp, #16]
 8006e42:	7823      	ldrb	r3, [r4, #0]
 8006e44:	2b2e      	cmp	r3, #46	@ 0x2e
 8006e46:	d10a      	bne.n	8006e5e <_vfiprintf_r+0x156>
 8006e48:	7863      	ldrb	r3, [r4, #1]
 8006e4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8006e4c:	d132      	bne.n	8006eb4 <_vfiprintf_r+0x1ac>
 8006e4e:	9b03      	ldr	r3, [sp, #12]
 8006e50:	1d1a      	adds	r2, r3, #4
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	9203      	str	r2, [sp, #12]
 8006e56:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006e5a:	3402      	adds	r4, #2
 8006e5c:	9305      	str	r3, [sp, #20]
 8006e5e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006f34 <_vfiprintf_r+0x22c>
 8006e62:	7821      	ldrb	r1, [r4, #0]
 8006e64:	2203      	movs	r2, #3
 8006e66:	4650      	mov	r0, sl
 8006e68:	f7f9 f9b2 	bl	80001d0 <memchr>
 8006e6c:	b138      	cbz	r0, 8006e7e <_vfiprintf_r+0x176>
 8006e6e:	9b04      	ldr	r3, [sp, #16]
 8006e70:	eba0 000a 	sub.w	r0, r0, sl
 8006e74:	2240      	movs	r2, #64	@ 0x40
 8006e76:	4082      	lsls	r2, r0
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	3401      	adds	r4, #1
 8006e7c:	9304      	str	r3, [sp, #16]
 8006e7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e82:	4829      	ldr	r0, [pc, #164]	@ (8006f28 <_vfiprintf_r+0x220>)
 8006e84:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006e88:	2206      	movs	r2, #6
 8006e8a:	f7f9 f9a1 	bl	80001d0 <memchr>
 8006e8e:	2800      	cmp	r0, #0
 8006e90:	d03f      	beq.n	8006f12 <_vfiprintf_r+0x20a>
 8006e92:	4b26      	ldr	r3, [pc, #152]	@ (8006f2c <_vfiprintf_r+0x224>)
 8006e94:	bb1b      	cbnz	r3, 8006ede <_vfiprintf_r+0x1d6>
 8006e96:	9b03      	ldr	r3, [sp, #12]
 8006e98:	3307      	adds	r3, #7
 8006e9a:	f023 0307 	bic.w	r3, r3, #7
 8006e9e:	3308      	adds	r3, #8
 8006ea0:	9303      	str	r3, [sp, #12]
 8006ea2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ea4:	443b      	add	r3, r7
 8006ea6:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ea8:	e76a      	b.n	8006d80 <_vfiprintf_r+0x78>
 8006eaa:	fb0c 3202 	mla	r2, ip, r2, r3
 8006eae:	460c      	mov	r4, r1
 8006eb0:	2001      	movs	r0, #1
 8006eb2:	e7a8      	b.n	8006e06 <_vfiprintf_r+0xfe>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	3401      	adds	r4, #1
 8006eb8:	9305      	str	r3, [sp, #20]
 8006eba:	4619      	mov	r1, r3
 8006ebc:	f04f 0c0a 	mov.w	ip, #10
 8006ec0:	4620      	mov	r0, r4
 8006ec2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006ec6:	3a30      	subs	r2, #48	@ 0x30
 8006ec8:	2a09      	cmp	r2, #9
 8006eca:	d903      	bls.n	8006ed4 <_vfiprintf_r+0x1cc>
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d0c6      	beq.n	8006e5e <_vfiprintf_r+0x156>
 8006ed0:	9105      	str	r1, [sp, #20]
 8006ed2:	e7c4      	b.n	8006e5e <_vfiprintf_r+0x156>
 8006ed4:	fb0c 2101 	mla	r1, ip, r1, r2
 8006ed8:	4604      	mov	r4, r0
 8006eda:	2301      	movs	r3, #1
 8006edc:	e7f0      	b.n	8006ec0 <_vfiprintf_r+0x1b8>
 8006ede:	ab03      	add	r3, sp, #12
 8006ee0:	9300      	str	r3, [sp, #0]
 8006ee2:	462a      	mov	r2, r5
 8006ee4:	4b12      	ldr	r3, [pc, #72]	@ (8006f30 <_vfiprintf_r+0x228>)
 8006ee6:	a904      	add	r1, sp, #16
 8006ee8:	4630      	mov	r0, r6
 8006eea:	f7fd fdd1 	bl	8004a90 <_printf_float>
 8006eee:	4607      	mov	r7, r0
 8006ef0:	1c78      	adds	r0, r7, #1
 8006ef2:	d1d6      	bne.n	8006ea2 <_vfiprintf_r+0x19a>
 8006ef4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006ef6:	07d9      	lsls	r1, r3, #31
 8006ef8:	d405      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006efa:	89ab      	ldrh	r3, [r5, #12]
 8006efc:	059a      	lsls	r2, r3, #22
 8006efe:	d402      	bmi.n	8006f06 <_vfiprintf_r+0x1fe>
 8006f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006f02:	f7fe fc03 	bl	800570c <__retarget_lock_release_recursive>
 8006f06:	89ab      	ldrh	r3, [r5, #12]
 8006f08:	065b      	lsls	r3, r3, #25
 8006f0a:	f53f af1f 	bmi.w	8006d4c <_vfiprintf_r+0x44>
 8006f0e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006f10:	e71e      	b.n	8006d50 <_vfiprintf_r+0x48>
 8006f12:	ab03      	add	r3, sp, #12
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	462a      	mov	r2, r5
 8006f18:	4b05      	ldr	r3, [pc, #20]	@ (8006f30 <_vfiprintf_r+0x228>)
 8006f1a:	a904      	add	r1, sp, #16
 8006f1c:	4630      	mov	r0, r6
 8006f1e:	f7fe f84f 	bl	8004fc0 <_printf_i>
 8006f22:	e7e4      	b.n	8006eee <_vfiprintf_r+0x1e6>
 8006f24:	08007542 	.word	0x08007542
 8006f28:	0800754c 	.word	0x0800754c
 8006f2c:	08004a91 	.word	0x08004a91
 8006f30:	08006ce3 	.word	0x08006ce3
 8006f34:	08007548 	.word	0x08007548

08006f38 <__sflush_r>:
 8006f38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f40:	0716      	lsls	r6, r2, #28
 8006f42:	4605      	mov	r5, r0
 8006f44:	460c      	mov	r4, r1
 8006f46:	d454      	bmi.n	8006ff2 <__sflush_r+0xba>
 8006f48:	684b      	ldr	r3, [r1, #4]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	dc02      	bgt.n	8006f54 <__sflush_r+0x1c>
 8006f4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f50:	2b00      	cmp	r3, #0
 8006f52:	dd48      	ble.n	8006fe6 <__sflush_r+0xae>
 8006f54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f56:	2e00      	cmp	r6, #0
 8006f58:	d045      	beq.n	8006fe6 <__sflush_r+0xae>
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f60:	682f      	ldr	r7, [r5, #0]
 8006f62:	6a21      	ldr	r1, [r4, #32]
 8006f64:	602b      	str	r3, [r5, #0]
 8006f66:	d030      	beq.n	8006fca <__sflush_r+0x92>
 8006f68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f6a:	89a3      	ldrh	r3, [r4, #12]
 8006f6c:	0759      	lsls	r1, r3, #29
 8006f6e:	d505      	bpl.n	8006f7c <__sflush_r+0x44>
 8006f70:	6863      	ldr	r3, [r4, #4]
 8006f72:	1ad2      	subs	r2, r2, r3
 8006f74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f76:	b10b      	cbz	r3, 8006f7c <__sflush_r+0x44>
 8006f78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f7a:	1ad2      	subs	r2, r2, r3
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f80:	6a21      	ldr	r1, [r4, #32]
 8006f82:	4628      	mov	r0, r5
 8006f84:	47b0      	blx	r6
 8006f86:	1c43      	adds	r3, r0, #1
 8006f88:	89a3      	ldrh	r3, [r4, #12]
 8006f8a:	d106      	bne.n	8006f9a <__sflush_r+0x62>
 8006f8c:	6829      	ldr	r1, [r5, #0]
 8006f8e:	291d      	cmp	r1, #29
 8006f90:	d82b      	bhi.n	8006fea <__sflush_r+0xb2>
 8006f92:	4a2a      	ldr	r2, [pc, #168]	@ (800703c <__sflush_r+0x104>)
 8006f94:	40ca      	lsrs	r2, r1
 8006f96:	07d6      	lsls	r6, r2, #31
 8006f98:	d527      	bpl.n	8006fea <__sflush_r+0xb2>
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	6062      	str	r2, [r4, #4]
 8006f9e:	04d9      	lsls	r1, r3, #19
 8006fa0:	6922      	ldr	r2, [r4, #16]
 8006fa2:	6022      	str	r2, [r4, #0]
 8006fa4:	d504      	bpl.n	8006fb0 <__sflush_r+0x78>
 8006fa6:	1c42      	adds	r2, r0, #1
 8006fa8:	d101      	bne.n	8006fae <__sflush_r+0x76>
 8006faa:	682b      	ldr	r3, [r5, #0]
 8006fac:	b903      	cbnz	r3, 8006fb0 <__sflush_r+0x78>
 8006fae:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fb2:	602f      	str	r7, [r5, #0]
 8006fb4:	b1b9      	cbz	r1, 8006fe6 <__sflush_r+0xae>
 8006fb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006fba:	4299      	cmp	r1, r3
 8006fbc:	d002      	beq.n	8006fc4 <__sflush_r+0x8c>
 8006fbe:	4628      	mov	r0, r5
 8006fc0:	f7ff f9fe 	bl	80063c0 <_free_r>
 8006fc4:	2300      	movs	r3, #0
 8006fc6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fc8:	e00d      	b.n	8006fe6 <__sflush_r+0xae>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4628      	mov	r0, r5
 8006fce:	47b0      	blx	r6
 8006fd0:	4602      	mov	r2, r0
 8006fd2:	1c50      	adds	r0, r2, #1
 8006fd4:	d1c9      	bne.n	8006f6a <__sflush_r+0x32>
 8006fd6:	682b      	ldr	r3, [r5, #0]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d0c6      	beq.n	8006f6a <__sflush_r+0x32>
 8006fdc:	2b1d      	cmp	r3, #29
 8006fde:	d001      	beq.n	8006fe4 <__sflush_r+0xac>
 8006fe0:	2b16      	cmp	r3, #22
 8006fe2:	d11e      	bne.n	8007022 <__sflush_r+0xea>
 8006fe4:	602f      	str	r7, [r5, #0]
 8006fe6:	2000      	movs	r0, #0
 8006fe8:	e022      	b.n	8007030 <__sflush_r+0xf8>
 8006fea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fee:	b21b      	sxth	r3, r3
 8006ff0:	e01b      	b.n	800702a <__sflush_r+0xf2>
 8006ff2:	690f      	ldr	r7, [r1, #16]
 8006ff4:	2f00      	cmp	r7, #0
 8006ff6:	d0f6      	beq.n	8006fe6 <__sflush_r+0xae>
 8006ff8:	0793      	lsls	r3, r2, #30
 8006ffa:	680e      	ldr	r6, [r1, #0]
 8006ffc:	bf08      	it	eq
 8006ffe:	694b      	ldreq	r3, [r1, #20]
 8007000:	600f      	str	r7, [r1, #0]
 8007002:	bf18      	it	ne
 8007004:	2300      	movne	r3, #0
 8007006:	eba6 0807 	sub.w	r8, r6, r7
 800700a:	608b      	str	r3, [r1, #8]
 800700c:	f1b8 0f00 	cmp.w	r8, #0
 8007010:	dde9      	ble.n	8006fe6 <__sflush_r+0xae>
 8007012:	6a21      	ldr	r1, [r4, #32]
 8007014:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007016:	4643      	mov	r3, r8
 8007018:	463a      	mov	r2, r7
 800701a:	4628      	mov	r0, r5
 800701c:	47b0      	blx	r6
 800701e:	2800      	cmp	r0, #0
 8007020:	dc08      	bgt.n	8007034 <__sflush_r+0xfc>
 8007022:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007026:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800702a:	81a3      	strh	r3, [r4, #12]
 800702c:	f04f 30ff 	mov.w	r0, #4294967295
 8007030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007034:	4407      	add	r7, r0
 8007036:	eba8 0800 	sub.w	r8, r8, r0
 800703a:	e7e7      	b.n	800700c <__sflush_r+0xd4>
 800703c:	20400001 	.word	0x20400001

08007040 <_fflush_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	690b      	ldr	r3, [r1, #16]
 8007044:	4605      	mov	r5, r0
 8007046:	460c      	mov	r4, r1
 8007048:	b913      	cbnz	r3, 8007050 <_fflush_r+0x10>
 800704a:	2500      	movs	r5, #0
 800704c:	4628      	mov	r0, r5
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	b118      	cbz	r0, 800705a <_fflush_r+0x1a>
 8007052:	6a03      	ldr	r3, [r0, #32]
 8007054:	b90b      	cbnz	r3, 800705a <_fflush_r+0x1a>
 8007056:	f7fe f95d 	bl	8005314 <__sinit>
 800705a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d0f3      	beq.n	800704a <_fflush_r+0xa>
 8007062:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007064:	07d0      	lsls	r0, r2, #31
 8007066:	d404      	bmi.n	8007072 <_fflush_r+0x32>
 8007068:	0599      	lsls	r1, r3, #22
 800706a:	d402      	bmi.n	8007072 <_fflush_r+0x32>
 800706c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800706e:	f7fe fb4c 	bl	800570a <__retarget_lock_acquire_recursive>
 8007072:	4628      	mov	r0, r5
 8007074:	4621      	mov	r1, r4
 8007076:	f7ff ff5f 	bl	8006f38 <__sflush_r>
 800707a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800707c:	07da      	lsls	r2, r3, #31
 800707e:	4605      	mov	r5, r0
 8007080:	d4e4      	bmi.n	800704c <_fflush_r+0xc>
 8007082:	89a3      	ldrh	r3, [r4, #12]
 8007084:	059b      	lsls	r3, r3, #22
 8007086:	d4e1      	bmi.n	800704c <_fflush_r+0xc>
 8007088:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800708a:	f7fe fb3f 	bl	800570c <__retarget_lock_release_recursive>
 800708e:	e7dd      	b.n	800704c <_fflush_r+0xc>

08007090 <__swhatbuf_r>:
 8007090:	b570      	push	{r4, r5, r6, lr}
 8007092:	460c      	mov	r4, r1
 8007094:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007098:	2900      	cmp	r1, #0
 800709a:	b096      	sub	sp, #88	@ 0x58
 800709c:	4615      	mov	r5, r2
 800709e:	461e      	mov	r6, r3
 80070a0:	da0d      	bge.n	80070be <__swhatbuf_r+0x2e>
 80070a2:	89a3      	ldrh	r3, [r4, #12]
 80070a4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070a8:	f04f 0100 	mov.w	r1, #0
 80070ac:	bf14      	ite	ne
 80070ae:	2340      	movne	r3, #64	@ 0x40
 80070b0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070b4:	2000      	movs	r0, #0
 80070b6:	6031      	str	r1, [r6, #0]
 80070b8:	602b      	str	r3, [r5, #0]
 80070ba:	b016      	add	sp, #88	@ 0x58
 80070bc:	bd70      	pop	{r4, r5, r6, pc}
 80070be:	466a      	mov	r2, sp
 80070c0:	f000 f848 	bl	8007154 <_fstat_r>
 80070c4:	2800      	cmp	r0, #0
 80070c6:	dbec      	blt.n	80070a2 <__swhatbuf_r+0x12>
 80070c8:	9901      	ldr	r1, [sp, #4]
 80070ca:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070ce:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070d2:	4259      	negs	r1, r3
 80070d4:	4159      	adcs	r1, r3
 80070d6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070da:	e7eb      	b.n	80070b4 <__swhatbuf_r+0x24>

080070dc <__smakebuf_r>:
 80070dc:	898b      	ldrh	r3, [r1, #12]
 80070de:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070e0:	079d      	lsls	r5, r3, #30
 80070e2:	4606      	mov	r6, r0
 80070e4:	460c      	mov	r4, r1
 80070e6:	d507      	bpl.n	80070f8 <__smakebuf_r+0x1c>
 80070e8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80070ec:	6023      	str	r3, [r4, #0]
 80070ee:	6123      	str	r3, [r4, #16]
 80070f0:	2301      	movs	r3, #1
 80070f2:	6163      	str	r3, [r4, #20]
 80070f4:	b003      	add	sp, #12
 80070f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f8:	ab01      	add	r3, sp, #4
 80070fa:	466a      	mov	r2, sp
 80070fc:	f7ff ffc8 	bl	8007090 <__swhatbuf_r>
 8007100:	9f00      	ldr	r7, [sp, #0]
 8007102:	4605      	mov	r5, r0
 8007104:	4639      	mov	r1, r7
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff f9ce 	bl	80064a8 <_malloc_r>
 800710c:	b948      	cbnz	r0, 8007122 <__smakebuf_r+0x46>
 800710e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007112:	059a      	lsls	r2, r3, #22
 8007114:	d4ee      	bmi.n	80070f4 <__smakebuf_r+0x18>
 8007116:	f023 0303 	bic.w	r3, r3, #3
 800711a:	f043 0302 	orr.w	r3, r3, #2
 800711e:	81a3      	strh	r3, [r4, #12]
 8007120:	e7e2      	b.n	80070e8 <__smakebuf_r+0xc>
 8007122:	89a3      	ldrh	r3, [r4, #12]
 8007124:	6020      	str	r0, [r4, #0]
 8007126:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800712a:	81a3      	strh	r3, [r4, #12]
 800712c:	9b01      	ldr	r3, [sp, #4]
 800712e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007132:	b15b      	cbz	r3, 800714c <__smakebuf_r+0x70>
 8007134:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007138:	4630      	mov	r0, r6
 800713a:	f000 f81d 	bl	8007178 <_isatty_r>
 800713e:	b128      	cbz	r0, 800714c <__smakebuf_r+0x70>
 8007140:	89a3      	ldrh	r3, [r4, #12]
 8007142:	f023 0303 	bic.w	r3, r3, #3
 8007146:	f043 0301 	orr.w	r3, r3, #1
 800714a:	81a3      	strh	r3, [r4, #12]
 800714c:	89a3      	ldrh	r3, [r4, #12]
 800714e:	431d      	orrs	r5, r3
 8007150:	81a5      	strh	r5, [r4, #12]
 8007152:	e7cf      	b.n	80070f4 <__smakebuf_r+0x18>

08007154 <_fstat_r>:
 8007154:	b538      	push	{r3, r4, r5, lr}
 8007156:	4d07      	ldr	r5, [pc, #28]	@ (8007174 <_fstat_r+0x20>)
 8007158:	2300      	movs	r3, #0
 800715a:	4604      	mov	r4, r0
 800715c:	4608      	mov	r0, r1
 800715e:	4611      	mov	r1, r2
 8007160:	602b      	str	r3, [r5, #0]
 8007162:	f7fa ff62 	bl	800202a <_fstat>
 8007166:	1c43      	adds	r3, r0, #1
 8007168:	d102      	bne.n	8007170 <_fstat_r+0x1c>
 800716a:	682b      	ldr	r3, [r5, #0]
 800716c:	b103      	cbz	r3, 8007170 <_fstat_r+0x1c>
 800716e:	6023      	str	r3, [r4, #0]
 8007170:	bd38      	pop	{r3, r4, r5, pc}
 8007172:	bf00      	nop
 8007174:	200003c0 	.word	0x200003c0

08007178 <_isatty_r>:
 8007178:	b538      	push	{r3, r4, r5, lr}
 800717a:	4d06      	ldr	r5, [pc, #24]	@ (8007194 <_isatty_r+0x1c>)
 800717c:	2300      	movs	r3, #0
 800717e:	4604      	mov	r4, r0
 8007180:	4608      	mov	r0, r1
 8007182:	602b      	str	r3, [r5, #0]
 8007184:	f7fa ff61 	bl	800204a <_isatty>
 8007188:	1c43      	adds	r3, r0, #1
 800718a:	d102      	bne.n	8007192 <_isatty_r+0x1a>
 800718c:	682b      	ldr	r3, [r5, #0]
 800718e:	b103      	cbz	r3, 8007192 <_isatty_r+0x1a>
 8007190:	6023      	str	r3, [r4, #0]
 8007192:	bd38      	pop	{r3, r4, r5, pc}
 8007194:	200003c0 	.word	0x200003c0

08007198 <_sbrk_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	4d06      	ldr	r5, [pc, #24]	@ (80071b4 <_sbrk_r+0x1c>)
 800719c:	2300      	movs	r3, #0
 800719e:	4604      	mov	r4, r0
 80071a0:	4608      	mov	r0, r1
 80071a2:	602b      	str	r3, [r5, #0]
 80071a4:	f7fa ff6a 	bl	800207c <_sbrk>
 80071a8:	1c43      	adds	r3, r0, #1
 80071aa:	d102      	bne.n	80071b2 <_sbrk_r+0x1a>
 80071ac:	682b      	ldr	r3, [r5, #0]
 80071ae:	b103      	cbz	r3, 80071b2 <_sbrk_r+0x1a>
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	bd38      	pop	{r3, r4, r5, pc}
 80071b4:	200003c0 	.word	0x200003c0

080071b8 <memcpy>:
 80071b8:	440a      	add	r2, r1
 80071ba:	4291      	cmp	r1, r2
 80071bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80071c0:	d100      	bne.n	80071c4 <memcpy+0xc>
 80071c2:	4770      	bx	lr
 80071c4:	b510      	push	{r4, lr}
 80071c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80071ce:	4291      	cmp	r1, r2
 80071d0:	d1f9      	bne.n	80071c6 <memcpy+0xe>
 80071d2:	bd10      	pop	{r4, pc}

080071d4 <__assert_func>:
 80071d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80071d6:	4614      	mov	r4, r2
 80071d8:	461a      	mov	r2, r3
 80071da:	4b09      	ldr	r3, [pc, #36]	@ (8007200 <__assert_func+0x2c>)
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	4605      	mov	r5, r0
 80071e0:	68d8      	ldr	r0, [r3, #12]
 80071e2:	b14c      	cbz	r4, 80071f8 <__assert_func+0x24>
 80071e4:	4b07      	ldr	r3, [pc, #28]	@ (8007204 <__assert_func+0x30>)
 80071e6:	9100      	str	r1, [sp, #0]
 80071e8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80071ec:	4906      	ldr	r1, [pc, #24]	@ (8007208 <__assert_func+0x34>)
 80071ee:	462b      	mov	r3, r5
 80071f0:	f000 f842 	bl	8007278 <fiprintf>
 80071f4:	f000 f852 	bl	800729c <abort>
 80071f8:	4b04      	ldr	r3, [pc, #16]	@ (800720c <__assert_func+0x38>)
 80071fa:	461c      	mov	r4, r3
 80071fc:	e7f3      	b.n	80071e6 <__assert_func+0x12>
 80071fe:	bf00      	nop
 8007200:	20000018 	.word	0x20000018
 8007204:	0800755d 	.word	0x0800755d
 8007208:	0800756a 	.word	0x0800756a
 800720c:	08007598 	.word	0x08007598

08007210 <_calloc_r>:
 8007210:	b570      	push	{r4, r5, r6, lr}
 8007212:	fba1 5402 	umull	r5, r4, r1, r2
 8007216:	b934      	cbnz	r4, 8007226 <_calloc_r+0x16>
 8007218:	4629      	mov	r1, r5
 800721a:	f7ff f945 	bl	80064a8 <_malloc_r>
 800721e:	4606      	mov	r6, r0
 8007220:	b928      	cbnz	r0, 800722e <_calloc_r+0x1e>
 8007222:	4630      	mov	r0, r6
 8007224:	bd70      	pop	{r4, r5, r6, pc}
 8007226:	220c      	movs	r2, #12
 8007228:	6002      	str	r2, [r0, #0]
 800722a:	2600      	movs	r6, #0
 800722c:	e7f9      	b.n	8007222 <_calloc_r+0x12>
 800722e:	462a      	mov	r2, r5
 8007230:	4621      	mov	r1, r4
 8007232:	f7fe f9ed 	bl	8005610 <memset>
 8007236:	e7f4      	b.n	8007222 <_calloc_r+0x12>

08007238 <__ascii_mbtowc>:
 8007238:	b082      	sub	sp, #8
 800723a:	b901      	cbnz	r1, 800723e <__ascii_mbtowc+0x6>
 800723c:	a901      	add	r1, sp, #4
 800723e:	b142      	cbz	r2, 8007252 <__ascii_mbtowc+0x1a>
 8007240:	b14b      	cbz	r3, 8007256 <__ascii_mbtowc+0x1e>
 8007242:	7813      	ldrb	r3, [r2, #0]
 8007244:	600b      	str	r3, [r1, #0]
 8007246:	7812      	ldrb	r2, [r2, #0]
 8007248:	1e10      	subs	r0, r2, #0
 800724a:	bf18      	it	ne
 800724c:	2001      	movne	r0, #1
 800724e:	b002      	add	sp, #8
 8007250:	4770      	bx	lr
 8007252:	4610      	mov	r0, r2
 8007254:	e7fb      	b.n	800724e <__ascii_mbtowc+0x16>
 8007256:	f06f 0001 	mvn.w	r0, #1
 800725a:	e7f8      	b.n	800724e <__ascii_mbtowc+0x16>

0800725c <__ascii_wctomb>:
 800725c:	4603      	mov	r3, r0
 800725e:	4608      	mov	r0, r1
 8007260:	b141      	cbz	r1, 8007274 <__ascii_wctomb+0x18>
 8007262:	2aff      	cmp	r2, #255	@ 0xff
 8007264:	d904      	bls.n	8007270 <__ascii_wctomb+0x14>
 8007266:	228a      	movs	r2, #138	@ 0x8a
 8007268:	601a      	str	r2, [r3, #0]
 800726a:	f04f 30ff 	mov.w	r0, #4294967295
 800726e:	4770      	bx	lr
 8007270:	700a      	strb	r2, [r1, #0]
 8007272:	2001      	movs	r0, #1
 8007274:	4770      	bx	lr
	...

08007278 <fiprintf>:
 8007278:	b40e      	push	{r1, r2, r3}
 800727a:	b503      	push	{r0, r1, lr}
 800727c:	4601      	mov	r1, r0
 800727e:	ab03      	add	r3, sp, #12
 8007280:	4805      	ldr	r0, [pc, #20]	@ (8007298 <fiprintf+0x20>)
 8007282:	f853 2b04 	ldr.w	r2, [r3], #4
 8007286:	6800      	ldr	r0, [r0, #0]
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	f7ff fd3d 	bl	8006d08 <_vfiprintf_r>
 800728e:	b002      	add	sp, #8
 8007290:	f85d eb04 	ldr.w	lr, [sp], #4
 8007294:	b003      	add	sp, #12
 8007296:	4770      	bx	lr
 8007298:	20000018 	.word	0x20000018

0800729c <abort>:
 800729c:	b508      	push	{r3, lr}
 800729e:	2006      	movs	r0, #6
 80072a0:	f000 f82c 	bl	80072fc <raise>
 80072a4:	2001      	movs	r0, #1
 80072a6:	f7fa fe70 	bl	8001f8a <_exit>

080072aa <_raise_r>:
 80072aa:	291f      	cmp	r1, #31
 80072ac:	b538      	push	{r3, r4, r5, lr}
 80072ae:	4605      	mov	r5, r0
 80072b0:	460c      	mov	r4, r1
 80072b2:	d904      	bls.n	80072be <_raise_r+0x14>
 80072b4:	2316      	movs	r3, #22
 80072b6:	6003      	str	r3, [r0, #0]
 80072b8:	f04f 30ff 	mov.w	r0, #4294967295
 80072bc:	bd38      	pop	{r3, r4, r5, pc}
 80072be:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80072c0:	b112      	cbz	r2, 80072c8 <_raise_r+0x1e>
 80072c2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072c6:	b94b      	cbnz	r3, 80072dc <_raise_r+0x32>
 80072c8:	4628      	mov	r0, r5
 80072ca:	f000 f831 	bl	8007330 <_getpid_r>
 80072ce:	4622      	mov	r2, r4
 80072d0:	4601      	mov	r1, r0
 80072d2:	4628      	mov	r0, r5
 80072d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80072d8:	f000 b818 	b.w	800730c <_kill_r>
 80072dc:	2b01      	cmp	r3, #1
 80072de:	d00a      	beq.n	80072f6 <_raise_r+0x4c>
 80072e0:	1c59      	adds	r1, r3, #1
 80072e2:	d103      	bne.n	80072ec <_raise_r+0x42>
 80072e4:	2316      	movs	r3, #22
 80072e6:	6003      	str	r3, [r0, #0]
 80072e8:	2001      	movs	r0, #1
 80072ea:	e7e7      	b.n	80072bc <_raise_r+0x12>
 80072ec:	2100      	movs	r1, #0
 80072ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80072f2:	4620      	mov	r0, r4
 80072f4:	4798      	blx	r3
 80072f6:	2000      	movs	r0, #0
 80072f8:	e7e0      	b.n	80072bc <_raise_r+0x12>
	...

080072fc <raise>:
 80072fc:	4b02      	ldr	r3, [pc, #8]	@ (8007308 <raise+0xc>)
 80072fe:	4601      	mov	r1, r0
 8007300:	6818      	ldr	r0, [r3, #0]
 8007302:	f7ff bfd2 	b.w	80072aa <_raise_r>
 8007306:	bf00      	nop
 8007308:	20000018 	.word	0x20000018

0800730c <_kill_r>:
 800730c:	b538      	push	{r3, r4, r5, lr}
 800730e:	4d07      	ldr	r5, [pc, #28]	@ (800732c <_kill_r+0x20>)
 8007310:	2300      	movs	r3, #0
 8007312:	4604      	mov	r4, r0
 8007314:	4608      	mov	r0, r1
 8007316:	4611      	mov	r1, r2
 8007318:	602b      	str	r3, [r5, #0]
 800731a:	f7fa fe26 	bl	8001f6a <_kill>
 800731e:	1c43      	adds	r3, r0, #1
 8007320:	d102      	bne.n	8007328 <_kill_r+0x1c>
 8007322:	682b      	ldr	r3, [r5, #0]
 8007324:	b103      	cbz	r3, 8007328 <_kill_r+0x1c>
 8007326:	6023      	str	r3, [r4, #0]
 8007328:	bd38      	pop	{r3, r4, r5, pc}
 800732a:	bf00      	nop
 800732c:	200003c0 	.word	0x200003c0

08007330 <_getpid_r>:
 8007330:	f7fa be13 	b.w	8001f5a <_getpid>

08007334 <_init>:
 8007334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007336:	bf00      	nop
 8007338:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800733a:	bc08      	pop	{r3}
 800733c:	469e      	mov	lr, r3
 800733e:	4770      	bx	lr

08007340 <_fini>:
 8007340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007342:	bf00      	nop
 8007344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007346:	bc08      	pop	{r3}
 8007348:	469e      	mov	lr, r3
 800734a:	4770      	bx	lr
