Analysis & Synthesis report for PinBall
Fri Jun 01 19:30:22 2018
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst|present_state
 10. State Machine - |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|byterec:byterec|present_state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: KBDINTF:inst9|Debug_Bitrec_partial:DBP|lpf:cleaner
 16. Parameter Settings for User Entity Instance: KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component
 17. Parameter Settings for User Entity Instance: lpm_constant:inst4
 18. Parameter Settings for User Entity Instance: lpm_constant:inst6
 19. In-System Memory Content Editor Settings
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 01 19:30:22 2018           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; PinBall                                         ;
; Top-level Entity Name           ; PIN_BALL_GAMEPLAY                               ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 363                                             ;
; Total pins                      ; 44                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 0                                               ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; PIN_BALL_GAMEPLAY  ; PinBall            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                    ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                          ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+
; KBDINTF.bdf                                                        ; yes             ; User Block Diagram/Schematic File            ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/KBDINTF.bdf                                                        ;             ;
; lpm_our.vhd                                                        ; yes             ; User Wizard-Generated File                   ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd                                                        ;             ;
; NUM_LOCK.vhd                                                       ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd                                                       ;             ;
; Debug_Bitrec_partial.bdf                                           ; yes             ; User Block Diagram/Schematic File            ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Debug_Bitrec_partial.bdf                                           ;             ;
; byterec.vhd                                                        ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd                                                        ;             ;
; lpf.vhd                                                            ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd                                                            ;             ;
; bitrec.vhd                                                         ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd                                                         ;             ;
; VGA_Controller.vhd                                                 ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd                                                 ;             ;
; objects_mux.vhd                                                    ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd                                                    ;             ;
; back_ground_draw.vhd                                               ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd                                               ;             ;
; ball_move.vhd                                                      ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd                                                      ;             ;
; ball_object.vhd                                                    ; yes             ; User VHDL File                               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd                                                    ;             ;
; PIN_BALL_GAMEPLAY.bdf                                              ; yes             ; User Block Diagram/Schematic File            ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/PIN_BALL_GAMEPLAY.bdf                                              ;             ;
; lpm_constant.tdf                                                   ; yes             ; Megafunction                                 ; c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf                                                    ;             ;
; db/lpm_constant_458.tdf                                            ; yes             ; Auto-Generated Megafunction                  ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf                                            ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                       ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                   ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                      ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_hub.vhd                                                         ; altera_sld  ;
; db/ip/sldcc85be97/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                    ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 504            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 753            ;
;     -- 7 input functions                    ; 9              ;
;     -- 6 input functions                    ; 231            ;
;     -- 5 input functions                    ; 102            ;
;     -- 4 input functions                    ; 85             ;
;     -- <=3 input functions                  ; 326            ;
;                                             ;                ;
; Dedicated logic registers                   ; 363            ;
;                                             ;                ;
; I/O pins                                    ; 44             ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 250            ;
; Total fan-out                               ; 4410           ;
; Average fan-out                             ; 3.64           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                           ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |PIN_BALL_GAMEPLAY                                                                                                                      ; 753 (2)             ; 363 (0)                   ; 0                 ; 0          ; 44   ; 0            ; |PIN_BALL_GAMEPLAY                                                                                                                                                                                                                                                                                                                                            ; PIN_BALL_GAMEPLAY                 ; work         ;
;    |KBDINTF:inst9|                                                                                                                      ; 67 (0)              ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9                                                                                                                                                                                                                                                                                                                              ; KBDINTF                           ; work         ;
;       |Debug_Bitrec_partial:DBP|                                                                                                        ; 35 (0)              ; 51 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP                                                                                                                                                                                                                                                                                                     ; Debug_Bitrec_partial              ; work         ;
;          |bitrec:inst|                                                                                                                  ; 15 (15)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst                                                                                                                                                                                                                                                                                         ; bitrec                            ; work         ;
;          |byterec:byterec|                                                                                                              ; 19 (19)             ; 18 (18)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|byterec:byterec                                                                                                                                                                                                                                                                                     ; byterec                           ; work         ;
;          |lpf:cleaner|                                                                                                                  ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|lpf:cleaner                                                                                                                                                                                                                                                                                         ; lpf                               ; work         ;
;       |NUM_LOCK:CCC|                                                                                                                    ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|NUM_LOCK:CCC                                                                                                                                                                                                                                                                                                                 ; NUM_LOCK                          ; work         ;
;       |lpm_our:inst3|                                                                                                                   ; 28 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3                                                                                                                                                                                                                                                                                                                ; lpm_our                           ; work         ;
;          |lpm_constant:LPM_CONSTANT_component|                                                                                          ; 28 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component                                                                                                                                                                                                                                                                            ; lpm_constant                      ; work         ;
;             |lpm_constant_458:ag|                                                                                                       ; 28 (0)              ; 27 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag                                                                                                                                                                                                                                                        ; lpm_constant_458                  ; work         ;
;                |sld_mod_ram_rom:mgl_prim1|                                                                                              ; 28 (14)             ; 27 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1                                                                                                                                                                                                                              ; sld_mod_ram_rom                   ; work         ;
;                   |sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|                                                                 ; 14 (14)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |VGA_Controller:inst|                                                                                                                ; 159 (159)           ; 140 (140)                 ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|VGA_Controller:inst                                                                                                                                                                                                                                                                                                                        ; VGA_Controller                    ; work         ;
;    |back_ground_draw:inst2|                                                                                                             ; 36 (36)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|back_ground_draw:inst2                                                                                                                                                                                                                                                                                                                     ; back_ground_draw                  ; work         ;
;    |ball_move:inst1|                                                                                                                    ; 70 (70)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|ball_move:inst1                                                                                                                                                                                                                                                                                                                            ; ball_move                         ; work         ;
;    |ball_object:inst3|                                                                                                                  ; 301 (301)           ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|ball_object:inst3                                                                                                                                                                                                                                                                                                                          ; ball_object                       ; work         ;
;    |objects_mux:inst5|                                                                                                                  ; 19 (19)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|objects_mux:inst5                                                                                                                                                                                                                                                                                                                          ; objects_mux                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 99 (1)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 98 (0)              ; 87 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 98 (1)              ; 87 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 97 (0)              ; 82 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 97 (65)             ; 82 (54)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 14 (14)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |PIN_BALL_GAMEPLAY|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst|present_state                                       ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; Name                  ; present_state.NewData ; present_state.ChkData ; present_state.LowClk ; present_state.HighClk ; present_state.idle ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+
; present_state.idle    ; 0                     ; 0                     ; 0                    ; 0                     ; 0                  ;
; present_state.HighClk ; 0                     ; 0                     ; 0                    ; 1                     ; 1                  ;
; present_state.LowClk  ; 0                     ; 0                     ; 1                    ; 0                     ; 1                  ;
; present_state.ChkData ; 0                     ; 1                     ; 0                    ; 0                     ; 1                  ;
; present_state.NewData ; 1                     ; 0                     ; 0                    ; 0                     ; 1                  ;
+-----------------------+-----------------------+-----------------------+----------------------+-----------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|byterec:byterec|present_state                                                                                                                                                                                             ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; Name                         ; present_state.sample_ext_rel ; present_state.wait_ext_rel ; present_state.sample_ext ; present_state.wait_ext ; present_state.new_break ; present_state.sample_rel ; present_state.wait_rel ; present_state.new_make ; present_state.sample_nor ; present_state.idle ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+
; present_state.idle           ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 0                  ;
; present_state.sample_nor     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 1                        ; 1                  ;
; present_state.new_make       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 1                      ; 0                        ; 1                  ;
; present_state.wait_rel       ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 1                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_rel     ; 0                            ; 0                          ; 0                        ; 0                      ; 0                       ; 1                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.new_break      ; 0                            ; 0                          ; 0                        ; 0                      ; 1                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext       ; 0                            ; 0                          ; 0                        ; 1                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext     ; 0                            ; 0                          ; 1                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.wait_ext_rel   ; 0                            ; 1                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
; present_state.sample_ext_rel ; 1                            ; 0                          ; 0                        ; 0                      ; 0                       ; 0                        ; 0                      ; 0                      ; 0                        ; 1                  ;
+------------------------------+------------------------------+----------------------------+--------------------------+------------------------+-------------------------+--------------------------+------------------------+------------------------+--------------------------+--------------------+


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+----------------------------------------+------------------------------------------------------+
; Register name                          ; Reason for Removal                                   ;
+----------------------------------------+------------------------------------------------------+
; VGA_Controller:inst|oVGA_R[0..4]       ; Stuck at GND due to stuck port data_in               ;
; VGA_Controller:inst|oVGA_G[0..4]       ; Stuck at GND due to stuck port data_in               ;
; VGA_Controller:inst|oVGA_B[0..5]       ; Stuck at GND due to stuck port data_in               ;
; KBDINTF:inst9|NUM_LOCK:CCC|pressed     ; Merged with KBDINTF:inst9|NUM_LOCK:CCC|present_state ;
; ball_move:inst1|Ball_Movement_X[10]    ; Lost fanout                                          ;
; Total Number of Removed Registers = 18 ;                                                      ;
+----------------------------------------+------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 363   ;
; Number of registers using Synchronous Clear  ; 148   ;
; Number of registers using Synchronous Load   ; 17    ;
; Number of registers using Asynchronous Clear ; 248   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 188   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ball_move:inst1|ObjectStartX_t[2]                                                                                                                                                                                                                                                                                               ; 2       ;
; ball_move:inst1|ObjectStartX_t[9]                                                                                                                                                                                                                                                                                               ; 3       ;
; ball_move:inst1|ObjectStartX_t[6]                                                                                                                                                                                                                                                                                               ; 3       ;
; ball_move:inst1|ObjectStartY_t[0]                                                                                                                                                                                                                                                                                               ; 4       ;
; ball_move:inst1|ObjectStartY_t[8]                                                                                                                                                                                                                                                                                               ; 6       ;
; ball_move:inst1|ObjectStartY_t[7]                                                                                                                                                                                                                                                                                               ; 6       ;
; ball_move:inst1|Ball_Movement_X[8]                                                                                                                                                                                                                                                                                              ; 2       ;
; ball_move:inst1|Ball_Movement_X[7]                                                                                                                                                                                                                                                                                              ; 2       ;
; ball_move:inst1|Ball_Movement_Y[5]                                                                                                                                                                                                                                                                                              ; 3       ;
; ball_move:inst1|Ball_Movement_Y[9]                                                                                                                                                                                                                                                                                              ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; Total number of inverted registers = 12                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|constant_shift_reg[3]                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |PIN_BALL_GAMEPLAY|ball_move:inst1|Ball_Movement_X[9]                                                                                                                                                ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|word_counter[0] ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |PIN_BALL_GAMEPLAY|ball_move:inst1|Ball_Movement_Y[6]                                                                                                                                                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |PIN_BALL_GAMEPLAY|objects_mux:inst5|m_mVGA_t[1]                                                                                                                                                     ;
; 16:1               ; 4 bits    ; 40 LEs        ; 28 LEs               ; 12 LEs                 ; Yes        ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr|WORD_SR[1]      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |PIN_BALL_GAMEPLAY|ball_move:inst1|Ball_Movement_X[7]                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |PIN_BALL_GAMEPLAY|ball_move:inst1|Ball_Movement_Y[9]                                                                                                                                                ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst|Selector1                                                                                                                      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |PIN_BALL_GAMEPLAY|KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst|Selector0                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBDINTF:inst9|Debug_Bitrec_partial:DBP|lpf:cleaner ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; width          ; 4     ; Untyped                                                                ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component ;
+--------------------+------------------+----------------------------------------------------------------------+
; Parameter Name     ; Value            ; Type                                                                 ;
+--------------------+------------------+----------------------------------------------------------------------+
; LPM_WIDTH          ; 8                ; Signed Integer                                                       ;
; LPM_CVALUE         ; 41               ; Signed Integer                                                       ;
; ENABLE_RUNTIME_MOD ; YES              ; Untyped                                                              ;
; CBXI_PARAMETER     ; lpm_constant_458 ; Untyped                                                              ;
+--------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant:inst4 ;
+--------------------+------------------+-------------------------+
; Parameter Name     ; Value            ; Type                    ;
+--------------------+------------------+-------------------------+
; LPM_WIDTH          ; 32               ; Untyped                 ;
; LPM_CVALUE         ; 206              ; Untyped                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                 ;
; CBXI_PARAMETER     ; lpm_constant_904 ; Untyped                 ;
+--------------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_constant:inst6 ;
+--------------------+------------------+-------------------------+
; Parameter Name     ; Value            ; Type                    ;
+--------------------+------------------+-------------------------+
; LPM_WIDTH          ; 32               ; Untyped                 ;
; LPM_CVALUE         ; 186              ; Untyped                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                 ;
; CBXI_PARAMETER     ; lpm_constant_404 ; Untyped                 ;
+--------------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                        ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                  ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+
; 0              ; 5           ; 8     ; 1     ; Read/Write ; KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag ;
+----------------+-------------+-------+-------+------------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 276                         ;
;     CLR               ; 50                          ;
;     CLR SCLR          ; 98                          ;
;     ENA               ; 46                          ;
;     ENA CLR           ; 23                          ;
;     ENA CLR SCLR      ; 43                          ;
;     ENA SLD           ; 16                          ;
; arriav_lcell_comb     ; 653                         ;
;     arith             ; 178                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 157                         ;
;         2 data inputs ; 20                          ;
;     extend            ; 9                           ;
;         7 data inputs ; 9                           ;
;     normal            ; 455                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 70                          ;
;         5 data inputs ; 82                          ;
;         6 data inputs ; 217                         ;
;     shared            ; 11                          ;
;         2 data inputs ; 11                          ;
; boundary_port         ; 71                          ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 5.12                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Fri Jun 01 19:29:50 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PinBall -c PinBall
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file kbdintf.bdf
    Info (12023): Found entity 1: KBDINTF
Info (12021): Found 2 design units, including 1 entities, in source file lpm_our.vhd
    Info (12022): Found design unit 1: lpm_our-SYN File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 51
    Info (12023): Found entity 1: lpm_our File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file num_lock.vhd
    Info (12022): Found design unit 1: NUM_LOCK-behavior File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd Line: 15
    Info (12023): Found entity 1: NUM_LOCK File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file debug_bitrec_partial.bdf
    Info (12023): Found entity 1: Debug_Bitrec_partial
Info (12021): Found 2 design units, including 1 entities, in source file clk_divider.vhd
    Info (12022): Found design unit 1: Clk_Divider-Clk_Divider_architecture File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd Line: 46
    Info (12023): Found entity 1: Clk_Divider File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/Clk_Divider.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file byterec.vhd
    Info (12022): Found design unit 1: byterec-arc_byterec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd Line: 28
    Info (12023): Found entity 1: byterec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/byterec.vhd Line: 18
Info (12021): Found 2 design units, including 1 entities, in source file lpf.vhd
    Info (12022): Found design unit 1: lpf-arc_lpf File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd Line: 16
    Info (12023): Found entity 1: lpf File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpf.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file bitrec.vhd
    Info (12022): Found design unit 1: bitrec-arc_bitrec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd Line: 15
    Info (12023): Found entity 1: bitrec File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/bitrec.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: VGA_Controller-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 32
    Info (12023): Found entity 1: VGA_Controller File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file objects_mux.vhd
    Info (12022): Found design unit 1: objects_mux-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd Line: 29
    Info (12023): Found entity 1: objects_mux File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/objects_mux.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file back_ground_draw.vhd
    Info (12022): Found design unit 1: back_ground_draw-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd Line: 20
    Info (12023): Found entity 1: back_ground_draw File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/back_ground_draw.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file hexss.vhd
    Info (12022): Found design unit 1: hexss-arc_hexss File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd Line: 8
    Info (12023): Found entity 1: hexss File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hexss.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file hp_down_counter.vhd
    Info (12022): Found design unit 1: hp_down_counter-hp_down_counter_arch File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd Line: 17
    Info (12023): Found entity 1: hp_down_counter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/hp_down_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file score_up_counter.vhd
    Info (12022): Found design unit 1: score_up_counter-score_up_counter_arch File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd Line: 22
    Info (12023): Found entity 1: score_up_counter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/score_up_counter.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file hp_score_module.bdf
    Info (12023): Found entity 1: HP_Score_Module
Info (12021): Found 2 design units, including 1 entities, in source file ball_move.vhd
    Info (12022): Found design unit 1: ball_move-arc_ball_move File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 24
    Info (12023): Found entity 1: ball_move File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ball_object.vhd
    Info (12022): Found design unit 1: ball_object-behav File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd Line: 19
    Info (12023): Found entity 1: ball_object File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_object.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file pin_ball_gameplay.bdf
    Info (12023): Found entity 1: PIN_BALL_GAMEPLAY
Info (12127): Elaborating entity "PIN_BALL_GAMEPLAY" for the top level hierarchy
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:inst"
Info (12128): Elaborating entity "objects_mux" for hierarchy "objects_mux:inst5"
Info (12128): Elaborating entity "ball_object" for hierarchy "ball_object:inst3"
Info (12128): Elaborating entity "ball_move" for hierarchy "ball_move:inst1"
Info (12128): Elaborating entity "back_ground_draw" for hierarchy "back_ground_draw:inst2"
Info (12128): Elaborating entity "KBDINTF" for hierarchy "KBDINTF:inst9"
Info (12128): Elaborating entity "NUM_LOCK" for hierarchy "KBDINTF:inst9|NUM_LOCK:CCC"
Warning (10492): VHDL Process Statement warning at NUM_LOCK.vhd(49): signal "out_led" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/NUM_LOCK.vhd Line: 49
Info (12128): Elaborating entity "Debug_Bitrec_partial" for hierarchy "KBDINTF:inst9|Debug_Bitrec_partial:DBP"
Info (12128): Elaborating entity "byterec" for hierarchy "KBDINTF:inst9|Debug_Bitrec_partial:DBP|byterec:byterec"
Info (12128): Elaborating entity "bitrec" for hierarchy "KBDINTF:inst9|Debug_Bitrec_partial:DBP|bitrec:inst"
Info (12128): Elaborating entity "lpf" for hierarchy "KBDINTF:inst9|Debug_Bitrec_partial:DBP|lpf:cleaner"
Info (12128): Elaborating entity "lpm_our" for hierarchy "KBDINTF:inst9|lpm_our:inst3"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 72
Info (12130): Elaborated megafunction instantiation "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 72
Info (12133): Instantiated megafunction "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component" with the following parameter: File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/lpm_our.vhd Line: 72
    Info (12134): Parameter "lpm_cvalue" = "41"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=5"
    Info (12134): Parameter "lpm_type" = "LPM_CONSTANT"
    Info (12134): Parameter "lpm_width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_constant_458.tdf
    Info (12023): Found entity 1: lpm_constant_458 File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf Line: 26
Info (12128): Elaborating entity "lpm_constant_458" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1" File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf Line: 31
Info (12133): Instantiated megafunction "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1" with the following parameter: File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/lpm_constant_458.tdf Line: 31
    Info (12134): Parameter "CVALUE" = "00101001"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "0"
    Info (12134): Parameter "IS_READABLE" = "0"
    Info (12134): Parameter "NODE_NAME" = "889192448"
    Info (12134): Parameter "NUMWORDS" = "1"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "1"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "KBDINTF:inst9|lpm_our:inst3|lpm_constant:LPM_CONSTANT_component|lpm_constant_458:ag|sld_mod_ram_rom:mgl_prim1|sld_rom_sr:\constant_logic_gen:name_gen:info_rom_sr" File: c:/intelfpga/17.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 485
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant:inst4"
Warning (287013): Variable or input pin "ag" is defined but never used. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12130): Elaborated megafunction instantiation "lpm_constant:inst4"
Info (12133): Instantiated megafunction "lpm_constant:inst4" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "206"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (12128): Elaborating entity "lpm_constant" for hierarchy "lpm_constant:inst6"
Warning (287013): Variable or input pin "ag" is defined but never used. File: c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_constant.tdf Line: 46
Info (12130): Elaborated megafunction instantiation "lpm_constant:inst6"
Info (12133): Instantiated megafunction "lpm_constant:inst6" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "186"
    Info (12134): Parameter "LPM_WIDTH" = "32"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2018.06.01.19:30:09 Progress: Loading sldcc85be97/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/db/ip/sldcc85be97/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[31] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 152
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[31] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register VGA_Controller:inst|H_Cont[0] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 127
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[31] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[31] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_X[0] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register VGA_Controller:inst|oCoord_Y[0] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 84
    Critical Warning (18010): Register ball_move:inst1|ObjectStartX_t[9] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register ball_move:inst1|ObjectStartX_t[6] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register ball_move:inst1|ObjectStartX_t[2] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register ball_move:inst1|ObjectStartY_t[8] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register ball_move:inst1|ObjectStartY_t[7] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register ball_move:inst1|ObjectStartY_t[0] will power up to High File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/ball_move.vhd Line: 44
    Critical Warning (18010): Register VGA_Controller:inst|V_Cont[0] will power up to Low File: Z:/PinBallProject/PinBallVHDL_Lab1/Quartus_Project/VGA_Controller.vhd Line: 152
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "flip_data[2]"
    Warning (15610): No output dependent on input pin "flip_data[1]"
    Warning (15610): No output dependent on input pin "flip_data[0]"
Info (21057): Implemented 895 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 31 output pins
    Info (21061): Implemented 846 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 740 megabytes
    Info: Processing ended: Fri Jun 01 19:30:22 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:48


