// Seed: 465407425
module module_0 ();
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1,
    output supply0 id_2,
    input tri id_3,
    output wire id_4,
    input tri id_5,
    output tri0 id_6,
    input wire id_7,
    output wor id_8,
    input wor id_9,
    input supply0 id_10
);
  assign id_8 = 1;
  assign id_6 = id_7;
  if (id_5) begin : id_12
    assign id_2 = id_3;
    wire id_13;
  end else begin : id_14
    wire id_15;
    wire id_16;
  end
  module_0();
endmodule
