library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity led is
port(clk:in std_logic;----时钟信号
		rst:in std_logic;----系统复位信号
		q:out std_logic_vector(7 downto 0));----接LED1~LED8
end;
architecture one of is
	type 