module clock (clk,clr,Hr,Min,Sec);
input clk,clr;
output [7:0]Hr,Min,Sec;
reg [7:0]Hr,Min,Sec; 
reg [23:0]Q;
reg Clk1;

always@(posedge clk)
	begin 
		if(clr==9999999)
			Q=0;
		else
			Q=Q+1;
		Clk1=Q[23];
	end
