// Seed: 967285074
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  inout logic [7:0] id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_24 = 1;
  assign id_8[1] = 1;
  assign id_18   = id_2;
  logic id_25 = id_1;
  assign id_12 = id_8[-1];
  logic id_26;
  ;
  assign id_26 = 1;
endmodule
module module_1 #(
    parameter id_4 = 32'd37,
    parameter id_8 = 32'd53
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_16,
      id_10,
      id_5,
      id_22,
      id_5,
      id_5,
      id_5,
      id_6,
      id_20,
      id_9,
      id_5,
      id_3,
      id_21,
      id_12,
      id_2,
      id_1,
      id_9,
      id_5,
      id_9,
      id_15,
      id_10,
      id_14,
      id_5
  );
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire _id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  inout wire id_5;
  output wire _id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_23;
  logic [id_4 : 1] id_24 = id_10;
  wire id_25[id_8 : 1];
  wire id_26;
  assign id_1 = id_6[1'b0];
endmodule
