
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.63

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.47 source latency is_write_op$_DFFE_PN0P_/CLK ^
  -0.50 target latency mem_rdata[8]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
  -0.03 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[0]$_DFF_PN1_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.14    0.27    0.23    1.34 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.27    0.02    1.36 ^ state[0]$_DFF_PN1_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  1.36   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.47 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.06    0.00    0.47 ^ state[0]$_DFF_PN1_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.47   clock reconvergence pessimism
                          0.05    0.52   library removal time
                                  0.52   data required time
-----------------------------------------------------------------------------
                                  0.52   data required time
                                 -1.36   data arrival time
-----------------------------------------------------------------------------
                                  0.84   slack (MET)


Startpoint: router_out_data[8] (input port clocked by core_clock)
Endpoint: mem_rdata[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v router_out_data[8] (in)
                                         router_out_data[8] (net)
                  0.00    0.00    0.20 v input98/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     1    0.07    0.13    0.16    0.36 v input98/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net99 (net)
                  0.13    0.01    0.36 v _331_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.07    0.21    0.58 v _331_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _049_ (net)
                  0.07    0.00    0.58 v mem_rdata[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.58   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01    0.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.08    0.01    0.35 ^ clkbuf_3_6__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.16    0.08    0.14    0.49 ^ clkbuf_3_6__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_6__leaf_clk (net)
                  0.09    0.01    0.50 ^ mem_rdata[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00    0.50   clock reconvergence pessimism
                          0.05    0.55   library hold time
                                  0.55   data required time
-----------------------------------------------------------------------------
                                  0.55   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[23]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.14    0.27    0.23    1.34 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.27    0.02    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    72    1.18    0.39    0.27    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.13    1.76 ^ mem_rdata[23]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01   10.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.06    0.12   10.47 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00   10.48 ^ mem_rdata[23]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.01   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.47 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.06    0.00    0.47 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.13    0.28    0.64    1.11 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.28    0.00    1.11 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.18    0.24    1.35 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.18    0.00    1.35 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.17    0.13    1.49 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.17    0.00    1.49 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.24    1.23    0.75    2.24 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.23    0.01    2.25 ^ _373_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.31    0.21    0.21    2.46 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _176_ (net)
                  0.22    0.03    2.49 ^ _397_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.72 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _066_ (net)
                  0.08    0.00    2.72 v tx_data[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.02   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.06    0.05    0.12   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.47 ^ tx_data[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.12   10.35   library setup time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: mem_rdata[23]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.02    0.12    0.91    1.11 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net170 (net)
                  0.12    0.00    1.11 ^ input101/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.14    0.27    0.23    1.34 ^ input101/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net102 (net)
                  0.27    0.02    1.36 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_20)
    72    1.18    0.39    0.27    1.63 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_20)
                                         net1 (net)
                  0.52    0.13    1.76 ^ mem_rdata[23]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.76   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01   10.19 ^ clkbuf_2_3_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_7__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.08    0.06    0.12   10.47 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_7__leaf_clk (net)
                  0.06    0.00   10.48 ^ mem_rdata[23]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.48   clock reconvergence pessimism
                         -0.01   10.46   library recovery time
                                 10.46   data required time
-----------------------------------------------------------------------------
                                 10.46   data required time
                                 -1.76   data arrival time
-----------------------------------------------------------------------------
                                  8.70   slack (MET)


Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.13    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.01    0.19 ^ clkbuf_2_0_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.17    0.08    0.15    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0_0_clk (net)
                  0.08    0.00    0.34 ^ clkbuf_3_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.09    0.06    0.13    0.47 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_1__leaf_clk (net)
                  0.06    0.00    0.47 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
     6    0.13    0.28    0.64    1.11 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                         net168 (net)
                  0.28    0.00    1.11 ^ _222_/A1 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     2    0.04    0.18    0.24    1.35 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _082_ (net)
                  0.18    0.00    1.35 ^ _234_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
     3    0.05    0.17    0.13    1.49 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
                                         _093_ (net)
                  0.17    0.00    1.49 v _236_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
     5    0.24    1.23    0.75    2.24 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
                                         _095_ (net)
                  1.23    0.01    2.25 ^ _373_/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    10    0.31    0.21    0.21    2.46 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         _176_ (net)
                  0.22    0.03    2.49 ^ _397_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.08    0.23    2.72 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _066_ (net)
                  0.08    0.00    2.72 v tx_data[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.72   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.13    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.03    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.34    0.14    0.16   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.14    0.02   10.19 ^ clkbuf_2_1_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     2    0.15    0.08    0.15   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1_0_clk (net)
                  0.08    0.01   10.35 ^ clkbuf_3_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     9    0.06    0.05    0.12   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_3_2__leaf_clk (net)
                  0.05    0.00   10.47 ^ tx_data[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.47   clock reconvergence pessimism
                         -0.12   10.35   library setup time
                                 10.35   data required time
-----------------------------------------------------------------------------
                                 10.35   data required time
                                 -2.72   data arrival time
-----------------------------------------------------------------------------
                                  7.63   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.5747547149658203

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5624

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2624216377735138

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9734

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: tx_valid$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_0_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.47 ^ clkbuf_3_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.47 ^ tx_valid$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.64    1.11 ^ tx_valid$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
   0.24    1.35 ^ _222_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.13    1.49 v _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_4)
   0.75    2.24 ^ _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_4)
   0.22    2.46 ^ _373_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
   0.26    2.72 v _397_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.72 v tx_data[22]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.72   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.18   10.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16   10.34 ^ clkbuf_2_1_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.47 ^ clkbuf_3_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.47 ^ tx_data[22]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.47   clock reconvergence pessimism
  -0.12   10.35   library setup time
          10.35   data required time
---------------------------------------------------------
          10.35   data required time
          -2.72   data arrival time
---------------------------------------------------------
           7.63   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_data[8]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_data[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.47 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ tx_data[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.37    0.85 v tx_data[8]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.20    1.05 v _283_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.05 v tx_data[8]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.05   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.18    0.18 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.16    0.34 ^ clkbuf_2_3_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.47 ^ clkbuf_3_7__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.48 ^ tx_data[8]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.48   clock reconvergence pessimism
   0.05    0.52   library hold time
           0.52   data required time
---------------------------------------------------------
           0.52   data required time
          -1.05   data arrival time
---------------------------------------------------------
           0.53   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.4756

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.4684

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.7207

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.6302

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
280.449884

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.34e-02   1.77e-03   4.30e-08   1.52e-02  27.7%
Combinational          1.75e-02   7.19e-03   8.69e-08   2.47e-02  45.1%
Clock                  9.68e-03   5.23e-03   1.35e-06   1.49e-02  27.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.06e-02   1.42e-02   1.48e-06   5.48e-02 100.0%
                          74.1%      25.9%       0.0%
