// Seed: 215050293
module module_0 (
    input tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input uwire void id_4,
    output uwire id_5,
    output wire id_6,
    input supply1 id_7,
    output tri id_8,
    input tri0 id_9,
    input supply1 id_10
);
  wire id_12, id_13;
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    output supply1 id_0,
    input tri1 id_1,
    output tri id_2,
    output wire id_3,
    output wire id_4,
    output supply1 id_5,
    input tri id_6,
    output tri id_7,
    input tri1 id_8,
    input wand id_9
    , id_23,
    input supply0 id_10,
    input wand id_11,
    output wor id_12,
    input wire id_13,
    output wire id_14,
    input tri0 id_15,
    input supply1 id_16,
    output supply0 id_17,
    input supply0 id_18,
    output uwire id_19
    , id_24,
    output uwire id_20,
    input uwire id_21
);
  initial id_19 = id_10;
  module_0(
      id_6, id_18, id_13, id_13, id_16, id_0, id_14, id_15, id_12, id_9, id_18
  );
  nand (id_2, id_18, id_8, id_6, id_21, id_13, id_10, id_11, id_9, id_24, id_15, id_16, id_1);
  wire id_25;
  wire id_26;
endmodule
