INFO:sim:172 - Generating IP...
Resolving generics for 'explosion'...
Applying external generics to 'explosion'...
Delivering associated files for 'explosion'...
Delivering EJava files for 'explosion'...
Generating implementation netlist for 'explosion'...
INFO:sim - Pre-processing HDL files for 'explosion'...
Running synthesis for 'explosion'
Running ngcbuild...
Writing VEO instantiation template for 'explosion'...
Writing Verilog behavioral simulation model for 'explosion'...
WARNING:sim - Overwriting existing file C:/Users/fairy/Documents/Computer
   Science/Digital Logic
   Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion/doc/b
   lk_mem_gen_v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory C:/Users/fairy/Documents/Computer
Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'explosion'...
Generating metadata file...
Generating ISE project file for 'explosion'...
Generating ISE project...
XCO file found: explosion.xco
XMDF file found: explosion_xmdf.tcl
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.asy
-view all -origin_type imported
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.ngc
-view all -origin_type created
Checking file "C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.ngc" for
project device match ...
File "C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.ngc"
device information matches project device.
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.sym
-view all -origin_type imported
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.v -view
all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/Users/fairy/Documents/Computer Science/Digital Logic
   Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.v"
   into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/Users/fairy/Documents/Computer Science/Digital Logic
Design/Project/BlockyRoads/src/BlockyRoads/ipcore_dir/tmp/_cg/explosion.veo
-view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/explosion"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'explosion'.
