

================================================================
== Vitis HLS Report for 'conv1d_0'
================================================================
* Date:           Mon Sep  2 18:51:16 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vitis_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3799|     3799|  37.990 us|  37.990 us|  3799|  3799|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1_VITIS_LOOP_27_2  |     3797|     3797|        24|          2|          1|  1888|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    208|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   10|     710|    698|    -|
|Memory           |        0|    -|     128|     32|    -|
|Multiplexer      |        -|    -|       -|    193|    -|
|Register         |        -|    -|     776|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   10|    1614|   1259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U10  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U11  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U14     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U12   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    |fmul_32ns_32ns_32_3_max_dsp_1_U13   |fmul_32ns_32ns_32_3_max_dsp_1   |        0|   3|  128|  135|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|  10|  710|  698|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory         |                   Module                  | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1d_0_biases_U       |conv1d_0_conv1d_0_biases_ROM_AUTO_1R       |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_0_0_U  |conv1d_0_conv1d_0_weights_0_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_1_0_U  |conv1d_0_conv1d_0_weights_1_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    |conv1d_0_weights_2_0_U  |conv1d_0_conv1d_0_weights_2_0_ROM_AUTO_1R  |        0|  32|   8|    0|    16|   32|     1|          512|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                   |                                           |        0| 128|  32|    0|    64|  128|     4|         2048|
    +------------------------+-------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln25_fu_226_p2         |         +|   0|  0|  18|          11|           1|
    |add_ln27_fu_329_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln34_1_fu_279_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln34_2_fu_298_p2       |         +|   0|  0|  14|           7|           2|
    |add_ln34_fu_252_p2         |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_323_p2         |         +|   0|  0|  18|          11|          11|
    |and_ln20_fu_393_p2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_00001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_321           |       and|   0|  0|   2|           1|           1|
    |icmp_ln20_2_fu_381_p2      |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln20_fu_375_p2        |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln25_fu_220_p2        |      icmp|   0|  0|  11|          11|           9|
    |icmp_ln27_fu_238_p2        |      icmp|   0|  0|  10|           5|           6|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|   2|           1|           1|
    |or_ln20_fu_387_p2          |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln25_1_fu_258_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_2_fu_285_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_3_fu_304_p3    |    select|   0|  0|   7|           1|           7|
    |select_ln25_fu_244_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 208|         106|          97|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  14|          3|    1|          3|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |grp_fu_180_p0                         |  14|          3|   32|         96|
    |grp_fu_180_p1                         |  14|          3|   32|         96|
    |grp_fu_185_p0                         |  14|          3|   32|         96|
    |grp_fu_185_p1                         |  14|          3|   32|         96|
    |grp_fu_189_p0                         |  14|          3|   32|         96|
    |grp_fu_189_p1                         |  14|          3|   32|         96|
    |i_fu_74                               |   9|          2|    7|         14|
    |indvar_flatten_fu_78                  |   9|          2|   11|         22|
    |input_0_address0                      |  14|          3|    7|         21|
    |j_fu_70                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 193|         42|  249|        698|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln37_reg_452                   |  11|   0|   11|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |conv1d_0_biases_load_reg_542       |  32|   0|   32|          0|
    |conv1d_0_weights_0_0_load_reg_487  |  32|   0|   32|          0|
    |conv1d_0_weights_1_0_load_reg_492  |  32|   0|   32|          0|
    |conv1d_0_weights_2_0_load_reg_497  |  32|   0|   32|          0|
    |i_fu_74                            |   7|   0|    7|          0|
    |icmp_ln25_reg_428                  |   1|   0|    1|          0|
    |indvar_flatten_fu_78               |  11|   0|   11|          0|
    |input_0_load_1_reg_477             |  32|   0|   32|          0|
    |input_0_load_2_reg_502             |  32|   0|   32|          0|
    |input_0_load_reg_472               |  32|   0|   32|          0|
    |j_cast_reg_447                     |   5|   0|   64|         59|
    |j_fu_70                            |   5|   0|    5|          0|
    |mul_1_reg_512                      |  32|   0|   32|          0|
    |mul_2_reg_517                      |  32|   0|   32|          0|
    |mul_reg_507                        |  32|   0|   32|          0|
    |select_ln25_3_reg_442              |   7|   0|    7|          0|
    |sum_3_1_reg_527                    |  32|   0|   32|          0|
    |sum_3_2_reg_537                    |  32|   0|   32|          0|
    |sum_3_reg_522                      |  32|   0|   32|          0|
    |x_assign_reg_547                   |  32|   0|   32|          0|
    |add_ln37_reg_452                   |  64|  32|   11|          0|
    |j_cast_reg_447                     |  64|  32|   64|         59|
    |mul_1_reg_512                      |  64|  32|   32|          0|
    |mul_2_reg_517                      |  64|  32|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 776| 128|  718|        118|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      conv1d_0|  return value|
|input_0_address0   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce0        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0         |   in|   32|   ap_memory|       input_0|         array|
|input_0_address1   |  out|    7|   ap_memory|       input_0|         array|
|input_0_ce1        |  out|    1|   ap_memory|       input_0|         array|
|input_0_q1         |   in|   32|   ap_memory|       input_0|         array|
|output_r_address0  |  out|   11|   ap_memory|      output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0        |  out|   32|   ap_memory|      output_r|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 2, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.38>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 27 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 28 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 0, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 30 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln25 = store i7 0, i7 %i" [vitis_test/nnet/core.cpp:25]   --->   Operation 31 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln25 = store i5 0, i5 %j" [vitis_test/nnet/core.cpp:25]   --->   Operation 32 'store' 'store_ln25' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_30_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 33 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [vitis_test/nnet/core.cpp:25]   --->   Operation 34 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 35 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.94ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1888" [vitis_test/nnet/core.cpp:25]   --->   Operation 36 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%add_ln25 = add i11 %indvar_flatten_load, i11 1" [vitis_test/nnet/core.cpp:25]   --->   Operation 37 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.inc35, void %for.end37" [vitis_test/nnet/core.cpp:25]   --->   Operation 38 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [vitis_test/nnet/core.cpp:34]   --->   Operation 40 'load' 'i_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.75ns)   --->   "%icmp_ln27 = icmp_eq  i5 %j_load, i5 16" [vitis_test/nnet/core.cpp:27]   --->   Operation 41 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.41ns)   --->   "%select_ln25 = select i1 %icmp_ln27, i5 0, i5 %j_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 42 'select' 'select_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln34 = add i7 %i_load, i7 1" [vitis_test/nnet/core.cpp:34]   --->   Operation 43 'add' 'add_ln34' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.36ns)   --->   "%select_ln25_1 = select i1 %icmp_ln27, i7 %add_ln34, i7 %i_load" [vitis_test/nnet/core.cpp:25]   --->   Operation 44 'select' 'select_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %select_ln25_1, i4 0" [vitis_test/nnet/core.cpp:37]   --->   Operation 45 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i7 %select_ln25_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 46 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln25" [vitis_test/nnet/core.cpp:34]   --->   Operation 47 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 48 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln34_1 = add i7 %i_load, i7 2" [vitis_test/nnet/core.cpp:34]   --->   Operation 49 'add' 'add_ln34_1' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.36ns)   --->   "%select_ln25_2 = select i1 %icmp_ln27, i7 %add_ln34_1, i7 %add_ln34" [vitis_test/nnet/core.cpp:25]   --->   Operation 50 'select' 'select_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i7 %select_ln25_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 51 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%input_0_addr_1 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 52 'getelementptr' 'input_0_addr_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 53 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_1 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln34_2 = add i7 %i_load, i7 3" [vitis_test/nnet/core.cpp:34]   --->   Operation 54 'add' 'add_ln34_2' <Predicate = (!icmp_ln25)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.36ns)   --->   "%select_ln25_3 = select i1 %icmp_ln27, i7 %add_ln34_2, i7 %add_ln34_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 55 'select' 'select_ln25_3' <Predicate = (!icmp_ln25)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%j_cast = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:25]   --->   Operation 56 'zext' 'j_cast' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i5 %select_ln25" [vitis_test/nnet/core.cpp:37]   --->   Operation 57 'zext' 'zext_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.79ns)   --->   "%add_ln37 = add i11 %tmp_7, i11 %zext_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 58 'add' 'add_ln37' <Predicate = (!icmp_ln25)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1d_0_weights_0_0_addr = getelementptr i32 %conv1d_0_weights_0_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 59 'getelementptr' 'conv1d_0_weights_0_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (0.67ns)   --->   "%conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 60 'load' 'conv1d_0_weights_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1d_0_weights_1_0_addr = getelementptr i32 %conv1d_0_weights_1_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 61 'getelementptr' 'conv1d_0_weights_1_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (0.67ns)   --->   "%conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 62 'load' 'conv1d_0_weights_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1d_0_weights_2_0_addr = getelementptr i32 %conv1d_0_weights_2_0, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:34]   --->   Operation 63 'getelementptr' 'conv1d_0_weights_2_0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (0.67ns)   --->   "%conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 64 'load' 'conv1d_0_weights_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln27 = add i5 %select_ln25, i5 1" [vitis_test/nnet/core.cpp:27]   --->   Operation 65 'add' 'add_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln27 = store i11 %add_ln25, i11 %indvar_flatten" [vitis_test/nnet/core.cpp:27]   --->   Operation 66 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln27 = store i7 %select_ln25_1, i7 %i" [vitis_test/nnet/core.cpp:27]   --->   Operation 67 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln27 = store i5 %add_ln27, i5 %j" [vitis_test/nnet/core.cpp:27]   --->   Operation 68 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 69 [1/2] (1.23ns)   --->   "%input_0_load = load i7 %input_0_addr" [vitis_test/nnet/core.cpp:25]   --->   Operation 69 'load' 'input_0_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 70 [1/2] (1.23ns)   --->   "%input_0_load_1 = load i7 %input_0_addr_1" [vitis_test/nnet/core.cpp:25]   --->   Operation 70 'load' 'input_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i7 %select_ln25_3" [vitis_test/nnet/core.cpp:25]   --->   Operation 71 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%input_0_addr_2 = getelementptr i32 %input_0, i64 0, i64 %zext_ln25_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 72 'getelementptr' 'input_0_addr_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 73 'load' 'input_0_load_2' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_2 : Operation 74 [1/2] (0.67ns)   --->   "%conv1d_0_weights_0_0_load = load i4 %conv1d_0_weights_0_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 74 'load' 'conv1d_0_weights_0_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 75 [1/2] (0.67ns)   --->   "%conv1d_0_weights_1_0_load = load i4 %conv1d_0_weights_1_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 75 'load' 'conv1d_0_weights_1_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_2 : Operation 76 [1/2] (0.67ns)   --->   "%conv1d_0_weights_2_0_load = load i4 %conv1d_0_weights_2_0_addr" [vitis_test/nnet/core.cpp:34]   --->   Operation 76 'load' 'conv1d_0_weights_2_0_load' <Predicate = (!icmp_ln25)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 77 [1/2] (1.23ns)   --->   "%input_0_load_2 = load i7 %input_0_addr_2" [vitis_test/nnet/core.cpp:25]   --->   Operation 77 'load' 'input_0_load_2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 120> <RAM>
ST_3 : Operation 78 [3/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 78 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [3/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 79 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 80 [2/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 81 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 82 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 83 [1/3] (7.01ns)   --->   "%mul = fmul i32 %input_0_load, i32 %conv1d_0_weights_0_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 83 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %input_0_load_1, i32 %conv1d_0_weights_1_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 84 'fmul' 'mul_1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 85 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 86 [4/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 86 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %input_0_load_2, i32 %conv1d_0_weights_2_0_load" [vitis_test/nnet/core.cpp:34]   --->   Operation 87 'fmul' 'mul_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.43>
ST_7 : Operation 88 [3/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 88 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 89 [2/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 89 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 90 [1/4] (6.43ns)   --->   "%sum_3 = fadd i32 %mul, i32 0" [vitis_test/nnet/core.cpp:34]   --->   Operation 90 'fadd' 'sum_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 91 [4/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 91 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 92 [3/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 92 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 93 [2/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 93 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 94 [1/4] (6.43ns)   --->   "%sum_3_1 = fadd i32 %sum_3, i32 %mul_1" [vitis_test/nnet/core.cpp:34]   --->   Operation 94 'fadd' 'sum_3_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 95 [4/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 95 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.43>
ST_16 : Operation 96 [3/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 96 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 6.43>
ST_17 : Operation 97 [2/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 97 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%conv1d_0_biases_addr = getelementptr i32 %conv1d_0_biases, i64 0, i64 %j_cast" [vitis_test/nnet/core.cpp:37]   --->   Operation 98 'getelementptr' 'conv1d_0_biases_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [2/2] (0.67ns)   --->   "%conv1d_0_biases_load = load i4 %conv1d_0_biases_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 99 'load' 'conv1d_0_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 18 <SV = 17> <Delay = 6.43>
ST_18 : Operation 100 [1/4] (6.43ns)   --->   "%sum_3_2 = fadd i32 %sum_3_1, i32 %mul_2" [vitis_test/nnet/core.cpp:34]   --->   Operation 100 'fadd' 'sum_3_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 101 [1/2] (0.67ns)   --->   "%conv1d_0_biases_load = load i4 %conv1d_0_biases_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 101 'load' 'conv1d_0_biases_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>

State 19 <SV = 18> <Delay = 6.43>
ST_19 : Operation 102 [4/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 102 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.43>
ST_20 : Operation 103 [3/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 103 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.43>
ST_21 : Operation 104 [2/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 104 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.43>
ST_22 : Operation 105 [1/4] (6.43ns)   --->   "%x_assign = fadd i32 %sum_3_2, i32 %conv1d_0_biases_load" [vitis_test/nnet/core.cpp:37]   --->   Operation 105 'fadd' 'x_assign' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 124 [1/1] (0.00ns)   --->   "%ret_ln40 = ret" [vitis_test/nnet/core.cpp:40]   --->   Operation 124 'ret' 'ret_ln40' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 2.78>
ST_23 : Operation 106 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 106 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.46>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"   --->   Operation 107 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1888, i64 1888, i64 1888"   --->   Operation 108 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 109 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln37_1 = zext i11 %add_ln37" [vitis_test/nnet/core.cpp:37]   --->   Operation 110 'zext' 'zext_ln37_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 111 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln37_1" [vitis_test/nnet/core.cpp:37]   --->   Operation 111 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [vitis_test/nnet/core.cpp:29]   --->   Operation 112 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %x_assign" [vitis_test/nnet/core.cpp:20]   --->   Operation 113 'bitcast' 'bitcast_ln20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln20, i32 23, i32 30" [vitis_test/nnet/core.cpp:20]   --->   Operation 114 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln20 = trunc i32 %bitcast_ln20" [vitis_test/nnet/core.cpp:20]   --->   Operation 115 'trunc' 'trunc_ln20' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (0.84ns)   --->   "%icmp_ln20 = icmp_ne  i8 %tmp, i8 255" [vitis_test/nnet/core.cpp:20]   --->   Operation 116 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (1.05ns)   --->   "%icmp_ln20_2 = icmp_eq  i23 %trunc_ln20, i23 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 117 'icmp' 'icmp_ln20_2' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%or_ln20 = or i1 %icmp_ln20_2, i1 %icmp_ln20" [vitis_test/nnet/core.cpp:20]   --->   Operation 118 'or' 'or_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 119 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_ogt  i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 119 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln20)   --->   "%and_ln20 = and i1 %or_ln20, i1 %tmp_4" [vitis_test/nnet/core.cpp:20]   --->   Operation 120 'and' 'and_ln20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 121 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln20 = select i1 %and_ln20, i32 %x_assign, i32 0" [vitis_test/nnet/core.cpp:20]   --->   Operation 121 'select' 'select_ln20' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (1.23ns)   --->   "%store_ln37 = store i32 %select_ln20, i11 %output_addr" [vitis_test/nnet/core.cpp:37]   --->   Operation 122 'store' 'store_ln37' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1888> <RAM>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln27 = br void %VITIS_LOOP_30_3" [vitis_test/nnet/core.cpp:27]   --->   Operation 123 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_weights_2_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv1d_0_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                         (alloca           ) [ 0100000000000000000000000]
i                         (alloca           ) [ 0100000000000000000000000]
indvar_flatten            (alloca           ) [ 0100000000000000000000000]
store_ln25                (store            ) [ 0000000000000000000000000]
store_ln25                (store            ) [ 0000000000000000000000000]
store_ln25                (store            ) [ 0000000000000000000000000]
br_ln25                   (br               ) [ 0000000000000000000000000]
indvar_flatten_load       (load             ) [ 0000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000000]
icmp_ln25                 (icmp             ) [ 0111111111111111111111100]
add_ln25                  (add              ) [ 0000000000000000000000000]
br_ln25                   (br               ) [ 0000000000000000000000000]
j_load                    (load             ) [ 0000000000000000000000000]
i_load                    (load             ) [ 0000000000000000000000000]
icmp_ln27                 (icmp             ) [ 0000000000000000000000000]
select_ln25               (select           ) [ 0000000000000000000000000]
add_ln34                  (add              ) [ 0000000000000000000000000]
select_ln25_1             (select           ) [ 0000000000000000000000000]
tmp_7                     (bitconcatenate   ) [ 0000000000000000000000000]
zext_ln25                 (zext             ) [ 0000000000000000000000000]
input_0_addr              (getelementptr    ) [ 0010000000000000000000000]
add_ln34_1                (add              ) [ 0000000000000000000000000]
select_ln25_2             (select           ) [ 0000000000000000000000000]
zext_ln25_1               (zext             ) [ 0000000000000000000000000]
input_0_addr_1            (getelementptr    ) [ 0010000000000000000000000]
add_ln34_2                (add              ) [ 0000000000000000000000000]
select_ln25_3             (select           ) [ 0010000000000000000000000]
j_cast                    (zext             ) [ 0111111111111111110000000]
zext_ln37                 (zext             ) [ 0000000000000000000000000]
add_ln37                  (add              ) [ 0111111111111111111111111]
conv1d_0_weights_0_0_addr (getelementptr    ) [ 0010000000000000000000000]
conv1d_0_weights_1_0_addr (getelementptr    ) [ 0010000000000000000000000]
conv1d_0_weights_2_0_addr (getelementptr    ) [ 0010000000000000000000000]
add_ln27                  (add              ) [ 0000000000000000000000000]
store_ln27                (store            ) [ 0000000000000000000000000]
store_ln27                (store            ) [ 0000000000000000000000000]
store_ln27                (store            ) [ 0000000000000000000000000]
input_0_load              (load             ) [ 0111110000000000000000000]
input_0_load_1            (load             ) [ 0111110000000000000000000]
zext_ln25_2               (zext             ) [ 0000000000000000000000000]
input_0_addr_2            (getelementptr    ) [ 0101000000000000000000000]
conv1d_0_weights_0_0_load (load             ) [ 0111110000000000000000000]
conv1d_0_weights_1_0_load (load             ) [ 0111110000000000000000000]
conv1d_0_weights_2_0_load (load             ) [ 0111111000000000000000000]
input_0_load_2            (load             ) [ 0110111000000000000000000]
mul                       (fmul             ) [ 0110001111000000000000000]
mul_1                     (fmul             ) [ 0110001111111100000000000]
mul_2                     (fmul             ) [ 0110000111111111111000000]
sum_3                     (fadd             ) [ 0110000000111100000000000]
sum_3_1                   (fadd             ) [ 0110000000000011111000000]
conv1d_0_biases_addr      (getelementptr    ) [ 0010000000000000001000000]
sum_3_2                   (fadd             ) [ 0110000000000000000111100]
conv1d_0_biases_load      (load             ) [ 0110000000000000000111100]
x_assign                  (fadd             ) [ 0110000000000000000000011]
specloopname_ln0          (specloopname     ) [ 0000000000000000000000000]
empty                     (speclooptripcount) [ 0000000000000000000000000]
specpipeline_ln0          (specpipeline     ) [ 0000000000000000000000000]
zext_ln37_1               (zext             ) [ 0000000000000000000000000]
output_addr               (getelementptr    ) [ 0000000000000000000000000]
specloopname_ln29         (specloopname     ) [ 0000000000000000000000000]
bitcast_ln20              (bitcast          ) [ 0000000000000000000000000]
tmp                       (partselect       ) [ 0000000000000000000000000]
trunc_ln20                (trunc            ) [ 0000000000000000000000000]
icmp_ln20                 (icmp             ) [ 0000000000000000000000000]
icmp_ln20_2               (icmp             ) [ 0000000000000000000000000]
or_ln20                   (or               ) [ 0000000000000000000000000]
tmp_4                     (fcmp             ) [ 0000000000000000000000000]
and_ln20                  (and              ) [ 0000000000000000000000000]
select_ln20               (select           ) [ 0000000000000000000000000]
store_ln37                (store            ) [ 0000000000000000000000000]
br_ln27                   (br               ) [ 0000000000000000000000000]
ret_ln40                  (ret              ) [ 0000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1d_0_weights_0_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_0_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv1d_0_weights_1_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_1_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv1d_0_weights_2_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_weights_2_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv1d_0_biases">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1d_0_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_25_1_VITIS_LOOP_27_2_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="input_0_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="7" slack="0"/>
<pin id="86" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="7" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="0"/>
<pin id="94" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="95" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="1"/>
<pin id="97" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/1 input_0_load_1/1 input_0_load_2/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="input_0_addr_1_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="7" slack="0"/>
<pin id="103" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_1/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv1d_0_weights_0_0_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_0_0_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_0_0_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv1d_0_weights_1_0_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="5" slack="0"/>
<pin id="124" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_1_0_addr/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_1_0_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="conv1d_0_weights_2_0_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_weights_2_0_addr/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_weights_2_0_load/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="input_0_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="7" slack="0"/>
<pin id="150" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="conv1d_0_biases_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="5" slack="16"/>
<pin id="158" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1d_0_biases_addr/17 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="4" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="164" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1d_0_biases_load/17 "/>
</bind>
</comp>

<comp id="167" class="1004" name="output_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/24 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln37_access_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/24 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3/6 sum_3_2/15 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="1"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_3_1/10 x_assign/19 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="0" index="1" bw="32" slack="1"/>
<pin id="192" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 mul_2/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="0" index="1" bw="32" slack="1"/>
<pin id="196" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="1"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_4/23 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln25_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="11" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln25_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="7" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln25_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="5" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln25/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="indvar_flatten_load_load_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="11" slack="0"/>
<pin id="219" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln25_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="11" slack="0"/>
<pin id="222" dir="0" index="1" bw="11" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln25_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="j_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="0"/>
<pin id="234" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="7" slack="0"/>
<pin id="237" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="icmp_ln27_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="5" slack="0"/>
<pin id="241" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="select_ln25_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="5" slack="0"/>
<pin id="247" dir="0" index="2" bw="5" slack="0"/>
<pin id="248" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln34_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="select_ln25_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_1/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="0"/>
<pin id="268" dir="0" index="1" bw="7" slack="0"/>
<pin id="269" dir="0" index="2" bw="1" slack="0"/>
<pin id="270" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln25_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln34_1_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="7" slack="0"/>
<pin id="281" dir="0" index="1" bw="3" slack="0"/>
<pin id="282" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_1/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="select_ln25_2_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="0"/>
<pin id="287" dir="0" index="1" bw="7" slack="0"/>
<pin id="288" dir="0" index="2" bw="7" slack="0"/>
<pin id="289" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_2/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln25_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="7" slack="0"/>
<pin id="295" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln34_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="select_ln25_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="7" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln25_3/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="j_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln37_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln37_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="0"/>
<pin id="325" dir="0" index="1" bw="5" slack="0"/>
<pin id="326" dir="1" index="2" bw="11" slack="23"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="add_ln27_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln27/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln27_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="11" slack="0"/>
<pin id="337" dir="0" index="1" bw="11" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln27_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="7" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="345" class="1004" name="store_ln27_store_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="5" slack="0"/>
<pin id="348" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="zext_ln25_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="7" slack="1"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="zext_ln37_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="11" slack="23"/>
<pin id="356" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_1/24 "/>
</bind>
</comp>

<comp id="358" class="1004" name="bitcast_ln20_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="2"/>
<pin id="360" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/24 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="0" index="3" bw="6" slack="0"/>
<pin id="366" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/24 "/>
</bind>
</comp>

<comp id="371" class="1004" name="trunc_ln20_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="32" slack="0"/>
<pin id="373" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln20/24 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln20_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="8" slack="0"/>
<pin id="378" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/24 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln20_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="23" slack="0"/>
<pin id="383" dir="0" index="1" bw="23" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20_2/24 "/>
</bind>
</comp>

<comp id="387" class="1004" name="or_ln20_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln20/24 "/>
</bind>
</comp>

<comp id="393" class="1004" name="and_ln20_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln20/24 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln20_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="2"/>
<pin id="402" dir="0" index="2" bw="32" slack="0"/>
<pin id="403" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln20/24 "/>
</bind>
</comp>

<comp id="407" class="1005" name="j_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="414" class="1005" name="i_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="7" slack="0"/>
<pin id="416" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="421" class="1005" name="indvar_flatten_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="428" class="1005" name="icmp_ln25_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="432" class="1005" name="input_0_addr_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="1"/>
<pin id="434" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="437" class="1005" name="input_0_addr_1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="1"/>
<pin id="439" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="select_ln25_3_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="1"/>
<pin id="444" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln25_3 "/>
</bind>
</comp>

<comp id="447" class="1005" name="j_cast_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="16"/>
<pin id="449" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="j_cast "/>
</bind>
</comp>

<comp id="452" class="1005" name="add_ln37_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="11" slack="23"/>
<pin id="454" dir="1" index="1" bw="11" slack="23"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="457" class="1005" name="conv1d_0_weights_0_0_addr_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_0_0_addr "/>
</bind>
</comp>

<comp id="462" class="1005" name="conv1d_0_weights_1_0_addr_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="4" slack="1"/>
<pin id="464" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_1_0_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="conv1d_0_weights_2_0_addr_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="4" slack="1"/>
<pin id="469" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_2_0_addr "/>
</bind>
</comp>

<comp id="472" class="1005" name="input_0_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load "/>
</bind>
</comp>

<comp id="477" class="1005" name="input_0_load_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="input_0_addr_2_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="1"/>
<pin id="484" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr_2 "/>
</bind>
</comp>

<comp id="487" class="1005" name="conv1d_0_weights_0_0_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_0_0_load "/>
</bind>
</comp>

<comp id="492" class="1005" name="conv1d_0_weights_1_0_load_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="1"/>
<pin id="494" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_1_0_load "/>
</bind>
</comp>

<comp id="497" class="1005" name="conv1d_0_weights_2_0_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="2"/>
<pin id="499" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv1d_0_weights_2_0_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="input_0_load_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="1"/>
<pin id="504" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_0_load_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="mul_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="1"/>
<pin id="509" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="512" class="1005" name="mul_1_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="5"/>
<pin id="514" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_1 "/>
</bind>
</comp>

<comp id="517" class="1005" name="mul_2_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="9"/>
<pin id="519" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="mul_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="sum_3_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="sum_3_1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="2"/>
<pin id="529" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_3_1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="conv1d_0_biases_addr_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="1"/>
<pin id="534" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_biases_addr "/>
</bind>
</comp>

<comp id="537" class="1005" name="sum_3_2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="1"/>
<pin id="539" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3_2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="conv1d_0_biases_load_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="1"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1d_0_biases_load "/>
</bind>
</comp>

<comp id="547" class="1005" name="x_assign_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="1"/>
<pin id="549" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="12" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="40" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="98"><net_src comp="82" pin="3"/><net_sink comp="89" pin=2"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="40" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="99" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="112"><net_src comp="4" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="40" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="8" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="40" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="146" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="40" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="172"><net_src comp="2" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="167" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="48" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="201"><net_src comp="48" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="16" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="18" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="224"><net_src comp="217" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="28" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="217" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="32" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="232" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="235" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="263"><net_src comp="238" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="252" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="235" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="271"><net_src comp="36" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="258" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="277"><net_src comp="258" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="283"><net_src comp="235" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="290"><net_src comp="238" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="279" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="252" pin="2"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="302"><net_src comp="235" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="44" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="238" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="279" pin="2"/><net_sink comp="304" pin=2"/></net>

<net id="315"><net_src comp="244" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="322"><net_src comp="244" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="266" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="244" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="46" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="339"><net_src comp="226" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="258" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="349"><net_src comp="329" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="367"><net_src comp="60" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="369"><net_src comp="62" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="370"><net_src comp="64" pin="0"/><net_sink comp="361" pin=3"/></net>

<net id="374"><net_src comp="358" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="361" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="66" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="371" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="68" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="375" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="197" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="48" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="406"><net_src comp="399" pin="3"/><net_sink comp="174" pin=1"/></net>

<net id="410"><net_src comp="70" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="413"><net_src comp="407" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="417"><net_src comp="74" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="420"><net_src comp="414" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="424"><net_src comp="78" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="431"><net_src comp="220" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="82" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="440"><net_src comp="99" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="445"><net_src comp="304" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="450"><net_src comp="312" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="455"><net_src comp="323" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="460"><net_src comp="107" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="465"><net_src comp="120" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="470"><net_src comp="133" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="475"><net_src comp="89" pin="7"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="480"><net_src comp="89" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="485"><net_src comp="146" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="490"><net_src comp="114" pin="3"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="495"><net_src comp="127" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="500"><net_src comp="140" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="505"><net_src comp="89" pin="3"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="510"><net_src comp="189" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="515"><net_src comp="193" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="520"><net_src comp="189" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="525"><net_src comp="180" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="530"><net_src comp="185" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="535"><net_src comp="154" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="540"><net_src comp="180" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="545"><net_src comp="161" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="550"><net_src comp="185" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="553"><net_src comp="547" pin="1"/><net_sink comp="399" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {24 }
	Port: conv1d_0_weights_0_0 | {}
	Port: conv1d_0_weights_1_0 | {}
	Port: conv1d_0_weights_2_0 | {}
	Port: conv1d_0_biases | {}
 - Input state : 
	Port: conv1d_0 : input_0 | {1 2 3 }
	Port: conv1d_0 : conv1d_0_weights_0_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_1_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_weights_2_0 | {1 2 }
	Port: conv1d_0 : conv1d_0_biases | {17 18 }
  - Chain level:
	State 1
		store_ln25 : 1
		store_ln25 : 1
		store_ln25 : 1
		indvar_flatten_load : 1
		icmp_ln25 : 2
		add_ln25 : 2
		br_ln25 : 3
		j_load : 1
		i_load : 1
		icmp_ln27 : 2
		select_ln25 : 3
		add_ln34 : 2
		select_ln25_1 : 3
		tmp_7 : 4
		zext_ln25 : 4
		input_0_addr : 5
		input_0_load : 6
		add_ln34_1 : 2
		select_ln25_2 : 3
		zext_ln25_1 : 4
		input_0_addr_1 : 5
		input_0_load_1 : 6
		add_ln34_2 : 2
		select_ln25_3 : 3
		j_cast : 4
		zext_ln37 : 4
		add_ln37 : 5
		conv1d_0_weights_0_0_addr : 5
		conv1d_0_weights_0_0_load : 6
		conv1d_0_weights_1_0_addr : 5
		conv1d_0_weights_1_0_load : 6
		conv1d_0_weights_2_0_addr : 5
		conv1d_0_weights_2_0_load : 6
		add_ln27 : 4
		store_ln27 : 3
		store_ln27 : 4
		store_ln27 : 5
	State 2
		input_0_addr_2 : 1
		input_0_load_2 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		conv1d_0_biases_load : 1
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
		output_addr : 1
		tmp : 1
		trunc_ln20 : 1
		icmp_ln20 : 2
		icmp_ln20_2 : 2
		or_ln20 : 3
		and_ln20 : 3
		select_ln20 : 3
		store_ln37 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_180      |    2    |   227   |   214   |
|          |      grp_fu_185      |    2    |   227   |   214   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_189      |    3    |   128   |   135   |
|          |      grp_fu_193      |    3    |   128   |   135   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln25_fu_226   |    0    |    0    |    18   |
|          |    add_ln34_fu_252   |    0    |    0    |    14   |
|    add   |   add_ln34_1_fu_279  |    0    |    0    |    14   |
|          |   add_ln34_2_fu_298  |    0    |    0    |    14   |
|          |    add_ln37_fu_323   |    0    |    0    |    18   |
|          |    add_ln27_fu_329   |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln25_fu_244  |    0    |    0    |    5    |
|          | select_ln25_1_fu_258 |    0    |    0    |    7    |
|  select  | select_ln25_2_fu_285 |    0    |    0    |    7    |
|          | select_ln25_3_fu_304 |    0    |    0    |    7    |
|          |  select_ln20_fu_399  |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln25_fu_220   |    0    |    0    |    11   |
|   icmp   |   icmp_ln27_fu_238   |    0    |    0    |    9    |
|          |   icmp_ln20_fu_375   |    0    |    0    |    11   |
|          |  icmp_ln20_2_fu_381  |    0    |    0    |    16   |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln20_fu_387    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln20_fu_393   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_197      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|     tmp_7_fu_266     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln25_fu_274   |    0    |    0    |    0    |
|          |  zext_ln25_1_fu_293  |    0    |    0    |    0    |
|   zext   |     j_cast_fu_312    |    0    |    0    |    0    |
|          |   zext_ln37_fu_319   |    0    |    0    |    0    |
|          |  zext_ln25_2_fu_350  |    0    |    0    |    0    |
|          |  zext_ln37_1_fu_354  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_361      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln20_fu_371  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    10   |   710   |   897   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         add_ln37_reg_452        |   11   |
|   conv1d_0_biases_addr_reg_532  |    4   |
|   conv1d_0_biases_load_reg_542  |   32   |
|conv1d_0_weights_0_0_addr_reg_457|    4   |
|conv1d_0_weights_0_0_load_reg_487|   32   |
|conv1d_0_weights_1_0_addr_reg_462|    4   |
|conv1d_0_weights_1_0_load_reg_492|   32   |
|conv1d_0_weights_2_0_addr_reg_467|    4   |
|conv1d_0_weights_2_0_load_reg_497|   32   |
|            i_reg_414            |    7   |
|        icmp_ln25_reg_428        |    1   |
|      indvar_flatten_reg_421     |   11   |
|      input_0_addr_1_reg_437     |    7   |
|      input_0_addr_2_reg_482     |    7   |
|       input_0_addr_reg_432      |    7   |
|      input_0_load_1_reg_477     |   32   |
|      input_0_load_2_reg_502     |   32   |
|       input_0_load_reg_472      |   32   |
|          j_cast_reg_447         |   64   |
|            j_reg_407            |    5   |
|          mul_1_reg_512          |   32   |
|          mul_2_reg_517          |   32   |
|           mul_reg_507           |   32   |
|      select_ln25_3_reg_442      |    7   |
|         sum_3_1_reg_527         |   32   |
|         sum_3_2_reg_537         |   32   |
|          sum_3_reg_522          |   32   |
|         x_assign_reg_547        |   32   |
+---------------------------------+--------+
|              Total              |   591  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_89 |  p0  |   4  |   7  |   28   ||    20   |
|  grp_access_fu_89 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_140 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_161 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_180    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_180    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_185    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_185    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_189    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_189    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   444  ||  5.222  ||   119   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    -   |   710  |   897  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   119  |
|  Register |    -   |    -   |   591  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    5   |  1301  |  1016  |
+-----------+--------+--------+--------+--------+
