;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <1, #30
	SUB -7, <-20
	SUB -7, <-20
	SUB @300, @32
	SUB 12, @10
	SUB 12, @10
	DAT <1, #30
	JMN 30, 9
	SUB @121, 106
	SUB @127, 100
	SPL 0, <208
	SUB @121, 106
	SPL 0, <402
	SUB @121, 106
	SUB @121, 106
	JMN 0, <208
	SUB #0, -20
	SUB -10, 0
	JMN 30, 9
	SUB @127, @100
	JMN 30, 9
	SUB @127, 100
	SUB 12, @10
	CMP -207, <-120
	MOV -1, <-20
	ADD 30, 9
	SUB 401, <-31
	SUB 401, <-31
	SUB @0, @2
	SPL 0, <402
	SUB 1, 420
	SUB -7, <-20
	SPL 0, <402
	ADD 12, @10
	SPL 0, <402
	JMN @12, #201
	CMP -207, <-120
	SLT <721, 0
	DJN 0, <2
	SUB -7, <-20
	SUB @0, @2
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	CMP -107, <-120
	MOV -1, <-20
