#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010b9850 .scope module, "fifo2_tb" "fifo2_tb" 2 3;
 .timescale -9 -11;
v0000000001114a00_0 .var "clk", 0 0;
v0000000001115540_0 .var "data_in", 7 0;
v0000000001114e60_0 .net "data_out", 7 0, v00000000010a9800_0;  1 drivers
v0000000001115040_0 .net "empty", 0 0, L_0000000001116080;  1 drivers
v0000000001115fe0_0 .net "full", 0 0, L_0000000001116260;  1 drivers
v0000000001115220_0 .var "rd_en", 0 0;
v0000000001114f00_0 .var "rst_n", 0 0;
v00000000011148c0_0 .var "wr_en", 0 0;
S_00000000010b99e0 .scope module, "u_fifo2" "fifo2" 2 9, 3 4 0, S_00000000010b9850;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 1 "read_enable";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 1 "empty";
    .port_info 6 /OUTPUT 1 "full";
    .port_info 7 /OUTPUT 8 "read_data";
L_00000000010a8d40 .functor XOR 1, L_00000000011152c0, L_00000000011154a0, C4<0>, C4<0>;
L_00000000010b9b70 .functor AND 1, L_00000000010a8d40, L_00000000011150e0, C4<1>, C4<1>;
v00000000010a93a0_0 .net *"_s10", 1 0, L_0000000001115cc0;  1 drivers
v00000000010a94e0_0 .net *"_s15", 0 0, L_00000000011152c0;  1 drivers
v00000000010a9440_0 .net *"_s17", 0 0, L_00000000011154a0;  1 drivers
v00000000010a91c0_0 .net *"_s18", 0 0, L_00000000010a8d40;  1 drivers
v00000000010a96c0_0 .net *"_s21", 3 0, L_0000000001114fa0;  1 drivers
v00000000010a9260_0 .net *"_s23", 3 0, L_0000000001115ea0;  1 drivers
v00000000010a9bc0_0 .net *"_s24", 0 0, L_00000000011150e0;  1 drivers
v00000000010a9580_0 .net *"_s26", 0 0, L_00000000010b9b70;  1 drivers
L_0000000001116918 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010a9a80_0 .net/2s *"_s28", 1 0, L_0000000001116918;  1 drivers
L_0000000001116960 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010a9b20_0 .net/2s *"_s30", 1 0, L_0000000001116960;  1 drivers
v00000000010a98a0_0 .net *"_s32", 1 0, L_0000000001115a40;  1 drivers
v00000000010a9d00_0 .net *"_s4", 0 0, L_0000000001115720;  1 drivers
L_0000000001116888 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000000010a9080_0 .net/2s *"_s6", 1 0, L_0000000001116888;  1 drivers
L_00000000011168d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000010a9620_0 .net/2s *"_s8", 1 0, L_00000000011168d0;  1 drivers
v00000000010a8e00_0 .net "clk", 0 0, v0000000001114a00_0;  1 drivers
v00000000010a9760_0 .net "empty", 0 0, L_0000000001116080;  alias, 1 drivers
v00000000010a9c60_0 .net "full", 0 0, L_0000000001116260;  alias, 1 drivers
v00000000010a8ea0 .array "mem", 0 15, 7 0;
v00000000010a9120_0 .net "r_addr_a", 3 0, L_0000000001115ae0;  1 drivers
v00000000010a9300_0 .var "r_addr_e", 4 0;
v00000000010a9800_0 .var "read_data", 7 0;
v00000000010a99e0_0 .net "read_enable", 0 0, v0000000001115220_0;  1 drivers
v00000000010a9940_0 .net "rst_n", 0 0, v0000000001114f00_0;  1 drivers
v0000000001114d20_0 .net "w_addr_a", 3 0, L_00000000011163a0;  1 drivers
v0000000001116760_0 .var "w_addr_e", 4 0;
v0000000001114dc0_0 .net "write_data", 7 0, v0000000001115540_0;  1 drivers
v0000000001114960_0 .net "write_enable", 0 0, v00000000011148c0_0;  1 drivers
E_00000000010ac6c0/0 .event negedge, v00000000010a9940_0;
E_00000000010ac6c0/1 .event posedge, v00000000010a8e00_0;
E_00000000010ac6c0 .event/or E_00000000010ac6c0/0, E_00000000010ac6c0/1;
L_00000000011163a0 .part v0000000001116760_0, 0, 4;
L_0000000001115ae0 .part v00000000010a9300_0, 0, 4;
L_0000000001115720 .cmp/eq 5, v00000000010a9300_0, v0000000001116760_0;
L_0000000001115cc0 .functor MUXZ 2, L_00000000011168d0, L_0000000001116888, L_0000000001115720, C4<>;
L_0000000001116080 .part L_0000000001115cc0, 0, 1;
L_00000000011152c0 .part v00000000010a9300_0, 4, 1;
L_00000000011154a0 .part v0000000001116760_0, 4, 1;
L_0000000001114fa0 .part v00000000010a9300_0, 0, 4;
L_0000000001115ea0 .part v0000000001116760_0, 0, 4;
L_00000000011150e0 .cmp/eq 4, L_0000000001114fa0, L_0000000001115ea0;
L_0000000001115a40 .functor MUXZ 2, L_0000000001116960, L_0000000001116918, L_00000000010b9b70, C4<>;
L_0000000001116260 .part L_0000000001115a40, 0, 1;
    .scope S_00000000010b99e0;
T_0 ;
    %wait E_00000000010ac6c0;
    %load/vec4 v00000000010a9940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000010a9300_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010a9760_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000010a99e0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000010a9120_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000000010a8ea0, 4;
    %assign/vec4 v00000000010a9800_0, 0;
    %load/vec4 v00000000010a9300_0;
    %addi 1, 0, 5;
    %assign/vec4 v00000000010a9300_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010b99e0;
T_1 ;
    %wait E_00000000010ac6c0;
    %load/vec4 v00000000010a9940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000001116760_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000010a9c60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001114960_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000000001114dc0_0;
    %load/vec4 v0000000001114d20_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010a8ea0, 0, 4;
    %load/vec4 v0000000001116760_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000001116760_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000010b9850;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001114f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001114a00_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001114f00_0, 0, 1;
    %delay 500, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001114f00_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000000010b9850;
T_3 ;
    %delay 2000, 0;
    %load/vec4 v0000000001114a00_0;
    %inv;
    %store/vec4 v0000000001114a00_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000010b9850;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011148c0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011148c0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000000010b9850;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001115220_0, 0, 1;
    %delay 65000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001115220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011148c0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000010b9850;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 4000, 0;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000000001115540_0, 0, 8;
    %delay 20000, 0;
    %vpi_call 2 57 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000000010b9850;
T_7 ;
    %vpi_call 2 65 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 66 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000010b9850 {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\fifo2_tb.v";
    "./../rtl/fifo2.v";
