

================================================================
== Vivado HLS Report for 'GenerationGenerator'
================================================================
* Date:           Thu Dec 20 14:51:03 2018

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        GeneticAlgoHls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     7.474|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|  270|    0|  270|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (GenerationGenerator_1) | (GenerationGenerator_s)
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.29>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i24* %mutation_probability, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 3 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 4 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_child1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 5 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent2, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 6 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i64* %generation_parent1, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 7 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %generatingDone, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 8 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i1* %startGenerating, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 9 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i24* %random, [1 x i8]* @p_str16, [10 x i8]* @p_str21, [1 x i8]* @p_str16, i32 -1, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [1 x i8]* @p_str16, [17 x i8]* @p_str22)"   --->   Operation 10 'specifcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !188"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !192"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %startGenerating), !map !196"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %generatingDone), !map !200"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent1), !map !204"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_parent2), !map !208"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child1), !map !212"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %generation_child2), !map !216"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %mutation_probability), !map !220"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %random), !map !224"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_randomNumberIndex_V), !map !228"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %GenerationGenerator_trueRandomIndex_V), !map !232"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([160 x i24]* %GenerationGenerator_randomNumbers_V), !map !236"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @p_str, [20 x i8]* @p_str) nounwind" [../GenerationGenerator/GenerationGenerator.h:31]   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%GenerationGenerator_s = load i1* @GenerationGenerator_ssdm_thread_M_produceRandom, align 1" [../GenerationGenerator/GenerationGenerator.h:32]   --->   Operation 25 'load' 'GenerationGenerator_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %GenerationGenerator_s, label %1, label %2" [../GenerationGenerator/GenerationGenerator.h:32]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [14 x i8]* @p_str14) nounwind" [../GenerationGenerator/GenerationGenerator.h:32]   --->   Operation 27 'specprocessdecl' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.h:33]   --->   Operation 28 'specsensitive' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([14 x i8]* @p_str14, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind" [../GenerationGenerator/GenerationGenerator.h:34]   --->   Operation 29 'specsensitive' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%GenerationGenerator_1 = load i1* @GenerationGenerator_ssdm_thread_M_generateGeneration, align 1" [../GenerationGenerator/GenerationGenerator.h:35]   --->   Operation 30 'load' 'GenerationGenerator_1' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %GenerationGenerator_1, label %3, label %4" [../GenerationGenerator/GenerationGenerator.h:35]   --->   Operation 31 'br' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDecl([20 x i8]* @p_str, i32 2, [19 x i8]* @p_str23) nounwind" [../GenerationGenerator/GenerationGenerator.h:35]   --->   Operation 32 'specprocessdecl' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [4 x i8]* @p_str2, i1* %clk, i32 1) nounwind" [../GenerationGenerator/GenerationGenerator.h:36]   --->   Operation 33 'specsensitive' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecSensitive([19 x i8]* @p_str23, [6 x i8]* @p_str3, i1* %reset, i32 4) nounwind" [../GenerationGenerator/GenerationGenerator.h:37]   --->   Operation 34 'specsensitive' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [4 x i8]* @p_str2, i32 0, i32 0, i1* %clk) nounwind" [../GenerationGenerator/GenerationGenerator.h:38]   --->   Operation 35 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str3, i32 0, i32 0, i1* %reset) nounwind" [../GenerationGenerator/GenerationGenerator.h:39]   --->   Operation 36 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [16 x i8]* @p_str4, i32 0, i32 0, i1* %startGenerating) nounwind" [../GenerationGenerator/GenerationGenerator.h:40]   --->   Operation 37 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [7 x i8]* @p_str1, [15 x i8]* @p_str5, i32 0, i32 0, i1* %generatingDone) nounwind" [../GenerationGenerator/GenerationGenerator.h:41]   --->   Operation 38 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str7, i32 0, i32 0, i64* %generation_parent1) nounwind" [../GenerationGenerator/GenerationGenerator.h:42]   --->   Operation 39 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str6, [19 x i8]* @p_str8, i32 0, i32 0, i64* %generation_parent2) nounwind" [../GenerationGenerator/GenerationGenerator.h:43]   --->   Operation 40 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str9, i32 0, i32 0, i64* %generation_child1) nounwind" [../GenerationGenerator/GenerationGenerator.h:44]   --->   Operation 41 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 1, [14 x i8]* @p_str6, [18 x i8]* @p_str10, i32 0, i32 0, i64* %generation_child2) nounwind" [../GenerationGenerator/GenerationGenerator.h:45]   --->   Operation 42 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [21 x i8]* @p_str12, i32 0, i32 0, i24* %mutation_probability) nounwind" [../GenerationGenerator/GenerationGenerator.h:46]   --->   Operation 43 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([20 x i8]* @p_str, i32 0, [14 x i8]* @p_str11, [7 x i8]* @p_str13, i32 0, i32 0, i24* %random) nounwind" [../GenerationGenerator/GenerationGenerator.h:47]   --->   Operation 44 'specport' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_randomNumberIndex_V, i24 0)" [../GenerationGenerator/GenerationGenerator.h:48]   --->   Operation 45 'write' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i24P(i24* %GenerationGenerator_trueRandomIndex_V, i24 0)" [../GenerationGenerator/GenerationGenerator.h:49]   --->   Operation 46 'write' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [../GenerationGenerator/GenerationGenerator.h:36]   --->   Operation 47 'ret' <Predicate = (!GenerationGenerator_s & !GenerationGenerator_1)> <Delay = 0.00>
ST_1 : Operation 48 [2/2] (6.29ns)   --->   "call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)" [../GenerationGenerator/GenerationGenerator.h:35]   --->   Operation 48 'call' <Predicate = (!GenerationGenerator_s & GenerationGenerator_1)> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 49 [2/2] (3.25ns)   --->   "call void @"GenerationGenerator::produceRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)" [../GenerationGenerator/GenerationGenerator.h:32]   --->   Operation 49 'call' <Predicate = (GenerationGenerator_s)> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 6.29>
ST_2 : Operation 50 [1/2] (6.29ns)   --->   "call void @"GenerationGenerator::generateGeneration"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)" [../GenerationGenerator/GenerationGenerator.h:35]   --->   Operation 50 'call' <Predicate = (!GenerationGenerator_s)> <Delay = 6.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"   --->   Operation 51 'br' <Predicate = (!GenerationGenerator_s)> <Delay = 0.00>
ST_2 : Operation 52 [1/2] (3.14ns)   --->   "call void @"GenerationGenerator::produceRandom"(i1* %clk, i1* %reset, i1* %startGenerating, i1* %generatingDone, i64* %generation_parent1, i64* %generation_parent2, i64* %generation_child1, i64* %generation_child2, i24* %mutation_probability, i24* %random, i24* %GenerationGenerator_randomNumberIndex_V, i24* %GenerationGenerator_trueRandomIndex_V, [160 x i24]* %GenerationGenerator_randomNumbers_V)" [../GenerationGenerator/GenerationGenerator.h:32]   --->   Operation 52 'call' <Predicate = (GenerationGenerator_s)> <Delay = 3.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %UnifiedUnreachableBlock"   --->   Operation 53 'br' <Predicate = (GenerationGenerator_s)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "unreachable"   --->   Operation 54 'unreachable' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 6.29ns
The critical path consists of the following:
	'call' operation (../GenerationGenerator/GenerationGenerator.h:35) to 'GenerationGenerator::generateGeneration' [64]  (6.29 ns)

 <State 2>: 6.29ns
The critical path consists of the following:
	'call' operation (../GenerationGenerator/GenerationGenerator.h:35) to 'GenerationGenerator::generateGeneration' [64]  (6.29 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
