// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.4
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module image_filter_borderInterpolate (
        ap_clk,
        ap_rst,
        p,
        len,
        borderType,
        ap_return,
        ap_ce
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv5_1 = 5'b1;
parameter    ap_const_lv5_2 = 5'b10;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_const_lv12_FFF = 12'b111111111111;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv13_0 = 13'b0000000000000;
parameter    ap_const_lv13_1FFF = 13'b1111111111111;
parameter    ap_const_lv12_1 = 12'b1;
parameter    ap_const_lv14_3FFE = 14'b11111111111110;
parameter    ap_const_lv15_0 = 15'b000000000000000;
parameter    ap_const_logic_0 = 1'b0;

input   ap_clk;
input   ap_rst;
input  [11:0] p;
input  [11:0] len;
input  [4:0] borderType;
output  [14:0] ap_return;
input   ap_ce;

reg   [11:0] len_read_reg_404;
reg   [11:0] p_read_reg_410;
reg   [11:0] ap_reg_ppstg_p_read_reg_410_pp0_it1;
wire   [0:0] tmp_fu_63_p3;
reg   [0:0] tmp_reg_417;
wire   [12:0] len_cast1_cast_fu_77_p1;
reg   [12:0] len_cast1_cast_reg_422;
wire   [0:0] tmp_1_fu_81_p2;
reg   [0:0] tmp_1_reg_429;
wire   [0:0] or_cond_fu_87_p2;
reg   [0:0] or_cond_reg_434;
reg   [0:0] ap_reg_ppstg_or_cond_reg_434_pp0_it1;
wire   [0:0] tmp_2_fu_93_p2;
reg   [0:0] tmp_2_reg_440;
wire   [0:0] tmp_144_fu_99_p3;
reg   [0:0] tmp_144_reg_446;
wire   [0:0] tmp_5_fu_107_p2;
reg   [0:0] tmp_5_reg_452;
wire   [0:0] tmp_7_fu_113_p2;
reg   [0:0] tmp_7_reg_458;
reg   [0:0] ap_reg_ppstg_tmp_7_reg_458_pp0_it1;
wire   [11:0] p_assign_1_fu_119_p2;
reg   [11:0] p_assign_1_reg_464;
wire   [0:0] tmp_11_fu_125_p2;
reg   [0:0] tmp_11_reg_469;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_469_pp0_it1;
wire   [12:0] p_p2_fu_137_p3;
reg   [12:0] p_p2_reg_474;
reg   [12:0] ap_reg_ppstg_p_p2_reg_474_pp0_it1;
reg   [12:0] ap_reg_ppstg_p_p2_reg_474_pp0_it2;
wire   [0:0] tmp_6_fu_161_p2;
reg   [0:0] tmp_6_reg_481;
wire   [11:0] p_p_fu_166_p3;
reg   [11:0] p_p_reg_487;
reg   [11:0] ap_reg_ppstg_p_p_reg_487_pp0_it2;
wire   [0:0] tmp_9_fu_175_p2;
reg   [0:0] tmp_9_reg_492;
wire  signed [14:0] p_assign_2_fu_205_p2;
reg  signed [14:0] p_assign_2_reg_497;
wire   [13:0] sel_tmp2_fu_245_p3;
reg   [13:0] sel_tmp2_reg_502;
wire   [0:0] sel_tmp6_fu_263_p2;
reg   [0:0] sel_tmp6_reg_507;
wire   [0:0] sel_tmp8_fu_274_p2;
reg   [0:0] sel_tmp8_reg_512;
wire   [0:0] sel_tmp9_fu_280_p2;
reg   [0:0] sel_tmp9_reg_518;
wire   [0:0] sel_tmp16_demorgan_fu_286_p2;
reg   [0:0] sel_tmp16_demorgan_reg_523;
wire   [0:0] tmp53_fu_291_p2;
reg   [0:0] tmp53_reg_529;
wire   [14:0] sel_tmp20_fu_336_p3;
reg   [14:0] sel_tmp20_reg_534;
wire   [0:0] sel_tmp25_fu_343_p2;
reg   [0:0] sel_tmp25_reg_539;
wire   [0:0] sel_tmp33_fu_347_p2;
reg   [0:0] sel_tmp33_reg_544;
wire   [0:0] sel_tmp41_fu_361_p2;
reg   [0:0] sel_tmp41_reg_549;
wire   [0:0] sel_tmp51_fu_366_p2;
reg   [0:0] sel_tmp51_reg_554;
wire  signed [12:0] p_cast3_fu_59_p1;
wire   [0:0] rev_fu_71_p2;
wire  signed [12:0] p_assign_3_fu_131_p2;
wire   [12:0] tmp_4_fu_145_p2;
wire   [12:0] p_assign_fu_150_p3;
wire  signed [12:0] p_p_cast_fu_171_p1;
wire   [12:0] tmp_12_fu_180_p3;
wire   [11:0] tmp_13_fu_195_p2;
wire   [14:0] tmp_12_cast_fu_187_p1;
wire  signed [14:0] tmp_13_cast_fu_201_p1;
wire   [13:0] tmp_12_cast_cast_fu_191_p1;
wire   [13:0] tmp_17_fu_218_p2;
wire   [13:0] p_p2_cast_cast_fu_211_p1;
wire   [0:0] tmp_1_not_fu_230_p2;
wire   [0:0] sel_tmp_fu_235_p2;
wire   [0:0] sel_tmp1_fu_240_p2;
wire  signed [13:0] p_assign_cast_fu_157_p1;
wire   [13:0] p_assign_4_fu_224_p2;
wire   [0:0] sel_tmp5_demorgan_fu_253_p2;
wire   [0:0] sel_tmp5_fu_257_p2;
wire   [0:0] sel_tmp7_fu_268_p2;
wire   [0:0] tmp_15_fu_214_p2;
wire   [11:0] p_p3_fu_300_p3;
wire   [0:0] sel_tmp10_fu_313_p2;
wire  signed [14:0] sel_tmp2_cast_fu_310_p1;
wire   [0:0] sel_tmp18_demorgan_fu_324_p2;
wire   [14:0] sel_tmp11_fu_317_p3;
wire  signed [14:0] p_p3_cast_cast_fu_306_p1;
wire  signed [14:0] p_cast1_cast_fu_297_p1;
wire   [14:0] sel_tmp19_fu_328_p3;
wire   [0:0] sel_tmp39_fu_351_p2;
wire   [0:0] sel_tmp40_fu_356_p2;
wire  signed [14:0] p_p_cast2_cast_fu_371_p1;
wire   [14:0] sel_tmp26_fu_377_p3;
wire   [14:0] sel_tmp34_fu_383_p3;
wire   [14:0] p_p2_cast_fu_374_p1;
wire   [14:0] sel_tmp42_fu_390_p3;




/// assign process. ///
always @(posedge ap_clk)
begin
    if ((ap_const_logic_1 == ap_ce)) begin
        ap_reg_ppstg_or_cond_reg_434_pp0_it1 <= or_cond_reg_434;
        ap_reg_ppstg_p_p2_reg_474_pp0_it1 <= p_p2_reg_474;
        ap_reg_ppstg_p_p2_reg_474_pp0_it2 <= ap_reg_ppstg_p_p2_reg_474_pp0_it1;
        ap_reg_ppstg_p_p_reg_487_pp0_it2 <= p_p_reg_487;
        ap_reg_ppstg_p_read_reg_410_pp0_it1 <= p_read_reg_410;
        ap_reg_ppstg_tmp_11_reg_469_pp0_it1 <= tmp_11_reg_469;
        ap_reg_ppstg_tmp_7_reg_458_pp0_it1 <= tmp_7_reg_458;
        len_cast1_cast_reg_422[0] <= len_cast1_cast_fu_77_p1[0];
len_cast1_cast_reg_422[1] <= len_cast1_cast_fu_77_p1[1];
len_cast1_cast_reg_422[2] <= len_cast1_cast_fu_77_p1[2];
len_cast1_cast_reg_422[3] <= len_cast1_cast_fu_77_p1[3];
len_cast1_cast_reg_422[4] <= len_cast1_cast_fu_77_p1[4];
len_cast1_cast_reg_422[5] <= len_cast1_cast_fu_77_p1[5];
len_cast1_cast_reg_422[6] <= len_cast1_cast_fu_77_p1[6];
len_cast1_cast_reg_422[7] <= len_cast1_cast_fu_77_p1[7];
len_cast1_cast_reg_422[8] <= len_cast1_cast_fu_77_p1[8];
len_cast1_cast_reg_422[9] <= len_cast1_cast_fu_77_p1[9];
len_cast1_cast_reg_422[10] <= len_cast1_cast_fu_77_p1[10];
len_cast1_cast_reg_422[11] <= len_cast1_cast_fu_77_p1[11];
        len_read_reg_404 <= len;
        or_cond_reg_434 <= or_cond_fu_87_p2;
        p_assign_1_reg_464 <= p_assign_1_fu_119_p2;
        p_p2_reg_474 <= p_p2_fu_137_p3;
        p_p_reg_487 <= p_p_fu_166_p3;
        p_read_reg_410 <= p;
        sel_tmp16_demorgan_reg_523 <= sel_tmp16_demorgan_fu_286_p2;
        sel_tmp20_reg_534 <= sel_tmp20_fu_336_p3;
        sel_tmp25_reg_539 <= sel_tmp25_fu_343_p2;
        sel_tmp33_reg_544 <= sel_tmp33_fu_347_p2;
        sel_tmp41_reg_549 <= sel_tmp41_fu_361_p2;
        sel_tmp51_reg_554 <= sel_tmp51_fu_366_p2;
        sel_tmp6_reg_507 <= sel_tmp6_fu_263_p2;
        sel_tmp8_reg_512 <= sel_tmp8_fu_274_p2;
        tmp53_reg_529 <= tmp53_fu_291_p2;
        tmp_11_reg_469 <= tmp_11_fu_125_p2;
        tmp_144_reg_446 <= p[ap_const_lv32_B];
        tmp_1_reg_429 <= tmp_1_fu_81_p2;
        tmp_2_reg_440 <= tmp_2_fu_93_p2;
        tmp_5_reg_452 <= tmp_5_fu_107_p2;
        tmp_6_reg_481 <= tmp_6_fu_161_p2;
        tmp_7_reg_458 <= tmp_7_fu_113_p2;
        tmp_9_reg_492 <= tmp_9_fu_175_p2;
        tmp_reg_417 <= p[ap_const_lv32_B];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (or_cond_reg_434 == ap_const_lv1_0))) begin
        p_assign_2_reg_497 <= p_assign_2_fu_205_p2;
        sel_tmp2_reg_502 <= sel_tmp2_fu_245_p3;
        sel_tmp9_reg_518 <= sel_tmp9_fu_280_p2;
    end
end
assign ap_return = ((sel_tmp51_reg_554)? p_p2_cast_fu_374_p1: sel_tmp42_fu_390_p3);
assign len_cast1_cast_fu_77_p1 = len;
assign or_cond_fu_87_p2 = (tmp_1_fu_81_p2 & rev_fu_71_p2);
assign p_assign_1_fu_119_p2 = (p ^ ap_const_lv12_FFF);
assign p_assign_2_fu_205_p2 = ($signed(tmp_12_cast_fu_187_p1) + $signed(tmp_13_cast_fu_201_p1));
assign p_assign_3_fu_131_p2 = ($signed(ap_const_lv13_0) - $signed(p_cast3_fu_59_p1));
assign p_assign_4_fu_224_p2 = (tmp_17_fu_218_p2 - p_p2_cast_cast_fu_211_p1);
assign p_assign_cast_fu_157_p1 = $signed(p_assign_fu_150_p3);
assign p_assign_fu_150_p3 = ((tmp_144_reg_446)? ap_const_lv13_0: tmp_4_fu_145_p2);
assign p_cast1_cast_fu_297_p1 = $signed(ap_reg_ppstg_p_read_reg_410_pp0_it1);
assign p_cast3_fu_59_p1 = $signed(p);
assign p_p2_cast_cast_fu_211_p1 = p_p2_reg_474;
assign p_p2_cast_fu_374_p1 = ap_reg_ppstg_p_p2_reg_474_pp0_it2;
assign p_p2_fu_137_p3 = ((tmp_144_fu_99_p3)? p_assign_3_fu_131_p2: p_cast3_fu_59_p1);
assign p_p3_cast_cast_fu_306_p1 = $signed(p_p3_fu_300_p3);
assign p_p3_fu_300_p3 = ((ap_reg_ppstg_tmp_11_reg_469_pp0_it1)? ap_const_lv12_FFF: ap_reg_ppstg_p_read_reg_410_pp0_it1);
assign p_p_cast2_cast_fu_371_p1 = $signed(ap_reg_ppstg_p_p_reg_487_pp0_it2);
assign p_p_cast_fu_171_p1 = $signed(p_p_fu_166_p3);
assign p_p_fu_166_p3 = ((tmp_144_reg_446)? p_assign_1_reg_464: p_read_reg_410);
assign rev_fu_71_p2 = (tmp_fu_63_p3 ^ ap_const_lv1_1);
assign sel_tmp10_fu_313_p2 = (sel_tmp8_reg_512 & sel_tmp9_reg_518);
assign sel_tmp11_fu_317_p3 = ((sel_tmp10_fu_313_p2)? p_assign_2_reg_497: sel_tmp2_cast_fu_310_p1);
assign sel_tmp16_demorgan_fu_286_p2 = (sel_tmp5_demorgan_fu_253_p2 | tmp_5_reg_452);
assign sel_tmp18_demorgan_fu_324_p2 = (sel_tmp16_demorgan_reg_523 | ap_reg_ppstg_tmp_7_reg_458_pp0_it1);
assign sel_tmp19_fu_328_p3 = ((sel_tmp18_demorgan_fu_324_p2)? sel_tmp11_fu_317_p3: p_p3_cast_cast_fu_306_p1);
assign sel_tmp1_fu_240_p2 = (tmp_2_reg_440 & sel_tmp_fu_235_p2);
assign sel_tmp20_fu_336_p3 = ((ap_reg_ppstg_or_cond_reg_434_pp0_it1)? p_cast1_cast_fu_297_p1: sel_tmp19_fu_328_p3);
assign sel_tmp25_fu_343_p2 = (sel_tmp6_reg_507 & tmp_6_reg_481);
assign sel_tmp26_fu_377_p3 = ((sel_tmp25_reg_539)? ap_const_lv15_0: sel_tmp20_reg_534);
assign sel_tmp2_cast_fu_310_p1 = $signed(sel_tmp2_reg_502);
assign sel_tmp2_fu_245_p3 = ((sel_tmp1_fu_240_p2)? p_assign_cast_fu_157_p1: p_assign_4_fu_224_p2);
assign sel_tmp33_fu_347_p2 = (sel_tmp8_reg_512 & tmp_9_reg_492);
assign sel_tmp34_fu_383_p3 = ((sel_tmp33_reg_544)? p_p_cast2_cast_fu_371_p1: sel_tmp26_fu_377_p3);
assign sel_tmp39_fu_351_p2 = (sel_tmp16_demorgan_reg_523 ^ ap_const_lv1_1);
assign sel_tmp40_fu_356_p2 = (ap_reg_ppstg_tmp_7_reg_458_pp0_it1 & sel_tmp39_fu_351_p2);
assign sel_tmp41_fu_361_p2 = (sel_tmp40_fu_356_p2 & tmp_6_reg_481);
assign sel_tmp42_fu_390_p3 = ((sel_tmp41_reg_549)? ap_const_lv15_0: sel_tmp34_fu_383_p3);
assign sel_tmp51_fu_366_p2 = (tmp53_reg_529 & sel_tmp40_fu_356_p2);
assign sel_tmp5_demorgan_fu_253_p2 = (or_cond_reg_434 | tmp_2_reg_440);
assign sel_tmp5_fu_257_p2 = (sel_tmp5_demorgan_fu_253_p2 ^ ap_const_lv1_1);
assign sel_tmp6_fu_263_p2 = (tmp_5_reg_452 & sel_tmp5_fu_257_p2);
assign sel_tmp7_fu_268_p2 = (tmp_6_fu_161_p2 ^ ap_const_lv1_1);
assign sel_tmp8_fu_274_p2 = (sel_tmp6_fu_263_p2 & sel_tmp7_fu_268_p2);
assign sel_tmp9_fu_280_p2 = (tmp_9_fu_175_p2 ^ ap_const_lv1_1);
assign sel_tmp_fu_235_p2 = (tmp_reg_417 | tmp_1_not_fu_230_p2);
assign tmp53_fu_291_p2 = (tmp_15_fu_214_p2 & sel_tmp7_fu_268_p2);
assign tmp_11_fu_125_p2 = (borderType == ap_const_lv5_0? 1'b1: 1'b0);
assign tmp_12_cast_cast_fu_191_p1 = tmp_12_fu_180_p3;
assign tmp_12_cast_fu_187_p1 = tmp_12_fu_180_p3;
assign tmp_12_fu_180_p3 = {{len_read_reg_404}, {ap_const_lv1_0}};
assign tmp_13_cast_fu_201_p1 = $signed(tmp_13_fu_195_p2);
assign tmp_13_fu_195_p2 = (p_p_fu_166_p3 ^ ap_const_lv12_FFF);
assign tmp_144_fu_99_p3 = p[ap_const_lv32_B];
assign tmp_15_fu_214_p2 = (p_p2_reg_474 < len_cast1_cast_reg_422? 1'b1: 1'b0);
assign tmp_17_fu_218_p2 = ($signed(tmp_12_cast_cast_fu_191_p1) + $signed(ap_const_lv14_3FFE));
assign tmp_1_fu_81_p2 = ($signed(p_cast3_fu_59_p1) < $signed(len_cast1_cast_fu_77_p1)? 1'b1: 1'b0);
assign tmp_1_not_fu_230_p2 = (tmp_1_reg_429 ^ ap_const_lv1_1);
assign tmp_2_fu_93_p2 = (borderType == ap_const_lv5_1? 1'b1: 1'b0);
assign tmp_4_fu_145_p2 = ($signed(len_cast1_cast_reg_422) + $signed(ap_const_lv13_1FFF));
assign tmp_5_fu_107_p2 = (borderType == ap_const_lv5_2? 1'b1: 1'b0);
assign tmp_6_fu_161_p2 = (len_read_reg_404 == ap_const_lv12_1? 1'b1: 1'b0);
assign tmp_7_fu_113_p2 = (borderType == ap_const_lv5_4? 1'b1: 1'b0);
assign tmp_9_fu_175_p2 = ($signed(p_p_cast_fu_171_p1) < $signed(len_cast1_cast_reg_422)? 1'b1: 1'b0);
assign tmp_fu_63_p3 = p[ap_const_lv32_B];
always @ (posedge ap_clk)
begin
    len_cast1_cast_reg_422[12] <= 1'b0;
end



endmodule //image_filter_borderInterpolate

