Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Jun 21 17:43:47 2017
| Host         : HyperSilicon running 64-bit CentOS release 6.4 (Final)
| Command      : report_control_sets -verbose -file dut_control_sets_placed.rpt
| Design       : dut
| Device       : xc7v2000t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    50 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              50 |           23 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             188 |           89 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------+------------------+------------------+----------------+
|  Clock Signal  |        Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | FSM_onehot_state[5]_i_1_n_0 | rst_IBUF         |                3 |              6 |
|  clk_IBUF_BUFG | data_bin_1                  | rst_IBUF         |               14 |             26 |
|  clk_IBUF_BUFG | data_out0                   | rst_IBUF         |               13 |             26 |
|  clk_IBUF_BUFG | data_ain_0[25]_i_1_n_0      | rst_IBUF         |               10 |             26 |
|  clk_IBUF_BUFG | data_bin_0[25]_i_1_n_0      | rst_IBUF         |               11 |             26 |
|  clk_IBUF_BUFG | data_ain_1                  | rst_IBUF         |               14 |             26 |
|  clk_IBUF_BUFG | a_oe_i_1_n_0                | rst_IBUF         |               11 |             26 |
|  clk_IBUF_BUFG | b_oe_i_1_n_0                | rst_IBUF         |               13 |             26 |
|  clk_IBUF_BUFG |                             | rst_IBUF         |               23 |             50 |
+----------------+-----------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 16+    |                     8 |
+--------+-----------------------+


