$date
	Thu Jan 08 15:19:19 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module metrofsm_tb $end
$var wire 2 ! state_out [1:0] $end
$var wire 1 " open_access_door $end
$var reg 4 # access_code [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$var reg 1 & validate_code $end
$scope module dut $end
$var wire 4 ' access_code [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 2 ( state_out [1:0] $end
$var wire 1 & validate_code $end
$var reg 4 ) counter [3:0] $end
$var reg 2 * ns [1:0] $end
$var reg 1 " open_access_door $end
$var reg 2 + ps [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 +
b0 *
b0 )
b0 (
b0 '
0&
0%
0$
b0 #
x"
b0 !
$end
#5000
0"
1$
#10000
0$
#12000
1%
#15000
1$
#20000
b1 *
1&
b1001 #
b1001 '
0$
#25000
b10 *
b1 !
b1 (
b1 +
1$
#30000
b10 *
0&
0$
#35000
b10 *
b10 !
b10 (
b10 +
1$
#40000
0$
#45000
b10 *
b1 )
1"
1$
#50000
0$
#55000
b10 *
b10 )
1$
#60000
0$
#65000
b10 *
b11 )
1$
#70000
0$
#75000
b10 *
b100 )
1$
#80000
0$
#85000
b10 *
b101 )
1$
#90000
0$
#95000
b10 *
b110 )
1$
#100000
0$
#105000
b10 *
b111 )
1$
#110000
0$
#115000
b10 *
b1000 )
1$
#120000
0$
#125000
b10 *
b1001 )
1$
#130000
0$
#135000
b10 *
b1010 )
1$
#140000
0$
#145000
b10 *
b1011 )
1$
#150000
0$
#155000
b10 *
b1100 )
1$
#160000
0$
#165000
b10 *
b1101 )
1$
#170000
0$
#175000
b10 *
b1110 )
1$
#180000
0$
#185000
b0 *
b1111 )
1$
#190000
0$
#195000
0"
b0 !
b0 (
b0 +
b0 )
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
b1 *
1&
b10 #
b10 '
0$
#235000
b0 *
b1 !
b1 (
b1 +
1$
#240000
0&
0$
#245000
b0 !
b0 (
b0 +
1$
#250000
0$
#255000
1$
#260000
0$
#265000
1$
#270000
0$
#275000
1$
#280000
0$
#285000
1$
#290000
0$
#295000
1$
#300000
0$
#305000
1$
#310000
0$
#315000
1$
#320000
0$
#325000
1$
#330000
0$
#335000
1$
