<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 3.2 Final//EN">
<html>
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=us-ascii">
		<title>Amiga memory map</title>
	</head>
	<body vlink="3b67a2" link="3b67a2" text="000000" bgcolor="959595">
		<h1>Amiga memory map</h1>
		<h3>Contents:</h3>
		<ul>
			<li><a href="#address_space"><b>Address space</b></a><br><br></li>
			<li><a href="#cia_registers"><b>CIA registers</b></a><br><br></li>
			<li><a href="#chip_registers"><b>Chip registers</b></a><br><br></li>
		</ul>
		<hr size="2">
		<a name="address_space"></a>
		<h1>Address space</h1>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th colspan="3">Address space</th>
				<th>Starts at</th>
				<th>Ends at</th>
				<th>Size</th>
				<th>Notes</th>
			</tr>
			<tr>
				<td rowspan="30">Z2</td>
				<td rowspan="3">Chip RAM</td>
				<td>All Amigas (Agnus-ones too)</td>
				<td>$00000000</td>
				<td>$0007FFFF</td>
				<td>512 kB</td>
				<td><font size="2">Agnus only handles 0.5 MB Chip RAM.</font></td>
			</tr>
			<tr>
				<td>From &#34;new&#34; OCS Amigas (at least Fat Agnus)</td>
				<td>$00080000</td>
				<td>$000FFFFF</td>
				<td>512 kB</td>
				<td><font size="2">Amigas equipped at least with Fat Agnus can address further 0.5 MB of Chip RAM.</font></td>
			</tr>
			<tr>
				<td>Only ECS / AGA Amigas (only Big Fat Agnus / Alice)</td>
				<td>$00100000</td>
				<td>$001FFFFF</td>
				<td>1 MB</td>
				<td><font size="2">Amigas containing Big Fat Agnus and Alice can see a further 1 MB of Chip RAM.</font></td>
			</tr>
			<tr>
				<td colspan="2">Lower AutoConfig Zorro 2 Fast RAM</td>
				<td>$00200000</td>
				<td>$005FFFFF</td>
				<td>4 MB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Upper AutoConfig Zorro 2 Fast RAM / PCMCIA RAM (A600 &amp; A1200)</td>
				<td>$00600000</td>
				<td>$009FFFFF</td>
				<td>4 MB</td>
				<td><font size="2">In the A1200 and A600 you can have 4 MB Fast RAM + 4 MB PCMCIA RAM <b>or</b> 8 MB FastRAM.</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / PCMCIA attributes (A600 &amp; A1200)</td>
				<td>$00A00000</td>
				<td>$00A1FFFF</td>
				<td>128 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / PCMCIA I/O (A600 &amp; A1200)</td>
				<td>$00A20000</td>
				<td>$00A3FFFF</td>
				<td>128 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / PCMCIA bits (A600 &amp; A1200)</td>
				<td>$00A40000</td>
				<td>$00A5FFFF</td>
				<td>128 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / PCMCIA PC I/O (A600 &amp; A1200)</td>
				<td>$00A60000</td>
				<td>$00A7FFFF</td>
				<td>128 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / Additional KickStart expansion (A1200)</td>
				<td>$00A80000</td>
				<td>$00BEFFFF</td>
				<td>1024 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 2 IO expansion / Reserved for CDTV</td>
				<td>$00B80000</td>
				<td>$00BEFFFF</td>
				<td>448 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">CIA registers</td>
				<td>$00BF0000</td>
				<td>$00BFFFFF</td>
				<td>64 kB</td>
				<td><font size="2"><a href="#cia_registers"><b>See here.</b></a></font></td>
			</tr>
			<tr>
				<td colspan="2">A500 &#34;Trapdoor&#34; Slow RAM / A4000 Chip shadow registers</td>
				<td>$00C00000</td>
				<td>$00D7FFFF</td>
				<td>1536 kB</td>
				<td><font size="2">Technically this is Fast RAM, because only the CPU sees it, but due to it&#39;s speed, it is called &#34;Slow RAM&#34;, but real Fast RAM can too be mapped here, <a href="http://oscomp.hu/epicz/misc/ACA500_C0_FASTRAM.jpg"><b>as the ACA500 does it</b></a>. On the A4000, the first 1 MB contains the Chip shadow registers.</font></td>
			</tr>
			<tr>
				<td colspan="2">A1200 Clock Port / SPARE chip select</td>
				<td>$00D80000</td>
				<td>$00D8FFFF</td>
				<td>64 kB</td>
				<td><font size="2">Since only A2-A5 and D16-D23 lines are available, only addresses patterned like $D8XXX1, $D8XXX5, $D8XXX9 and $D8XXXD are accessible; a total 16 of them, repeated 1024 times.</font></td>
			</tr>
			<tr>
				<td colspan="2">ARCNET chip select</td>
				<td>$00D90000</td>
				<td>$00D9FFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">A600 &amp; A1200 IDE controller</td>
				<td>$00DA0000</td>
				<td>$00DA3FFF</td>
				<td>16 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">A600 &amp; A1200 IDE reserved</td>
				<td>$00DA4000</td>
				<td>$00DA7FFF</td>
				<td>16 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">A600 &amp; A1200 PCIMCA and IDE configuration registers</td>
				<td>$00DA8000</td>
				<td>$00DAFFFF</td>
				<td>32 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">A600 &amp; A1200 external IDE controller</td>
				<td>$00DB0000</td>
				<td>$00DBFFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">RealTimeClock</td>
				<td>$00DC0000</td>
				<td>$00DCFFFF</td>
				<td>64 kB</td>
				<td><font size="2">Used by accelerator cards which have a built-in clock as the RTC_CS signal goes to the A1200 CPU connector and can not be used if you have a clock.</font></td>
			</tr>
			<tr>
				<td colspan="2">A3000 SCSI controller / A4000 IDE controller / A1200 DMA controller</td>
				<td>$00DD0000</td>
				<td>$00DDFFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Motherboard resources (A3000 &amp; A4000): RAMSEY/GARY registers (supervisor space)</td>
				<td>$00DE0000</td>
				<td>$00DEFFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Unused</td>
				<td>$00DF0000</td>
				<td>$00DF7FFF</td>
				<td>32 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Auxiliary interrupt control</td>
				<td>$00DF8000</td>
				<td>$00DBFFFF</td>
				<td>16 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Chip registers</td>
				<td>$00DFC000</td>
				<td>$00DFFFFF</td>
				<td>16 kB</td>
				<td><font size="2"><a href="#chip_registers"><b>See here.</b></a></font></td>
			</tr>
			<tr>
				<td colspan="2">KickStart expansion</td>
				<td>$00E00000</td>
				<td>$00E7FFFF</td>
				<td>512 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Primary Zorro 2 AutoConfig</td>
				<td>$00E80000</td>
				<td>$00E8FFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">Secondary Zorro 2 AutoConfig (IO)</td>
				<td>$00E90000</td>
				<td>$00EFFFFF</td>
				<td>448 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">CDTV &amp; CD32 Extended ROM / A4000 Diagnostics ROM</td>
				<td>$00F00000</td>
				<td>$00F7FFFF</td>
				<td>512 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">KickStart ROM</td>
				<td>$00F80000</td>
				<td>$00FFFFFF</td>
				<td>512 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td rowspan="9">Z3</td>
				<td colspan="2">A4000 Chip RAM expansion</td>
				<td>$01000000</td>
				<td>$017FFFFF</td>
				<td>8 MB</td>
				<td rowspan="2"><font size="2"><a href="https://eab.abime.net/showthread.php?t=91692"><b>Fast RAM can be mapped here too.</b></a></font></td>
			</tr>
			<tr>
				<td colspan="2">Unused</td>
				<td>$01800000</td>
				<td>$03FFFFFF</td>
				<td>40 MB</td>
			</tr>
			<tr>
				<td colspan="2">A4000 Motherboard Fast RAM expansion</td>
				<td>$04000000</td>
				<td>$06FFFFFF</td>
				<td>48 MB</td>
				<td><font size="2">By default, the hardware can only handle 16 MB of motherboard Fast RAM. <a href="http://wordpress.hertell.nu/?p=303"><b>You have to modify the machine to be able to use 64 MB.</b></a></font></td>
			</tr>
			<tr>
				<td colspan="2">A3000 &amp; A4000 Motherboard Fast RAM</td>
				<td>$07000000</td>
				<td>$07FFFFFF</td>
				<td>16 MB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td colspan="2">CPU-socket 32-bit Fast RAM</td>
				<td>$08000000</td>
				<td>$0FFFFFFF</td>
				<td>128 MB</td>
				<td><font size="2">Most CPU-socketed - and Amiga 1200 - turbocards maps their RAM here.</font></td>
			</tr>
			<tr>
				<td colspan="2">Zorro 3 expansion area</td>
				<td>$10000000</td>
				<td>$7FFFFFFF</td>
				<td>1792 MB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td rowspan="3">&#34;Negative&#34; address space</td>
				<td>-</td>
				<td>$80000000</td>
				<td>$FEFFFFFF</td>
				<td>2032 MB</td>
				<td><font size="2">From here, it is the &#34;negative&#34; address space; the CPU can see it and can use it, but the OS can not.</font></td>
			</tr>
			<tr>
				<td>Zorro 3 AutoConfig</td>
				<td>$FF000000</td>
				<td>$FF00FFFF</td>
				<td>64 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
			<tr>
				<td>-</td>
				<td>$FF010000</td>
				<td>$FFFFFFFF</td>
				<td>16320 kB</td>
				<td><font size="2">&nbsp;</font></td>
			</tr>
		</table>
		<hr size="2">
		<a name="cia_registers"></a>
		<h1>CIA registers</h1>
		<p>
			Notes:
			<ul>
				<li>Timers are running at 7.15909 MHz on NTSC and 7.09379 MHz on PAL.</li>
				<li>Direction registers&#39; bits sets the corresponding ports&#39; bits&#39; direction; 1 = output, 0 = input.</li>
				<li>CIAA can generate interrupt INT2 and CIAB can generate interrupt INT6.</li>
				<li>All unused register bits are unaffected by a write and forced to 0 on a read.</li>
			</ul>
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Chip</th>
				<th>Name</th>
				<th>Description</th>
				<th colspan="8">Data bits</th>
			</tr>
			<tr>
				<th colspan="4">&nbsp;</th>
				<th>7</th>
				<th>6</th>
				<th>5</th>
				<th>4</th>
				<th>3</th>
				<th>2</th>
				<th>1</th>
				<th>0</th>
			</tr>
			<tr>
				<td>BFE001</td>
				<td rowspan="16">ciaa</td>
				<td>pra</td>
				<td>Port A</td>
				<td>
					/FIR1
					<br>
					<font size="1">(Joy 1, pin 6)</font>
				</td>
				<td>
					/FIR0
					<br>
					<font size="1">(Joy 0, pin 6)</font>
				</td>
				<td>
					/RDY
					<br>
					<font size="1">(0 = disk motor is on)</font>
				</td>
				<td>
					/TK0
					<br>
					<font size="1">(0 = disk on track 00)</font>
				</td>
				<td>
					/WPRO
					<br>
					<font size="1">(0 = write protected disk)</font>
				</td>
				<td>
					/CHNG
					<br>
					<font size="1">(Disk: 1 = inserted)</font>
				</td>
				<td>
					/LED
					<br>
					<font size="1">(0 = bright LED)</font>
				</td>
				<td>
					OVL
					<br>
					<font size="1">(Memory overlay)</font>
				</td>
			</tr>
			<tr>
				<td>BFE101</td>
				<td>prb</td>
				<td>Port B (Parallel port)</td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFE201</td>
				<td>ddra</td>
				<td>Direction for Port A<font size="1"> (BFE001); (set to 0x03)</font></td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>1</td>
				<td>1</td>
			</tr>
			<tr>
				<td>BFE301</td>
				<td>ddrb</td>
				<td>Direction for Port B<font size="1"> (BFE101)</font></td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFE401</td>
				<td>talo</td>
				<td rowspan="2">CIAA Timer A</td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFE501</td>
				<td>tahi</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFE601</td>
				<td>tblo</td>
				<td rowspan="2">CIAA Timer B</td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFE701</td>
				<td>tbhi</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFE801</td>
				<td>todlo</td>
				<td rowspan="3">50/60&nbsp;Hz event counter<font size="1"> (VSync or line tick)</font></td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFE901</td>
				<td>todmid</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFEA01</td>
				<td>todhi</td>
				<td colspan="8">Bits 23-16</td>
			</tr>
			<tr>
				<td>BFEB01</td>
				<td>-</td>
				<td>Unused</td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFEC01</td>
				<td>sdr</td>
				<td>CIAA Serial Data Register<font size="1">  (connected to keyboard)</font></td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFED01</td>
				<td>icr</td>
				<td>CIAA Interrupt Control Register<a name="ciaicr"></a></td>
				<td>
					Read: IR
					<br>
					Write: S/C
				</td>
				<td>Unused</td>
				<td>Unused</td>
				<td>FLG</td>
				<td>SP</td>
				<td>ALRM</td>
				<td>TB</td>
				<td>TA</td>
			</tr>
			<tr>
				<td>BFEE01</td>
				<td>cra</td>
				<td>CIAA Control Register A</td>
				<td colspan="8" rowspan="2"><a href="#ciacr"><b>See here.</b></a></td>
			</tr>
			<tr>
				<td>BFEF01</td>
				<td>crb</td>
				<td>CIAA Control Register B</td>
			</tr>
			<tr>
				<td>BFD000</td>
				<td rowspan="16">ciab</td>
				<td>pra</td>
				<td>Port A</td>
				<td>
					/DTR
					<br>
					<font size="1">(Data Terminal Ready)</font>
				</td>
				<td>
					/RTS
					<br>
					<font size="1">(Request to Send)</font>
				</td>
				<td>
					/CD
					<br>
					<font size="1">(Carrier Detect)</font>
				</td>
				<td>
					/CTS
					<br>
					<font size="1">(Clear to Send)</font>
				</td>
				<td>
					/DSR
					<br>
					<font size="1">(Data Set Ready)</font>
				</td>
				<td>
					SEL
					<br>
					<font size="1">(Printer Select)</font>
				</td>
				<td>
					POUT
					<br>
					<font size="1">(Printer Paper Out)</font>
				</td>
				<td>
					BUSY
					<br>
					<font size="1">(Printer Busy)</font>
				</td>
			</tr>
			<tr>
				<td>BFD100</td>
				<td>prb</td>
				<td>Port B</td>
				<td>
					/MTR
					<br>
					<font size="1">(0 = turn on disk motor)</font>
				</td>
				<td>
					/SEL3
					<br>
					<font size="1">(0 = select DF3)</font>
				</td>
				<td>
					/SEL2
					<br>
					<font size="1">(DF2)</font>
				</td>
				<td>
					/SEL1
					<br>
					<font size="1">(DF1)</font>
				</td>
				<td>
					/SEL0
					<br>
					<font size="1">(DF0)</font>
				</td>
				<td>
					/SIDE
					<br>
					<font size="1">(Disk side: 0 = Up)</font>
				</td>
				<td>
					DIR
					<br>
					<font size="1">(Step towards: 0 = to center)</font>
				</td>
				<td>
					/STEP
					<br>
					<font size="1">(Step disk head)</font>
				</td>
			</tr>
			<tr>
				<td>BFD200</td>
				<td>ddra</td>
				<td>Direction for Port A<font size="1">  (BFD000); (set to 0xFF)</font></td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
			</tr>
			<tr>
				<td>BFD300</td>
				<td>ddrb</td>
				<td>Direction for Port B<font size="1">  (BFD100); (set to 0xFF)</font></td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
			</tr>
			<tr>
				<td>BFD400</td>
				<td>talo</td>
				<td rowspan="2">CIAB Timer A</td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFD500</td>
				<td>tahi</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFD600</td>
				<td>tblo</td>
				<td rowspan="2">CIAB Timer B</td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFD700</td>
				<td>tbhi</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFD800</td>
				<td>todlo</td>
				<td rowspan="3">Horizontal sync event counter</td>
				<td colspan="8">Bits 7-0</td>
			</tr>
			<tr>
				<td>BFD900</td>
				<td>todmid</td>
				<td colspan="8">Bits 15-8</td>
			</tr>
			<tr>
				<td>BFDA00</td>
				<td>todhi</td>
				<td colspan="8">Bits 23-16</td>
			</tr>
			<tr>
				<td>BFDB00</td>
				<td>-</td>
				<td>Unused</td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFDC00</td>
				<td>sdr</td>
				<td>CIAB Serial Data Register<font size="1">  (unused)</font></td>
				<td colspan="8">&nbsp;</td>
			</tr>
			<tr>
				<td>BFDD00</td>
				<td>icr</td>
				<td>CIAB Interrupt Control Register</td>
				<td>
					Read: IR
					<br>
					Write: S/C
				</td>
				<td>Unused</td>
				<td>Unused</td>
				<td>FLG</td>
				<td>SP</td>
				<td>ALRM</td>
				<td>TB</td>
				<td>TA</td>
			</tr>
			<tr>
				<td>BFDE00</td>
				<td>cra</td>
				<td>CIAB Control Register A</td>
				<td colspan="8" rowspan="2"><a href="#ciacr"><b>See here.</b></a></td>
			</tr>
			<tr>
				<td>BFDF00</td>
				<td>crb</td>
				<td>CIAB Control Register B</td>
			</tr>
		</table>
		<a name="ciacr"></a>
		<h3>CIA Control Register</h3>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th rowspan="2">Bit</th>
				<th colspan="3">Register A</th>
				<th colspan="3">Register B</th>
				<th rowspan="2">Note</th>
			</tr>
			<tr>
				<th>Name</th>
				<th>V.</th>
				<th>Function</th>
				<th>Name</th>
				<th>V.</th>
				<th>Function</th>
			</tr>
			<tr>
				<td rowspan="2">7</td>
				<td rowspan="2">UNUSED</td>
				<td rowspan="2">&nbsp;</td>
				<td rowspan="2">&nbsp;</td>
				<td rowspan="2">ALARM</td>
				<td>0</td>
				<td>writing to TOD registers sets TOD clock</td>
				<td rowspan="2">Reading TOD registers always reads TOD clock, regardless of the state of the Alarm bit.</td>
			</tr>
			<tr>
				<td>1</td>
				<td>writing to TOD registers sets Alarm</td>
			</tr>
			<tr>
				<td rowspan="2">6</td>
				<td rowspan="2">SPMODE</td>
				<td>0</td>
				<td>Serial port=input  (external shift clock is required)</td>
				<td rowspan="4">INMODE</td>
				<td>00</td>
				<td>Timer B counts 02 pulses</td>
				<td rowspan="4">&nbsp;</td>
			</tr>
			<tr>
				<td>1</td>
				<td>Serial port=output (CNT is the source of the shift clock)</td>
				<td>01</td>
				<td>Timer B counts positive CNT transitions</td>
			</tr>
			<tr>
				<td rowspan="2">5</td>
				<td rowspan="2">INMODE</td>
				<td>0</td>
				<td>Timer A counts 02 pulses</td>
				<td>10</td>
				<td>Timer B counts Timer A underflow pulses</td>
			</tr>
			<tr>
				<td>1</td>
				<td>Timer A counts positive CNT transitions</td>
				<td>11</td>
				<td>Timer B counts Timer A underflow pulses while CNT pin is held high.</td>
			</tr>
			<tr>
				<td rowspan="2">4</td>
				<td rowspan="2">LOAD</td>
				<td>0</td>
				<td>-</td>
				<td rowspan="2">LOAD</td>
				<td>0</td>
				<td>-</td>
				<td rowspan="2">This is a strobe input, there is no data storage;  bit 4 will always read back a zero and writing a 0 has no effect.</td>
			</tr>
			<tr>
				<td>1</td>
				<td>Force load</td>
				<td>1</td>
				<td>Force load</td>
			</tr>
			<tr>
				<td rowspan="2">3</td>
				<td rowspan="2">RUNMODE</td>
				<td>0</td>
				<td>Continuous mode</td>
				<td rowspan="2">RUNMODE</td>
				<td>0</td>
				<td>Continuous mode</td>
				<td rowspan="2">&nbsp;</td>
			</tr>
			<tr>
				<td>1</td>
				<td>One-shot mode</td>
				<td>1</td>
				<td>One-shot mode</td>
			</tr>
			<tr>
				<td rowspan="2">2</td>
				<td rowspan="2">OUTMODE</td>
				<td>0</td>
				<td>Pulse</td>
				<td rowspan="2">OUTMODE</td>
				<td>0</td>
				<td>Pulse</td>
				<td rowspan="2">&nbsp;</td>
			</tr>
			<tr>
				<td>1</td>
				<td>Toggle</td>
				<td>1</td>
				<td>Toggle</td>
			</tr>
			<tr>
				<td rowspan="2">1</td>
				<td rowspan="2">PBON</td>
				<td>0</td>
				<td>PB6 is normal operation</td>
				<td rowspan="2">PBON</td>
				<td>0</td>
				<td>PB7 is normal operation</td>
				<td rowspan="2">&nbsp;</td>
			</tr>
			<tr>
				<td>1</td>
				<td>Timer A output on PB6</td>
				<td>1</td>
				<td>Timer B output on PB7</td>
			</tr>
			<tr>
				<td rowspan="2">0</td>
				<td rowspan="2">START</td>
				<td>0</td>
				<td>stop Timer A</td>
				<td rowspan="2">START</td>
				<td>0</td>
				<td>stop Timer B</td>
				<td rowspan="2">This bit is automatically resets (=0) when underflow occurs during one-shot mode.</td>
			</tr>
			<tr>
				<td>1</td>
				<td>start Timer A</td>
				<td>1</td>
				<td>start Timer B</td>
			</tr>
		</table>
		<hr size="2">
		<a name="chip_registers"></a>
		<h1>Chip registers</h1>
		Note about Copper access: On OCS all registers below DFF040 are unaccessible to the Copper, even if CDANG in <a href="#copcon"><b>COPCON</b></a> is set to 1.
		<table>
			<tr>
				<td>
					<table cellspacing="0" border="1" cellpadding="2">
						<tr>
							<th colspan="2"><u>A</u>ccess</th>
						</tr>
						<tr>
							<th>E</th>
							<td>Early-read</td>
						</tr>
						<tr>
							<th>R</th>
							<td>Read</td>
						</tr>
						<tr>
							<th>W</th>
							<td>Write</td>
						</tr>
						<tr>
							<th>S</th>
							<td>Strobe</td>
						</tr>
						<tr>
							<th>-</th>
							<td>None</td>
						</tr>
					</table>
				</td>
				<td>
					<table cellspacing="0" border="1" cellpadding="2">
						<tr>
							<th colspan="2"><u>C</u>hipset</th>
						</tr>
						<tr>
							<th>O</th>
							<td>OCS</td>
						</tr>
						<tr>
							<th>E</th>
							<td>ECS</td>
						</tr>
						<tr>
							<th>A</th>
							<td>AGA</td>
						</tr>
						<tr>
							<th>-</th>
							<td>None</td>
						</tr>
					</table>
				</td>
			</tr>
		</table>
		<table>
			<tr>
				<td>
					By address:<br>
					<table cellspacing="0" border="1" cellpadding="2">
						<tr>
							<th>Addr.</th>
							<th>Name</th>
							<th>A</th>
							<th>C</th>
							<th>Desc.</th>
						</tr>
						<tr>
							<td>DFF000</td>
							<td><a href="#bltddat"><b>BLTDDAT</b></a></td>
							<td>E</td>
							<td>O</td>
							<td>Blitter dest. early read (dummy address)</td>
						</tr>
						<tr>
							<td>DFF002</td>
							<td><a href="#dmaconr"><b>DMACONR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Dma control (and blitter status) read</td>
						</tr>
						<tr>
							<td>DFF004</td>
							<td><a href="#vposr"><b>VPOSR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Read vertical most sig. bits (and frame flop)</td>
						</tr>
						<tr>
							<td>DFF006</td>
							<td><a href="#vhposr"><b>VHPOSR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Read vert and horiz position of beam</td>
						</tr>
						<tr>
							<td>DFF008</td>
							<td><a href="#dskdatr"><b>DSKDATR</b></a></td>
							<td>E</td>
							<td>O</td>
							<td>Disk data early read (dummy address)</td>
						</tr>
						<tr>
							<td>DFF00A</td>
							<td><a href="#joy0dat"><b>JOY0DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Joystick-mouse 0 data (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF00C</td>
							<td><a href="#joy0dat"><b>JOY1DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Joystick-mouse 1 data (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF00E</td>
							<td><a href="#clxdat"><b>CLXDAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Collision data reg. (read and clear)</td>
						</tr>
						<tr>
							<td>DFF010</td>
							<td><a href="#adkconr"><b>ADKCONR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Audio, disk control register read</td>
						</tr>
						<tr>
							<td>DFF012</td>
							<td><a href="#pot0dat"><b>POT0DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot counter data left pair (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF014</td>
							<td><a href="#pot0dat"><b>POT1DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot counter data right pair (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF016</td>
							<td><a href="#potinp"><b>POTINP</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot pin data read</td>
						</tr>
						<tr>
							<td>DFF018</td>
							<td><a href="#serdatr"><b>SERDATR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Serial port data and status read</td>
						</tr>
						<tr>
							<td>DFF01A</td>
							<td><a href="#dskbytr"><b>DSKBYTR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Disk data byte and status read</td>
						</tr>
						<tr>
							<td>DFF01C</td>
							<td><a href="#intenar"><b>INTENAR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Interrupt enable bits read</td>
						</tr>
						<tr>
							<td>DFF01E</td>
							<td><a href="#intreqr"><b>INTREQR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Interrupt request bits read</td>
						</tr>
						<tr>
							<td>DFF020</td>
							<td><a href="#dskpth"><b>DSKPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF022</td>
							<td><a href="#dskpth"><b>DSKPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF024</td>
							<td><a href="#dsklen"><b>DSKLEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk length</td>
						</tr>
						<tr>
							<td>DFF026</td>
							<td><a href="#dskdatr"><b>DSKDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk DMA data write</td>
						</tr>
						<tr>
							<td>DFF028</td>
							<td><a href="#refptr"><b>REFPTR</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Refresh pointer</td>
						</tr>
						<tr>
							<td>DFF02A</td>
							<td><a href="#vposr"><b>VPOSW</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write vert most sig. bits (and frame flop)</td>
						</tr>
						<tr>
							<td>DFF02C</td>
							<td><a href="#vhposr"><b>VHPOSW</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write vert and horiz pos of beam</td>
						</tr>
						<tr>
							<td>DFF02E</td>
							<td><a href="#copcon"><b>COPCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor control</td>
						</tr>
						<tr>
							<td>DFF030</td>
							<td><a href="#serdat"><b>SERDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Serial port data and stop bits write</td>
						</tr>
						<tr>
							<td>DFF032</td>
							<td><a href="#serper"><b>SERPER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Serial port period and control</td>
						</tr>
						<tr>
							<td>DFF034</td>
							<td><a href="#potgo"><b>POTGO</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Pot count start,pot pin drive enable data</td>
						</tr>
						<tr>
							<td>DFF036</td>
							<td><a href="#joytest"><b>JOYTEST</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write to all 4 joystick-mouse counters at once</td>
						</tr>
						<tr>
							<td>DFF038</td>
							<td><a href="#strequ"><b>STREQU</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync with VB and EQU</td>
						</tr>
						<tr>
							<td>DFF03A</td>
							<td><a href="#strequ"><b>STRVBL</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync with VB (vert blank)</td>
						</tr>
						<tr>
							<td>DFF03C</td>
							<td><a href="#strequ"><b>STRHOR</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync</td>
						</tr>
						<tr>
							<td>DFF03E</td>
							<td><a href="#strequ"><b>STRLONG</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for identification of long horiz line</td>
						</tr>
						<tr>
							<td>DFF040</td>
							<td><a href="#bltcon0"><b>BLTCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter control register 0</td>
						</tr>
						<tr>
							<td>DFF042</td>
							<td><a href="#bltcon0"><b>BLTCON1</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter control register 1</td>
						</tr>
						<tr>
							<td>DFF044</td>
							<td><a href="#bltafwm"><b>BLTAFWM</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter first word mask for source A</td>
						</tr>
						<tr>
							<td>DFF046</td>
							<td><a href="#bltafwm"><b>BLTALWM</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter last word mask for source A</td>
						</tr>
						<tr>
							<td>DFF048</td>
							<td><a href="#bltxpth"><b>BLTCPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source C (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF04A</td>
							<td><a href="#bltxpth"><b>BLTCPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source C (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF04C</td>
							<td><a href="#bltxpth"><b>BLTBPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source B (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF04E</td>
							<td><a href="#bltxpth"><b>BLTBPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source B (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF050</td>
							<td><a href="#bltxpth"><b>BLTAPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source A (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF052</td>
							<td><a href="#bltxpth"><b>BLTAPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source A (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF054</td>
							<td><a href="#bltxpth"><b>BLTDPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to dest D (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF056</td>
							<td><a href="#bltxpth"><b>BLTDPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to dest D (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF058</td>
							<td><a href="#bltsize"><b>BLTSIZE</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter start and size (win/width,height)</td>
						</tr>
						<tr>
							<td>DFF05A</td>
							<td><a href="#bltcon0"><b>BLTCON0L</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter control 0, lower 8 bits (minterms)</td>
						</tr>
						<tr>
							<td>DFF05C</td>
							<td><a href="#bltsizv"><b>BLTSIZV</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter V size (for 15 bit vertical size)</td>
						</tr>
						<tr>
							<td>DFF05E</td>
							<td><a href="#bltsizh"><b>BLTSIZH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter H size and start (for 11 bit H size)</td>
						</tr>
						<tr>
							<td>DFF060</td>
							<td><a href="#bltxmod"><b>BLTCMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source C</td>
						</tr>
						<tr>
							<td>DFF062</td>
							<td><a href="#bltxmod"><b>BLTBMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source B</td>
						</tr>
						<tr>
							<td>DFF064</td>
							<td><a href="#bltxmod"><b>BLTAMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source A</td>
						</tr>
						<tr>
							<td>DFF066</td>
							<td><a href="#bltxmod"><b>BLTDMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for dest D</td>
						</tr>
						<tr>
							<td>DFF068</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06A</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06C</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06E</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF070</td>
							<td><a href="#bltxdat"><b>BLTCDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source C data register</td>
						</tr>
						<tr>
							<td>DFF072</td>
							<td><a href="#bltxdat"><b>BLTBDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source B data register</td>
						</tr>
						<tr>
							<td>DFF074</td>
							<td><a href="#bltxdat"><b>BLTADAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source A data register</td>
						</tr>
						<tr>
							<td>DFF076</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF078</td>
							<td><a href="#sprhdat"><b>SPRHDAT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Ext. logic UHRES sprite pointer and data identifier</td>
						</tr>
						<tr>
							<td>DFF07A</td>
							<td><a href="#bplhmod"><b>BPLHDAT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Ext. logic UHRES bit plane identifier</td>
						</tr>
						<tr>
							<td>DFF07C</td>
							<td><a href="#deniseid"><b>DENISEID</b></a></td>
							<td>R</td>
							<td>E</td>
							<td>Chip revision level for Denise/Lisa (video out chip)</td>
						</tr>
						<tr>
							<td>DFF07E</td>
							<td><a href="#dsksync"><b>DSKSYNC</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk sync pattern reg for disk read</td>
						</tr>
						<tr>
							<td>DFF080</td>
							<td><a href="#cop1lch"><b>COP1LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 1st location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF082</td>
							<td><a href="#cop1lch"><b>COP1LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 1st location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF084</td>
							<td><a href="#cop2lch"><b>COP2LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 2nd location(high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF086</td>
							<td><a href="#cop2lch"><b>COP2LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 2nd location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF088</td>
							<td><a href="#copjmp"><b>COPJMP1</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor restart at 1st location</td>
						</tr>
						<tr>
							<td>DFF08A</td>
							<td><a href="#copjmp"><b>COPJMP2</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor restart at 2nd location</td>
						</tr>
						<tr>
							<td>DFF08C</td>
							<td><a href="#copins"><b>COPINS</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor inst fetch identify</td>
						</tr>
						<tr>
							<td>DFF08E</td>
							<td><a href="#diwstrt"><b>DIWSTRT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display window start (upper left vert,horiz pos)</td>
						</tr>
						<tr>
							<td>DFF090</td>
							<td><a href="#diwstrt"><b>DIWSTOP</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display window stop (lower right vert,horiz pos)</td>
						</tr>
						<tr>
							<td>DFF092</td>
							<td><a href="#ddfstrt"><b>DDFSTRT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display bit plane data fetch start,horiz pos</td>
						</tr>
						<tr>
							<td>DFF094</td>
							<td><a href="#ddfstrt"><b>DDFSTOP</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display bit plane data fetch stop,horiz pos</td>
						</tr>
						<tr>
							<td>DFF096</td>
							<td><a href="#dmaconr"><b>DMACON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>DMA control write (clear or set)</td>
						</tr>
						<tr>
							<td>DFF098</td>
							<td><a href="#clxcon"><b>CLXCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Collision control</td>
						</tr>
						<tr>
							<td>DFF09A</td>
							<td><a href="#intenar"><b>INTENA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Interrupt enable bits (clear or set bits)</td>
						</tr>
						<tr>
							<td>DFF09C</td>
							<td><a href="#intreqr"><b>INTREQ</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Interrupt request bits (clear or set bits)</td>
						</tr>
						<tr>
							<td>DFF09E</td>
							<td><a href="#adkconr"><b>ADKCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio, disk,UART control</td>
						</tr>
						<tr>
							<td>DFF0A0</td>
							<td><a href="#audxlch"><b>AUD0LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0A2</td>
							<td><a href="#audxlch"><b>AUD0LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0A4</td>
							<td><a href="#audxlen"><b>AUD0LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 length</td>
						</tr>
						<tr>
							<td>DFF0A6</td>
							<td><a href="#audxper"><b>AUD0PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 period</td>
						</tr>
						<tr>
							<td>DFF0A8</td>
							<td><a href="#audxvol"><b>AUD0VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 volume</td>
						</tr>
						<tr>
							<td>DFF0AA</td>
							<td><a href="#audxdat"><b>AUD0DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 data</td>
						</tr>
						<tr>
							<td>DFF0AC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0AE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0B0</td>
							<td><a href="#audxlch"><b>AUD1LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0B2</td>
							<td><a href="#audxlch"><b>AUD1LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0B4</td>
							<td><a href="#audxlen"><b>AUD1LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 length</td>
						</tr>
						<tr>
							<td>DFF0B6</td>
							<td><a href="#audxper"><b>AUD1PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 period</td>
						</tr>
						<tr>
							<td>DFF0B8</td>
							<td><a href="#audxvol"><b>AUD1VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 volume</td>
						</tr>
						<tr>
							<td>DFF0BA</td>
							<td><a href="#audxdat"><b>AUD1DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 data</td>
						</tr>
						<tr>
							<td>DFF0BC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0BE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0C0</td>
							<td><a href="#audxlch"><b>AUD2LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0C2</td>
							<td><a href="#audxlch"><b>AUD2LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0C4</td>
							<td><a href="#audxlen"><b>AUD2LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 length</td>
						</tr>
						<tr>
							<td>DFF0C6</td>
							<td><a href="#audxper"><b>AUD2PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 period</td>
						</tr>
						<tr>
							<td>DFF0C8</td>
							<td><a href="#audxvol"><b>AUD2VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 volume</td>
						</tr>
						<tr>
							<td>DFF0CA</td>
							<td><a href="#audxdat"><b>AUD2DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 data</td>
						</tr>
						<tr>
							<td>DFF0CC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0CE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0D0</td>
							<td><a href="#audxlch"><b>AUD3LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0D2</td>
							<td><a href="#audxlch"><b>AUD3LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0D4</td>
							<td><a href="#audxlen"><b>AUD3LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 length</td>
						</tr>
						<tr>
							<td>DFF0D6</td>
							<td><a href="#audxper"><b>AUD3PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 period</td>
						</tr>
						<tr>
							<td>DFF0D8</td>
							<td><a href="#audxvol"><b>AUD3VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 volume</td>
						</tr>
						<tr>
							<td>DFF0DA</td>
							<td><a href="#audxdat"><b>AUD3DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 data</td>
						</tr>
						<tr>
							<td>DFF0E0</td>
							<td><a href="#bplxpth"><b>BPL1PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 1 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0E2</td>
							<td><a href="#bplxpth"><b>BPL1PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 1 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0E4</td>
							<td><a href="#bplxpth"><b>BPL2PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 2 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0E6</td>
							<td><a href="#bplxpth"><b>BPL2PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 2 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0E8</td>
							<td><a href="#bplxpth"><b>BPL3PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 3 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0EA</td>
							<td><a href="#bplxpth"><b>BPL3PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 3 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0EC</td>
							<td><a href="#bplxpth"><b>BPL4PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 4 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0EE</td>
							<td><a href="#bplxpth"><b>BPL4PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 4 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F0</td>
							<td><a href="#bplxpth"><b>BPL5PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 5 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0F2</td>
							<td><a href="#bplxpth"><b>BPL5PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 5 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F4</td>
							<td><a href="#bplxpth"><b>BPL6PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 6 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0F6</td>
							<td><a href="#bplxpth"><b>BPL6PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 6 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F8</td>
							<td><a href="#bplxpth"><b>BPL7PTH</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 7 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0FA</td>
							<td><a href="#bplxpth"><b>BPL7PTL</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 7 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0FC</td>
							<td><a href="#bplxpth"><b>BPL8PTH</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 8 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0FE</td>
							<td><a href="#bplxpth"><b>BPL8PTL</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 8 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF100</td>
							<td><a href="#bplcon0"><b>BPLCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (miscellaneous control bits)</td>
						</tr>
						<tr>
							<td>DFF102</td>
							<td><a href="#bplcon1"><b>BPLCON1</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (scroll value)</td>
						</tr>
						<tr>
							<td>DFF104</td>
							<td><a href="#bplcon2"><b>BPLCON2</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (video priority control)</td>
						</tr>
						<tr>
							<td>DFF106</td>
							<td><a href="#bplcon3"><b>BPLCON3</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (enhanced features)</td>
						</tr>
						<tr>
							<td>DFF108</td>
							<td><a href="#bplxmod"><b>BPL1MOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane modulo (odd planes)</td>
						</tr>
						<tr>
							<td>DFF10A</td>
							<td><a href="#bplxmod"><b>BPL2MOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane modulo (even planes)</td>
						</tr>
						<tr>
							<td>DFF10C</td>
							<td><a href="#bplcon4"><b>BPLCON4</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane control (bitplane and sprite-masks)</td>
						</tr>
						<tr>
							<td>DFF10E</td>
							<td><a href="#clxcon2"><b>CLXCON2</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Extended collision control</td>
						</tr>
						<tr>
							<td>DFF110</td>
							<td><a href="#bplxdat"><b>BPL1DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 1 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF112</td>
							<td><a href="#bplxdat"><b>BPL2DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 2 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF114</td>
							<td><a href="#bplxdat"><b>BPL3DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 3 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF116</td>
							<td><a href="#bplxdat"><b>BPL4DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 4 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF118</td>
							<td><a href="#bplxdat"><b>BPL5DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 5 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11A</td>
							<td><a href="#bplxdat"><b>BPL6DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 6 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11C</td>
							<td><a href="#bplxdat"><b>BPL7DAT</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane 7 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11E</td>
							<td><a href="#bplxdat"><b>BPL8DAT</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane 8 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF120</td>
							<td><a href="#sprxpth"><b>SPR0PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF122</td>
							<td><a href="#sprxpth"><b>SPR0PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF124</td>
							<td><a href="#sprxpth"><b>SPR1PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF126</td>
							<td><a href="#sprxpth"><b>SPR1PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF128</td>
							<td><a href="#sprxpth"><b>SPR2PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF12A</td>
							<td><a href="#sprxpth"><b>SPR2PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF12C</td>
							<td><a href="#sprxpth"><b>SPR3PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF12E</td>
							<td><a href="#sprxpth"><b>SPR3PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF130</td>
							<td><a href="#sprxpth"><b>SPR4PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF132</td>
							<td><a href="#sprxpth"><b>SPR4PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF134</td>
							<td><a href="#sprxpth"><b>SPR5PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF136</td>
							<td><a href="#sprxpth"><b>SPR5PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF138</td>
							<td><a href="#sprxpth"><b>SPR6PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF13A</td>
							<td><a href="#sprxpth"><b>SPR6PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF13C</td>
							<td><a href="#sprxpth"><b>SPR7PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF13E</td>
							<td><a href="#sprxpth"><b>SPR7PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF140</td>
							<td><a href="#sprxpos"><b>SPR0POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF142</td>
							<td><a href="#sprxctl"><b>SPR0CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 position and control data</td>
						</tr>
						<tr>
							<td>DFF144</td>
							<td><a href="#sprxdata"><b>SPR0DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 image data register A</td>
						</tr>
						<tr>
							<td>DFF146</td>
							<td><a href="#sprxdata"><b>SPR0DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 image data register B</td>
						</tr>
						<tr>
							<td>DFF148</td>
							<td><a href="#sprxpos"><b>SPR1POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF14A</td>
							<td><a href="#sprxctl"><b>SPR1CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 position and control data</td>
						</tr>
						<tr>
							<td>DFF14C</td>
							<td><a href="#sprxdata"><b>SPR1DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 image data register A</td>
						</tr>
						<tr>
							<td>DFF14E</td>
							<td><a href="#sprxdata"><b>SPR1DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 image data register B</td>
						</tr>
						<tr>
							<td>DFF150</td>
							<td><a href="#sprxpos"><b>SPR2POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF152</td>
							<td><a href="#sprxctl"><b>SPR2CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 position and control data</td>
						</tr>
						<tr>
							<td>DFF154</td>
							<td><a href="#sprxdata"><b>SPR2DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 image data register A</td>
						</tr>
						<tr>
							<td>DFF156</td>
							<td><a href="#sprxdata"><b>SPR2DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 image data register B</td>
						</tr>
						<tr>
							<td>DFF158</td>
							<td><a href="#sprxpos"><b>SPR3POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF15A</td>
							<td><a href="#sprxctl"><b>SPR3CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 position and control data</td>
						</tr>
						<tr>
							<td>DFF15C</td>
							<td><a href="#sprxdata"><b>SPR3DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 image data register A</td>
						</tr>
						<tr>
							<td>DFF15E</td>
							<td><a href="#sprxdata"><b>SPR3DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 image data register B</td>
						</tr>
						<tr>
							<td>DFF160</td>
							<td><a href="#sprxpos"><b>SPR4POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF162</td>
							<td><a href="#sprxctl"><b>SPR4CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 position and control data</td>
						</tr>
						<tr>
							<td>DFF164</td>
							<td><a href="#sprxdata"><b>SPR4DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 image data register A</td>
						</tr>
						<tr>
							<td>DFF166</td>
							<td><a href="#sprxdata"><b>SPR4DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 image data register B</td>
						</tr>
						<tr>
							<td>DFF168</td>
							<td><a href="#sprxpos"><b>SPR5POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF16A</td>
							<td><a href="#sprxctl"><b>SPR5CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 position and control data</td>
						</tr>
						<tr>
							<td>DFF16C</td>
							<td><a href="#sprxdata"><b>SPR5DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 image data register A</td>
						</tr>
						<tr>
							<td>DFF16E</td>
							<td><a href="#sprxdata"><b>SPR5DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 image data register B</td>
						</tr>
						<tr>
							<td>DFF170</td>
							<td><a href="#sprxpos"><b>SPR6POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF172</td>
							<td><a href="#sprxctl"><b>SPR6CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 position and control data</td>
						</tr>
						<tr>
							<td>DFF174</td>
							<td><a href="#sprxdata"><b>SPR6DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 image data register A</td>
						</tr>
						<tr>
							<td>DFF176</td>
							<td><a href="#sprxdata"><b>SPR6DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 image data register B</td>
						</tr>
						<tr>
							<td>DFF178</td>
							<td><a href="#sprxpos"><b>SPR7POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF17A</td>
							<td><a href="#sprxctl"><b>SPR7CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 position and control data</td>
						</tr>
						<tr>
							<td>DFF17C</td>
							<td><a href="#sprxdata"><b>SPR7DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 image data register A</td>
						</tr>
						<tr>
							<td>DFF17E</td>
							<td><a href="#sprxdata"><b>SPR7DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 image data register B</td>
						</tr>
						<tr>
							<td>DFF180</td>
							<td><a href="#colorx"><b>COLOR00</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 0, color of background &amp; borders</td>
						</tr>
						<tr>
							<td>DFF182</td>
							<td><a href="#colorx"><b>COLOR01</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 1</td>
						</tr>
						<tr>
							<td>DFF184</td>
							<td><a href="#colorx"><b>COLOR02</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 2</td>
						</tr>
						<tr>
							<td>DFF186</td>
							<td><a href="#colorx"><b>COLOR03</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 3</td>
						</tr>
						<tr>
							<td>DFF188</td>
							<td><a href="#colorx"><b>COLOR04</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 4</td>
						</tr>
						<tr>
							<td>DFF18A</td>
							<td><a href="#colorx"><b>COLOR05</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 5</td>
						</tr>
						<tr>
							<td>DFF18C</td>
							<td><a href="#colorx"><b>COLOR06</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 6</td>
						</tr>
						<tr>
							<td>DFF18E</td>
							<td><a href="#colorx"><b>COLOR07</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 7</td>
						</tr>
						<tr>
							<td>DFF190</td>
							<td><a href="#colorx"><b>COLOR08</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 8</td>
						</tr>
						<tr>
							<td>DFF192</td>
							<td><a href="#colorx"><b>COLOR09</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 9</td>
						</tr>
						<tr>
							<td>DFF194</td>
							<td><a href="#colorx"><b>COLOR10</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 10</td>
						</tr>
						<tr>
							<td>DFF196</td>
							<td><a href="#colorx"><b>COLOR11</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 11</td>
						</tr>
						<tr>
							<td>DFF198</td>
							<td><a href="#colorx"><b>COLOR12</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 12</td>
						</tr>
						<tr>
							<td>DFF19A</td>
							<td><a href="#colorx"><b>COLOR13</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 13</td>
						</tr>
						<tr>
							<td>DFF19C</td>
							<td><a href="#colorx"><b>COLOR14</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 14</td>
						</tr>
						<tr>
							<td>DFF19E</td>
							<td><a href="#colorx"><b>COLOR15</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 15</td>
						</tr>
						<tr>
							<td>DFF1A0</td>
							<td><a href="#colorx"><b>COLOR16</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 16</td>
						</tr>
						<tr>
							<td>DFF1A2</td>
							<td><a href="#colorx"><b>COLOR17</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 17, color #1 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A4</td>
							<td><a href="#colorx"><b>COLOR18</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 18, color #2 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A6</td>
							<td><a href="#colorx"><b>COLOR19</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 19, color #3 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A8</td>
							<td><a href="#colorx"><b>COLOR20</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 20</td>
						</tr>
						<tr>
							<td>DFF1AA</td>
							<td><a href="#colorx"><b>COLOR21</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 21, color #1 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1AC</td>
							<td><a href="#colorx"><b>COLOR22</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 22, color #2 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1AE</td>
							<td><a href="#colorx"><b>COLOR23</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 23, color #3 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1B0</td>
							<td><a href="#colorx"><b>COLOR24</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 24</td>
						</tr>
						<tr>
							<td>DFF1B2</td>
							<td><a href="#colorx"><b>COLOR25</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 25, color #1 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B4</td>
							<td><a href="#colorx"><b>COLOR26</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 26, color #2 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B6</td>
							<td><a href="#colorx"><b>COLOR27</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 27, color #3 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B8</td>
							<td><a href="#colorx"><b>COLOR28</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 28</td>
						</tr>
						<tr>
							<td>DFF1BA</td>
							<td><a href="#colorx"><b>COLOR29</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 29, color #1 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF1BC</td>
							<td><a href="#colorx"><b>COLOR30</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 30, color #2 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF1BE</td>
							<td><a href="#colorx"><b>COLOR31</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 31, color #3 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF1C0</td>
							<td><a href="#htotal"><b>HTOTAL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Highest number count, horiz line (VARBEAMEN=1)</td>
						</tr>
						<tr>
							<td>DFF1C2</td>
							<td><a href="#hsstop"><b>HSSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HSYNC stop</td>
						</tr>
						<tr>
							<td>DFF1C4</td>
							<td><a href="#hbstrt"><b>HBSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HBLANK start</td>
						</tr>
						<tr>
							<td>DFF1C6</td>
							<td><a href="#hbstrt"><b>HBSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HBLANK stop</td>
						</tr>
						<tr>
							<td>DFF1C8</td>
							<td><a href="#vtotal"><b>VTOTAL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Highest numbered vertical line (VARBEAMEN=1)</td>
						</tr>
						<tr>
							<td>DFF1CA</td>
							<td><a href="#vtotal"><b>VSSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line position for VSYNC stop</td>
						</tr>
						<tr>
							<td>DFF1CC</td>
							<td><a href="#vbstrt"><b>VBSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line for VBLANK start</td>
						</tr>
						<tr>
							<td>DFF1CE</td>
							<td><a href="#vbstrt"><b>VBSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line for VBLANK stop</td>
						</tr>
						<tr>
							<td>DFF1D0</td>
							<td><a href="#sprhstrt"><b>SPRHSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite vertical start</td>
						</tr>
						<tr>
							<td>DFF1D2</td>
							<td><a href="#sprhstop"><b>SPRHSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite vertical stop</td>
						</tr>
						<tr>
							<td>DFF1D4</td>
							<td><a href="#bplhstrt"><b>BPLHSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane vertical start</td>
						</tr>
						<tr>
							<td>DFF1D6</td>
							<td><a href="#bplhstop"><b>BPLHSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane vertical stop</td>
						</tr>
						<tr>
							<td>DFF1D8</td>
							<td><a href="#hhposw"><b>HHPOSW</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>DUAL mode hires H beam counter write</td>
						</tr>
						<tr>
							<td>DFF1DA</td>
							<td><a href="#hhposw"><b>HHPOSR</b></a></td>
							<td>R</td>
							<td>E</td>
							<td>DUAL mode hires H beam counter read</td>
						</tr>
						<tr>
							<td>DFF1DC</td>
							<td><a href="#beamcon0"><b>BEAMCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Beam counter control register (SHRES,UHRES,PAL)</td>
						</tr>
						<tr>
							<td>DFF1DE</td>
							<td><a href="#hsstrt"><b>HSSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal sync start (VARHSY)</td>
						</tr>
						<tr>
							<td>DFF1E0</td>
							<td><a href="#vsstrt"><b>VSSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical sync start (VARVSY)</td>
						</tr>
						<tr>
							<td>DFF1E2</td>
							<td><a href="#hcenter"><b>HCENTER</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal position for Vsync on interlace</td>
						</tr>
						<tr>
							<td>DFF1E4</td>
							<td><a href="#diwhigh"><b>DIWHIGH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Display window - upper bits for start/stop</td>
						</tr>
						<tr>
							<td>DFF1E6</td>
							<td><a href="#bplhmod"><b>BPLHMOD</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane modulo</td>
						</tr>
						<tr>
							<td>DFF1E8</td>
							<td><a href="#sprhpth"><b>SPRHPTH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite pointer (high 5 bits)</td>
						</tr>
						<tr>
							<td>DFF1EA</td>
							<td><a href="#sprhpth"><b>SPRHPTL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF1EC</td>
							<td><a href="#bplhpth"><b>BPLHPTH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>VRam (UHRES) bitplane pointer (hi 5 bits)</td>
						</tr>
						<tr>
							<td>DFF1EE</td>
							<td><a href="#bplhpth"><b>BPLHPTL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>VRam (UHRES) bitplane pointer (lo 15 bits)</td>
						</tr>
						<tr>
							<td>DFF1F0</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F2</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F4</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F6</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F8</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1FA</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1FC</td>
							<td><a href="#fmode"><b>FMODE</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Fetch mode register</td>
						</tr>
						<tr>
							<td>DFF1FE</td>
							<td><a href="#noop"><b>NO-OP</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>No operation/NULL (Copper NOP instruction)</td>
						</tr>
					</table>
				</td>
				<td>
					By name:<br>
					<table cellspacing="0" border="1" cellpadding="2">
						<tr>
							<th>Addr.</th>
							<th>Name</th>
							<th>A</th>
							<th>C</th>
							<th>Desc.</th>
						</tr>
						<tr>

							<td>DFF09E</td>
							<td><a href="#adkconr"><b>ADKCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio, disk,UART control</td>
						</tr>
						<tr>
							<td>DFF010</td>
							<td><a href="#adkconr"><b>ADKCONR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Audio, disk control register read</td>
						</tr>
						<tr>
							<td>DFF0AA</td>
							<td><a href="#audxdat"><b>AUD0DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 data</td>
						</tr>
						<tr>
							<td>DFF0BA</td>
							<td><a href="#audxdat"><b>AUD1DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 data</td>
						</tr>
						<tr>
							<td>DFF0CA</td>
							<td><a href="#audxdat"><b>AUD2DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 data</td>
						</tr>
						<tr>
							<td>DFF0DA</td>
							<td><a href="#audxdat"><b>AUD3DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 data</td>
						</tr>
						<tr>
							<td>DFF0A0</td>
							<td><a href="#audxlch"><b>AUD0LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0A2</td>
							<td><a href="#audxlch"><b>AUD0LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0B0</td>
							<td><a href="#audxlch"><b>AUD1LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0B2</td>
							<td><a href="#audxlch"><b>AUD1LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0C0</td>
							<td><a href="#audxlch"><b>AUD2LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0C2</td>
							<td><a href="#audxlch"><b>AUD2LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0D0</td>
							<td><a href="#audxlch"><b>AUD3LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0D2</td>
							<td><a href="#audxlch"><b>AUD3LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0A4</td>
							<td><a href="#audxlen"><b>AUD0LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 length</td>
						</tr>
						<tr>
							<td>DFF0B4</td>
							<td><a href="#audxlen"><b>AUD1LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 length</td>
						</tr>
						<tr>
							<td>DFF0C4</td>
							<td><a href="#audxlen"><b>AUD2LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 length</td>
						</tr>
						<tr>
							<td>DFF0D4</td>
							<td><a href="#audxlen"><b>AUD3LEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 length</td>
						</tr>
						<tr>
							<td>DFF0A6</td>
							<td><a href="#audxper"><b>AUD0PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 period</td>
						</tr>
						<tr>
							<td>DFF0B6</td>
							<td><a href="#audxper"><b>AUD1PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 period</td>
						</tr>
						<tr>
							<td>DFF0C6</td>
							<td><a href="#audxper"><b>AUD2PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 period</td>
						</tr>
						<tr>
							<td>DFF0D6</td>
							<td><a href="#audxper"><b>AUD3PER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 period</td>
						</tr>
						<tr>
							<td>DFF0A8</td>
							<td><a href="#audxvol"><b>AUD0VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 0 volume</td>
						</tr>
						<tr>
							<td>DFF0B8</td>
							<td><a href="#audxvol"><b>AUD1VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 1 volume</td>
						</tr>
						<tr>
							<td>DFF0C8</td>
							<td><a href="#audxvol"><b>AUD2VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 2 volume</td>
						</tr>
						<tr>
							<td>DFF0D8</td>
							<td><a href="#audxvol"><b>AUD3VOL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Audio channel 3 volume</td>
						</tr>
						<tr>
							<td>DFF1DC</td>
							<td><a href="#beamcon0"><b>BEAMCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Beam counter control register (SHRES,UHRES,PAL)</td>
						</tr>
						<tr>
							<td>DFF044</td>
							<td><a href="#bltafwm"><b>BLTAFWM</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter first word mask for source A</td>
						</tr>
						<tr>
							<td>DFF046</td>
							<td><a href="#bltafwm"><b>BLTALWM</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter last word mask for source A</td>
						</tr>
						<tr>
							<td>DFF040</td>
							<td><a href="#bltcon0"><b>BLTCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter control register 0</td>
						</tr>
						<tr>
							<td>DFF05A</td>
							<td><a href="#bltcon0"><b>BLTCON0L</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter control 0, lower 8 bits (minterms)</td>
						</tr>
						<tr>
							<td>DFF042</td>
							<td><a href="#bltcon0"><b>BLTCON1</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter control register 1</td>
						</tr>
						<tr>
							<td>DFF000</td>
							<td><a href="#bltddat"><b>BLTDDAT</b></a></td>
							<td>E</td>
							<td>O</td>
							<td>Blitter dest. early read (dummy address)</td>
						</tr>
						<tr>
							<td>DFF058</td>
							<td><a href="#bltsize"><b>BLTSIZE</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter start and size (win/width,height)</td>
						</tr>
						<tr>
							<td>DFF05E</td>
							<td><a href="#bltsizh"><b>BLTSIZH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter H size and start (for 11 bit H size)</td>
						</tr>
						<tr>
							<td>DFF05C</td>
							<td><a href="#bltsizv"><b>BLTSIZV</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Blitter V size (for 15 bit vertical size)</td>
						</tr>
						<tr>
							<td>DFF074</td>
							<td><a href="#bltxdat"><b>BLTADAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source A data register</td>
						</tr>
						<tr>
							<td>DFF072</td>
							<td><a href="#bltxdat"><b>BLTBDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source B data register</td>
						</tr>
						<tr>
							<td>DFF070</td>
							<td><a href="#bltxdat"><b>BLTCDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter source C data register</td>
						</tr>
						<tr>
							<td>DFF064</td>
							<td><a href="#bltxmod"><b>BLTAMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source A</td>
						</tr>
						<tr>
							<td>DFF062</td>
							<td><a href="#bltxmod"><b>BLTBMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source B</td>
						</tr>
						<tr>
							<td>DFF060</td>
							<td><a href="#bltxmod"><b>BLTCMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for source C</td>
						</tr>
						<tr>
							<td>DFF066</td>
							<td><a href="#bltxmod"><b>BLTDMOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter modulo for dest D</td>
						</tr>
						<tr>
							<td>DFF050</td>
							<td><a href="#bltxpth"><b>BLTAPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source A (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF052</td>
							<td><a href="#bltxpth"><b>BLTAPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source A (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF04C</td>
							<td><a href="#bltxpth"><b>BLTBPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source B (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF04E</td>
							<td><a href="#bltxpth"><b>BLTBPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source B (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF048</td>
							<td><a href="#bltxpth"><b>BLTCPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source C (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF04A</td>
							<td><a href="#bltxpth"><b>BLTCPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to source C (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF054</td>
							<td><a href="#bltxpth"><b>BLTDPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to dest D (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF056</td>
							<td><a href="#bltxpth"><b>BLTDPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Blitter pointer to dest D (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF100</td>
							<td><a href="#bplcon0"><b>BPLCON0</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (miscellaneous control bits)</td>
						</tr>
						<tr>
							<td>DFF102</td>
							<td><a href="#bplcon1"><b>BPLCON1</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (scroll value)</td>
						</tr>
						<tr>
							<td>DFF104</td>
							<td><a href="#bplcon2"><b>BPLCON2</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (video priority control)</td>
						</tr>
						<tr>
							<td>DFF106</td>
							<td><a href="#bplcon3"><b>BPLCON3</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane control (enhanced features)</td>
						</tr>
						<tr>
							<td>DFF10C</td>
							<td><a href="#bplcon4"><b>BPLCON4</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane control (bitplane and sprite-masks)</td>
						</tr>
						<tr>
							<td>DFF07A</td>
							<td><a href="#bplhmod"><b>BPLHDAT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Ext. logic UHRES bit plane identifier</td>
						</tr>
						<tr>
							<td>DFF1E6</td>
							<td><a href="#bplhmod"><b>BPLHMOD</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane modulo</td>
						</tr>
						<tr>
							<td>DFF1EC</td>
							<td><a href="#bplhpth"><b>BPLHPTH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>VRam (UHRES) bitplane pointer (hi 5 bits)</td>
						</tr>
						<tr>
							<td>DFF1EE</td>
							<td><a href="#bplhpth"><b>BPLHPTL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>VRam (UHRES) bitplane pointer (lo 15 bits)</td>
						</tr>
						<tr>
							<td>DFF1D6</td>
							<td><a href="#bplhstop"><b>BPLHSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane vertical stop</td>
						</tr>
						<tr>
							<td>DFF1D4</td>
							<td><a href="#bplhstrt"><b>BPLHSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES bit plane vertical start</td>
						</tr>
						<tr>
							<td>DFF110</td>
							<td><a href="#bplxdat"><b>BPL1DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 1 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF112</td>
							<td><a href="#bplxdat"><b>BPL2DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 2 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF114</td>
							<td><a href="#bplxdat"><b>BPL3DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 3 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF116</td>
							<td><a href="#bplxdat"><b>BPL4DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 4 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF118</td>
							<td><a href="#bplxdat"><b>BPL5DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 5 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11A</td>
							<td><a href="#bplxdat"><b>BPL6DAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane 6 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11C</td>
							<td><a href="#bplxdat"><b>BPL7DAT</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane 7 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF11E</td>
							<td><a href="#bplxdat"><b>BPL8DAT</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane 8 data (parallel to serial convert)</td>
						</tr>
						<tr>
							<td>DFF108</td>
							<td><a href="#bplxmod"><b>BPL1MOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane modulo (odd planes)</td>
						</tr>
						<tr>
							<td>DFF10A</td>
							<td><a href="#bplxmod"><b>BPL2MOD</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane modulo (even planes)</td>
						</tr>
						<tr>
							<td>DFF0E0</td>
							<td><a href="#bplxpth"><b>BPL1PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 1 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0E2</td>
							<td><a href="#bplxpth"><b>BPL1PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 1 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0E4</td>
							<td><a href="#bplxpth"><b>BPL2PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 2 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0E6</td>
							<td><a href="#bplxpth"><b>BPL2PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 2 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0E8</td>
							<td><a href="#bplxpth"><b>BPL3PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 3 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0EA</td>
							<td><a href="#bplxpth"><b>BPL3PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 3 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0EC</td>
							<td><a href="#bplxpth"><b>BPL4PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 4 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0EE</td>
							<td><a href="#bplxpth"><b>BPL4PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 4 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F0</td>
							<td><a href="#bplxpth"><b>BPL5PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 5 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0F2</td>
							<td><a href="#bplxpth"><b>BPL5PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 5 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F4</td>
							<td><a href="#bplxpth"><b>BPL6PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 6 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0F6</td>
							<td><a href="#bplxpth"><b>BPL6PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Bitplane pointer 6 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0F8</td>
							<td><a href="#bplxpth"><b>BPL7PTH</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 7 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0FA</td>
							<td><a href="#bplxpth"><b>BPL7PTL</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 7 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF0FC</td>
							<td><a href="#bplxpth"><b>BPL8PTH</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 8 (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF0FE</td>
							<td><a href="#bplxpth"><b>BPL8PTL</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Bitplane pointer 8 (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF098</td>
							<td><a href="#clxcon"><b>CLXCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Collision control</td>
						</tr>
						<tr>
							<td>DFF10E</td>
							<td><a href="#clxcon2"><b>CLXCON2</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Extended collision control</td>
						</tr>
						<tr>
							<td>DFF00E</td>
							<td><a href="#clxdat"><b>CLXDAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Collision data reg. (read and clear)</td>
						</tr>
						<tr>
							<td>DFF180</td>
							<td><a href="#colorx"><b>COLOR00</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 0, color of background &amp; borders</td>
						</tr>
						<tr>
							<td>DFF182</td>
							<td><a href="#colorx"><b>COLOR01</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 1</td>
						</tr>
						<tr>
							<td>DFF184</td>
							<td><a href="#colorx"><b>COLOR02</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 2</td>
						</tr>
						<tr>
							<td>DFF186</td>
							<td><a href="#colorx"><b>COLOR03</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 3</td>
						</tr>
						<tr>
							<td>DFF188</td>
							<td><a href="#colorx"><b>COLOR04</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 4</td>
						</tr>
						<tr>
							<td>DFF18A</td>
							<td><a href="#colorx"><b>COLOR05</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 5</td>
						</tr>
						<tr>
							<td>DFF18C</td>
							<td><a href="#colorx"><b>COLOR06</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 6</td>
						</tr>
						<tr>
							<td>DFF18E</td>
							<td><a href="#colorx"><b>COLOR07</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 7</td>
						</tr>
						<tr>
							<td>DFF190</td>
							<td><a href="#colorx"><b>COLOR08</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 8</td>
						</tr>
						<tr>
							<td>DFF192</td>
							<td><a href="#colorx"><b>COLOR09</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 9</td>
						</tr>
						<tr>
							<td>DFF194</td>
							<td><a href="#colorx"><b>COLOR10</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 10</td>
						</tr>
						<tr>
							<td>DFF196</td>
							<td><a href="#colorx"><b>COLOR11</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 11</td>
						</tr>
						<tr>
							<td>DFF198</td>
							<td><a href="#colorx"><b>COLOR12</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 12</td>
						</tr>
						<tr>
							<td>DFF19A</td>
							<td><a href="#colorx"><b>COLOR13</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 13</td>
						</tr>
						<tr>
							<td>DFF19C</td>
							<td><a href="#colorx"><b>COLOR14</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 14</td>
						</tr>
						<tr>
							<td>DFF19E</td>
							<td><a href="#colorx"><b>COLOR15</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 15</td>
						</tr>
						<tr>
							<td>DFF1A0</td>
							<td><a href="#colorx"><b>COLOR16</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 16</td>
						</tr>
						<tr>
							<td>DFF1A2</td>
							<td><a href="#colorx"><b>COLOR17</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 17, color #1 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A4</td>
							<td><a href="#colorx"><b>COLOR18</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 18, color #2 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A6</td>
							<td><a href="#colorx"><b>COLOR19</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 19, color #3 of sprite #0 &amp; #1</td>
						</tr>
						<tr>
							<td>DFF1A8</td>
							<td><a href="#colorx"><b>COLOR20</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 20</td>
						</tr>
						<tr>
							<td>DFF1AA</td>
							<td><a href="#colorx"><b>COLOR21</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 21, color #1 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1AC</td>
							<td><a href="#colorx"><b>COLOR22</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 22, color #2 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1AE</td>
							<td><a href="#colorx"><b>COLOR23</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 23, color #3 of sprite #2 &amp; #3</td>
						</tr>
						<tr>
							<td>DFF1B0</td>
							<td><a href="#colorx"><b>COLOR24</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 24</td>
						</tr>
						<tr>
							<td>DFF1B2</td>
							<td><a href="#colorx"><b>COLOR25</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 25, color #1 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B4</td>
							<td><a href="#colorx"><b>COLOR26</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 26, color #2 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B6</td>
							<td><a href="#colorx"><b>COLOR27</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 27, color #3 of sprite #4 &amp; #5</td>
						</tr>
						<tr>
							<td>DFF1B8</td>
							<td><a href="#colorx"><b>COLOR28</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 28</td>
						</tr>
						<tr>
							<td>DFF1BA</td>
							<td><a href="#colorx"><b>COLOR29</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 29, color #1 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF1BC</td>
							<td><a href="#colorx"><b>COLOR30</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 30, color #2 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF1BE</td>
							<td><a href="#colorx"><b>COLOR31</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Color table 31, color #3 of sprite #6 &amp; #7</td>
						</tr>
						<tr>
							<td>DFF080</td>
							<td><a href="#cop1lch"><b>COP1LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 1st location (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF082</td>
							<td><a href="#cop1lch"><b>COP1LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 1st location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF084</td>
							<td><a href="#cop2lch"><b>COP2LCH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 2nd location(high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF086</td>
							<td><a href="#cop2lch"><b>COP2LCL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor 2nd location (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF02E</td>
							<td><a href="#copcon"><b>COPCON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Coprocessor control</td>
						</tr>
						<tr>
							<td>DFF08C</td>
							<td><a href="#copins"><b>COPINS</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor inst fetch identify</td>
						</tr>
						<tr>
							<td>DFF088</td>
							<td><a href="#copjmp"><b>COPJMP1</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor restart at 1st location</td>
						</tr>
						<tr>
							<td>DFF08A</td>
							<td><a href="#copjmp"><b>COPJMP2</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Coprocessor restart at 2nd location</td>
						</tr>
						<tr>
							<td>DFF094</td>
							<td><a href="#ddfstrt"><b>DDFSTOP</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display bit plane data fetch stop,horiz pos</td>
						</tr>
						<tr>
							<td>DFF092</td>
							<td><a href="#ddfstrt"><b>DDFSTRT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display bit plane data fetch start,horiz pos</td>
						</tr>
						<tr>
							<td>DFF07C</td>
							<td><a href="#deniseid"><b>DENISEID</b></a></td>
							<td>R</td>
							<td>E</td>
							<td>Chip revision level for Denise/Lisa (video out chip)</td>
						</tr>
						<tr>
							<td>DFF1E4</td>
							<td><a href="#diwhigh"><b>DIWHIGH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Display window - upper bits for start/stop</td>
						</tr>
						<tr>
							<td>DFF090</td>
							<td><a href="#diwstrt"><b>DIWSTOP</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display window stop (lower right vert,horiz pos)</td>
						</tr>
						<tr>
							<td>DFF08E</td>
							<td><a href="#diwstrt"><b>DIWSTRT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Display window start (upper left vert,horiz pos)</td>
						</tr>
						<tr>
							<td>DFF096</td>
							<td><a href="#dmaconr"><b>DMACON</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>DMA control write (clear or set)</td>
						</tr>
						<tr>
							<td>DFF002</td>
							<td><a href="#dmaconr"><b>DMACONR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Dma control (and blitter status) read</td>
						</tr>
						<tr>
							<td>DFF01A</td>
							<td><a href="#dskbytr"><b>DSKBYTR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Disk data byte and status read</td>
						</tr>
						<tr>
							<td>DFF026</td>
							<td><a href="#dskdatr"><b>DSKDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk DMA data write</td>
						</tr>
						<tr>
							<td>DFF008</td>
							<td><a href="#dskdatr"><b>DSKDATR</b></a></td>
							<td>E</td>
							<td>O</td>
							<td>Disk data early read (dummy address)</td>
						</tr>
						<tr>
							<td>DFF024</td>
							<td><a href="#dsklen"><b>DSKLEN</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk length</td>
						</tr>
						<tr>
							<td>DFF020</td>
							<td><a href="#dskpth"><b>DSKPTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF022</td>
							<td><a href="#dskpth"><b>DSKPTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF07E</td>
							<td><a href="#dsksync"><b>DSKSYNC</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Disk sync pattern reg for disk read</td>
						</tr>
						<tr>
							<td>DFF1FC</td>
							<td><a href="#fmode"><b>FMODE</b></a></td>
							<td>W</td>
							<td>A</td>
							<td>Fetch mode register</td>
						</tr>
						<tr>
							<td>DFF1C6</td>
							<td><a href="#hbstrt"><b>HBSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HBLANK stop</td>
						</tr>
						<tr>
							<td>DFF1C4</td>
							<td><a href="#hbstrt"><b>HBSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HBLANK start</td>
						</tr>
						<tr>
							<td>DFF1E2</td>
							<td><a href="#hcenter"><b>HCENTER</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal position for Vsync on interlace</td>
						</tr>
						<tr>
							<td>DFF1DA</td>
							<td><a href="#hhposw"><b>HHPOSR</b></a></td>
							<td>R</td>
							<td>E</td>
							<td>DUAL mode hires H beam counter read</td>
						</tr>
						<tr>
							<td>DFF1D8</td>
							<td><a href="#hhposw"><b>HHPOSW</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>DUAL mode hires H beam counter write</td>
						</tr>
						<tr>
							<td>DFF1C2</td>
							<td><a href="#hsstop"><b>HSSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal line position for HSYNC stop</td>
						</tr>
						<tr>
							<td>DFF1DE</td>
							<td><a href="#hsstrt"><b>HSSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Horizontal sync start (VARHSY)</td>
						</tr>
						<tr>
							<td>DFF1C0</td>
							<td><a href="#htotal"><b>HTOTAL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Highest number count, horiz line (VARBEAMEN=1)</td>
						</tr>
						<tr>
							<td>DFF09A</td>
							<td><a href="#intenar"><b>INTENA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Interrupt enable bits (clear or set bits)</td>
						</tr>
						<tr>
							<td>DFF01C</td>
							<td><a href="#intenar"><b>INTENAR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Interrupt enable bits read</td>
						</tr>
						<tr>
							<td>DFF09C</td>
							<td><a href="#intreqr"><b>INTREQ</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Interrupt request bits (clear or set bits)</td>
						</tr>
						<tr>
							<td>DFF01E</td>
							<td><a href="#intreqr"><b>INTREQR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Interrupt request bits read</td>
						</tr>
						<tr>
							<td>DFF00A</td>
							<td><a href="#joy0dat"><b>JOY0DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Joystick-mouse 0 data (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF00C</td>
							<td><a href="#joy0dat"><b>JOY1DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Joystick-mouse 1 data (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF036</td>
							<td><a href="#joytest"><b>JOYTEST</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write to all 4 joystick-mouse counters at once</td>
						</tr>
						<tr>
							<td>DFF1FE</td>
							<td><a href="#noop"><b>NO-OP</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>No operation/NULL (Copper NOP instruction)</td>
						</tr>
						<tr>
							<td>DFF012</td>
							<td><a href="#pot0dat"><b>POT0DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot counter data left pair (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF014</td>
							<td><a href="#pot0dat"><b>POT1DAT</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot counter data right pair (vert, horiz)</td>
						</tr>
						<tr>
							<td>DFF034</td>
							<td><a href="#potgo"><b>POTGO</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Pot count start,pot pin drive enable data</td>
						</tr>
						<tr>
							<td>DFF016</td>
							<td><a href="#potinp"><b>POTINP</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Pot pin data read</td>
						</tr>
						<tr>
							<td>DFF028</td>
							<td><a href="#refptr"><b>REFPTR</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Refresh pointer</td>
						</tr>
						<tr>
							<td>DFF030</td>
							<td><a href="#serdat"><b>SERDAT</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Serial port data and stop bits write</td>
						</tr>
						<tr>
							<td>DFF018</td>
							<td><a href="#serdatr"><b>SERDATR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Serial port data and status read</td>
						</tr>
						<tr>
							<td>DFF032</td>
							<td><a href="#serper"><b>SERPER</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Serial port period and control</td>
						</tr>
						<tr>
							<td>DFF078</td>
							<td><a href="#sprhdat"><b>SPRHDAT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Ext. logic UHRES sprite pointer and data identifier</td>
						</tr>
						<tr>
							<td>DFF1E8</td>
							<td><a href="#sprhpth"><b>SPRHPTH</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite pointer (high 5 bits)</td>
						</tr>
						<tr>
							<td>DFF1EA</td>
							<td><a href="#sprhpth"><b>SPRHPTL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF1D2</td>
							<td><a href="#sprhstop"><b>SPRHSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite vertical stop</td>
						</tr>
						<tr>
							<td>DFF1D0</td>
							<td><a href="#sprhstrt"><b>SPRHSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>UHRES sprite vertical start</td>
						</tr>
						<tr>
							<td>DFF142</td>
							<td><a href="#sprxctl"><b>SPR0CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 position and control data</td>
						</tr>
						<tr>
							<td>DFF14A</td>
							<td><a href="#sprxctl"><b>SPR1CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 position and control data</td>
						</tr>
						<tr>
							<td>DFF152</td>
							<td><a href="#sprxctl"><b>SPR2CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 position and control data</td>
						</tr>
						<tr>
							<td>DFF15A</td>
							<td><a href="#sprxctl"><b>SPR3CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 position and control data</td>
						</tr>
						<tr>
							<td>DFF162</td>
							<td><a href="#sprxctl"><b>SPR4CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 position and control data</td>
						</tr>
						<tr>
							<td>DFF16A</td>
							<td><a href="#sprxctl"><b>SPR5CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 position and control data</td>
						</tr>
						<tr>
							<td>DFF172</td>
							<td><a href="#sprxctl"><b>SPR6CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 position and control data</td>
						</tr>
						<tr>
							<td>DFF17A</td>
							<td><a href="#sprxctl"><b>SPR7CTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 position and control data</td>
						</tr>
						<tr>
							<td>DFF144</td>
							<td><a href="#sprxdata"><b>SPR0DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 image data register A</td>
						</tr>
						<tr>
							<td>DFF146</td>
							<td><a href="#sprxdata"><b>SPR0DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 image data register B</td>
						</tr>
						<tr>
							<td>DFF14C</td>
							<td><a href="#sprxdata"><b>SPR1DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 image data register A</td>
						</tr>
						<tr>
							<td>DFF14E</td>
							<td><a href="#sprxdata"><b>SPR1DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 image data register B</td>
						</tr>
						<tr>
							<td>DFF154</td>
							<td><a href="#sprxdata"><b>SPR2DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 image data register A</td>
						</tr>
						<tr>
							<td>DFF156</td>
							<td><a href="#sprxdata"><b>SPR2DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 image data register B</td>
						</tr>
						<tr>
							<td>DFF15C</td>
							<td><a href="#sprxdata"><b>SPR3DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 image data register A</td>
						</tr>
						<tr>
							<td>DFF15E</td>
							<td><a href="#sprxdata"><b>SPR3DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 image data register B</td>
						</tr>
						<tr>
							<td>DFF164</td>
							<td><a href="#sprxdata"><b>SPR4DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 image data register A</td>
						</tr>
						<tr>
							<td>DFF166</td>
							<td><a href="#sprxdata"><b>SPR4DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 image data register B</td>
						</tr>
						<tr>
							<td>DFF16C</td>
							<td><a href="#sprxdata"><b>SPR5DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 image data register A</td>
						</tr>
						<tr>
							<td>DFF16E</td>
							<td><a href="#sprxdata"><b>SPR5DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 image data register B</td>
						</tr>
						<tr>
							<td>DFF174</td>
							<td><a href="#sprxdata"><b>SPR6DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 image data register A</td>
						</tr>
						<tr>
							<td>DFF176</td>
							<td><a href="#sprxdata"><b>SPR6DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 image data register B</td>
						</tr>
						<tr>
							<td>DFF17C</td>
							<td><a href="#sprxdata"><b>SPR7DATA</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 image data register A</td>
						</tr>
						<tr>
							<td>DFF17E</td>
							<td><a href="#sprxdata"><b>SPR7DATB</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 image data register B</td>
						</tr>
						<tr>
							<td>DFF140</td>
							<td><a href="#sprxpos"><b>SPR0POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF148</td>
							<td><a href="#sprxpos"><b>SPR1POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF150</td>
							<td><a href="#sprxpos"><b>SPR2POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF158</td>
							<td><a href="#sprxpos"><b>SPR3POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF160</td>
							<td><a href="#sprxpos"><b>SPR4POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF168</td>
							<td><a href="#sprxpos"><b>SPR5POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF170</td>
							<td><a href="#sprxpos"><b>SPR6POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF178</td>
							<td><a href="#sprxpos"><b>SPR7POS</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 vert,horiz start pos data</td>
						</tr>
						<tr>
							<td>DFF120</td>
							<td><a href="#sprxpth"><b>SPR0PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF122</td>
							<td><a href="#sprxpth"><b>SPR0PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 0 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF124</td>
							<td><a href="#sprxpth"><b>SPR1PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF126</td>
							<td><a href="#sprxpth"><b>SPR1PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 1 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF128</td>
							<td><a href="#sprxpth"><b>SPR2PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF12A</td>
							<td><a href="#sprxpth"><b>SPR2PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 2 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF12C</td>
							<td><a href="#sprxpth"><b>SPR3PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF12E</td>
							<td><a href="#sprxpth"><b>SPR3PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 3 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF130</td>
							<td><a href="#sprxpth"><b>SPR4PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF132</td>
							<td><a href="#sprxpth"><b>SPR4PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 4 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF134</td>
							<td><a href="#sprxpth"><b>SPR5PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF136</td>
							<td><a href="#sprxpth"><b>SPR5PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 5 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF138</td>
							<td><a href="#sprxpth"><b>SPR6PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF13A</td>
							<td><a href="#sprxpth"><b>SPR6PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 6 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF13C</td>
							<td><a href="#sprxpth"><b>SPR7PTH</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 pointer (high 5 bits (OCS: 3 bits))</td>
						</tr>
						<tr>
							<td>DFF13E</td>
							<td><a href="#sprxpth"><b>SPR7PTL</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Sprite 7 pointer (low 15 bits)</td>
						</tr>
						<tr>
							<td>DFF038</td>
							<td><a href="#strequ"><b>STREQU</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync with VB and EQU</td>
						</tr>
						<tr>
							<td>DFF03C</td>
							<td><a href="#strequ"><b>STRHOR</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync</td>
						</tr>
						<tr>
							<td>DFF03E</td>
							<td><a href="#strequ"><b>STRLONG</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for identification of long horiz line</td>
						</tr>
						<tr>
							<td>DFF03A</td>
							<td><a href="#strequ"><b>STRVBL</b></a></td>
							<td>S</td>
							<td>O</td>
							<td>Strobe for horiz sync with VB (vert blank)</td>
						</tr>
						<tr>
							<td>DFF1CE</td>
							<td><a href="#vbstrt"><b>VBSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line for VBLANK stop</td>
						</tr>
						<tr>
							<td>DFF1CC</td>
							<td><a href="#vbstrt"><b>VBSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line for VBLANK start</td>
						</tr>
						<tr>
							<td>DFF006</td>
							<td><a href="#vhposr"><b>VHPOSR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Read vert and horiz position of beam</td>
						</tr>
						<tr>
							<td>DFF02C</td>
							<td><a href="#vhposr"><b>VHPOSW</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write vert and horiz pos of beam</td>
						</tr>
						<tr>
							<td>DFF004</td>
							<td><a href="#vposr"><b>VPOSR</b></a></td>
							<td>R</td>
							<td>O</td>
							<td>Read vertical most sig. bits (and frame flop)</td>
						</tr>
						<tr>
							<td>DFF02A</td>
							<td><a href="#vposr"><b>VPOSW</b></a></td>
							<td>W</td>
							<td>O</td>
							<td>Write vert most sig. bits (and frame flop)</td>
						</tr>
						<tr>
							<td>DFF1E0</td>
							<td><a href="#vsstrt"><b>VSSTRT</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical sync start (VARVSY)</td>
						</tr>
						<tr>
							<td>DFF1CA</td>
							<td><a href="#vtotal"><b>VSSTOP</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Vertical line position for VSYNC stop</td>
						</tr>
						<tr>
							<td>DFF1C8</td>
							<td><a href="#vtotal"><b>VTOTAL</b></a></td>
							<td>W</td>
							<td>E</td>
							<td>Highest numbered vertical line (VARBEAMEN=1)</td>
						</tr>
						<tr>
							<td>DFF068</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06A</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06C</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF06E</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF076</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0AC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0AE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0BC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0BE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0CC</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF0CE</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F0</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F2</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F4</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F6</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1F8</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
						<tr>
							<td>DFF1FA</td>
							<td>RESERVED</td>
							<td>-</td>
							<td>-</td>
							<td>&nbsp;</td>
						</tr>
					</table>
				</td>
			</tr>
		</table>
		<br>
		<hr size="2">
		<a name="adkconr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF010</td>
				<td>ADKCONR</td>
				<td>Audio, Disk, UART Control Read</td>
			</tr>
			<tr>
				<td>DFF09E</td>
				<td>ADKCON</td>
				<td>Audio, Disk, UART Control Write</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>SET/CLEAR</td>
				<td>
					Set/clear control bit.determines if bits<br>
					written with a 1 get set or cleared.bits<br>
					written with a zero are always unchanged.
			</td>
			</tr>
			<tr>
				<td>14-13</td>
				<td>PRECOMP 1-0</td>
				<td>
					00 : none<br>
					01 : 140 ns<br>
					10 : 280 ns<br>
					11 : 560 ns
				</td>
			</tr>
			<tr>
				<td>12</td>
				<td>MFMPREC</td>
				<td>(1 = MFM precomp / 0 = GCR precomp)</td>
			</tr>
			<tr>
				<td>11</td>
				<td>UARTBRK</td>
				<td>Forces a UART break (clears TXD) if true</td>
			</tr>
			<tr>
				<td>10</td>
				<td>WORDSYNC</td>
				<td>
					Enables disk read synchronizing on a word<br>
					equal to DISK SYNC CODE, Located in<br>
					address DSKSYNC (7E).
				</td>
			</tr>
			<tr>
				<td>09</td>
				<td>MSBSYNC</td>
				<td>
					Enables disk read synchronizing on the<br>
					MSB (most significant bit) appl type GCR
				</td>
			</tr>
			<tr>
				<td>08</td>
				<td>FAST</td>
				<td>
					Disk data clock rate control :<br>
					<br>
					1 : fast(2us)<br>
					0 : slow(4us)<br>
					<br>
					(Fast for MFM or 2us,slow for 4us GCR)
				</td>
			</tr>
			<tr>
				<td>07</td>
				<td>USE3PN</td>
				<td>Use audio channel 3 to modulate nothing</td>
			</tr>
			<tr>
				<td>06</td>
				<td>USE2P3</td>
				<td>Use audio channel 2 to modulate period of channel 3</td>
			</tr>
			<tr>
				<td>05</td>
				<td>USE1P2</td>
				<td>Use audio channel 1 to modulate period of channel 2</td>
			</tr>
			<tr>
				<td>04</td>
				<td>USE0P1</td>
				<td>Use audio channel 0 to modulate period of channel 1</td>
			</tr>
			<tr>
				<td>03</td>
				<td>USE3VN</td>
				<td>Use audio channel 3 to modulate nothing</td>
			</tr>
			<tr>
				<td>02</td>
				<td>USE2V3</td>
				<td>Use audio channel 2 to modulate volume of channel 3</td>
			</tr>
			<tr>
				<td>01</td>
				<td>USE1V2</td>
				<td>Use audio channel 1 to modulate volume of channel 2</td>
			</tr>
			<tr>
				<td>00</td>
				<td>USE0V1</td>
				<td>Use audio channel 0 to modulate volume of channel 1</td>
			</tr>
		</table>
		<br>
		<blockquote>
			<p>
				Note:<br>
				If both period and volume are modulated on the same channel,<br>
				the period and volume will be alternated. First AUDxDAT word<br>
				is used for V6-V0 of UDxVOL. Second AUDxDAT word is used for<br>
				P15-P0 of AUDxPER. This alternating sequence is repeated.
			</p>
		</blockquote>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="audxdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0AA</td>
				<td>AUD0DAT</td>
				<td>Audio Channel 0 data</td>
			</tr>
			<tr>
				<td>DFF0BA</td>
				<td>AUD1DAT</td>
				<td>Audio Channel 1 data</td>
			</tr>
			<tr>
				<td>DFF0CA</td>
				<td>AUD2DAT</td>
				<td>Audio Channel 2 data</td>
			</tr>
			<tr>
				<td>DFF0DA</td>
				<td>AUD3DAT</td>
				<td>Audio Channel 3 data</td>
			</tr>
		</table>
		<br>
		<p>
			This reg is the audio channel x (x=0,1,2,3) DMA data buffer. It<br>
			contains 2 bytes of data (each byte is a twos complement signed<br>
			integer) that are outputted sequentially (with digital to analog<br>
			conversion)to the audio output pins. With maximum volume, each<br>
			byte can drive the audio outputs with 0.8 volts (peak to peak,type).<br>
			The audio DMA channel controller automatically transfers data<br>
			to this reg from RAM. The processor can also write directly to<br>
			this reg. When the DMA data is finished (words outputted = length)<br>
			and the data in this reg has been used, an audio channel interrupt<br>
			request is set.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="audxlch"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0A0</td>
				<td>AUD0LCH</td>
				<td>Audio Channel 0 Location (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0A2</td>
				<td>AUD0LCL</td>
				<td>Audio Channel 0 Location (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0B0</td>
				<td>AUD1LCH</td>
				<td>Audio Channel 1 Location (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0B2</td>
				<td>AUD1LCL</td>
				<td>Audio Channel 1 Location (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0C0</td>
				<td>AUD2LCH</td>
				<td>Audio Channel 2 Location (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0C2</td>
				<td>AUD2LCL</td>
				<td>Audio Channel 2 Location (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0D0</td>
				<td>AUD3LCH</td>
				<td>Audio Channel 3 Location (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0D2</td>
				<td>AUD3LCL</td>
				<td>Audio Channel 3 Location (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			This pair of registers contains the 20-bit (OCS: 18-bit) starting<br>
			address (location) of audio channel x (x = 0,1,2,3) DMA data.<br>
			This is not a pointer reg and therefore only needs to be<br>
			reloaded if a different memory location is to be outputted.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="audxlen"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0A4</td>
				<td>AUD0LEN</td>
				<td>Audio Channel 0 length</td>
			</tr>
			<tr>
				<td>DFF0B4</td>
				<td>AUD1LEN</td>
				<td>Audio Channel 1 length</td>
			</tr>
			<tr>
				<td>DFF0C4</td>
				<td>AUD2LEN</td>
				<td>Audio Channel 2 length</td>
			</tr>
			<tr>
				<td>DFF0D4</td>
				<td>AUD3LEN</td>
				<td>Audio Channel 3 length</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains the length (number of words) of audio<br>
			channel x DMA data.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="audxper"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0A6</td>
				<td>AUD0PER</td>
				<td>Audio channel 0 period</td>
			</tr>
			<tr>
				<td>DFF0B6</td>
				<td>AUD1PER</td>
				<td>Audio channel 1 period</td>
			</tr>
			<tr>
				<td>DFF0C6</td>
				<td>AUD2PER</td>
				<td>Audio channel 2 period</td>
			</tr>
			<tr>
				<td>DFF0D6</td>
				<td>AUD3PER</td>
				<td>Audio channel 3 period</td>
			</tr>
		</table>
		<br>
		<p>
			This reg contains the period (rate) of audio channel x DMA data<br>
			transfer. The minimum period is 124 clocks. This means that the<br>
			smallest number that should be placed in this reg is 124.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="audxvol"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0A8</td>
				<td>AUD0VOL</td>
				<td>Audio channel 0 volume</td>
			</tr>
			<tr>
				<td>DFF0B8</td>
				<td>AUD1VOL</td>
				<td>Audio channel 1 volume</td>
			</tr>
			<tr>
				<td>DFF0C8</td>
				<td>AUD2VOL</td>
				<td>Audio channel 2 volume</td>
			</tr>
			<tr>
				<td>DFF0D8</td>
				<td>AUD3VOL</td>
				<td>Audio channel 3 volume</td>
			</tr>
		</table>
		<br>
		<p>
			This reg contains the volume setting for audio channel x.<br>
			Bits 6,5,4,3,2,1,0 specify 65 linear volume levels as shown below.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
			</tr>
			<tr>
				<td>15-07</td>
				<td>Not used</td>
			</tr>
			<tr>
				<td>06</td>
				<td>Forces volume to max (64 ones, no zeros)</td>
			</tr>
			<tr>
				<td>05-00</td>
				<td>Sets one of the 64 levels (000000 = no output,<br>
			111111 = 63 ones, one zero)</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="beamcon0"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1DC</td>
				<td>BEAMCON0</td>
				<td>Beam Counter Control Bits</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
			</tr>
			<tr>
				<td>15</td>
				<td>Unused</td>
			</tr>
			<tr>
				<td>14</td>
				<td>HARDDIS</td>
			</tr>
			<tr>
				<td>13</td>
				<td>LPENDIS</td>
			</tr>
			<tr>
				<td>12</td>
				<td>VARVBEN</td>
			</tr>
			<tr>
				<td>11</td>
				<td>LOLDIS</td>
			</tr>
			<tr>
				<td>10</td>
				<td>CSCBEN</td>
			</tr>
			<tr>
				<td>9</td>
				<td>VARVSYEN</td>
			</tr>
			<tr>
				<td>8</td>
				<td>VARHSYEN</td>
			</tr>
			<tr>
				<td>7</td>
				<td>VARBEAMEN</td>
			</tr>
			<tr>
				<td>6</td>
				<td>DUAL</td>
			</tr>
			<tr>
				<td>5</td>
				<td>PAL</td>
			</tr>
			<tr>
				<td>4</td>
				<td>VARCSYEN</td>
			</tr>
			<tr>
				<td>3</td>
				<td>(unused, formerly BLANKEN)</td>
			</tr>
			<tr>
				<td>2</td>
				<td>CSYTRUE</td>
			</tr>
			<tr>
				<td>1</td>
				<td>VSYTRUE</td>
			</tr>
			<tr>
				<td>0</td>
				<td>HSYTRUE</td>
			</tr>
		</table>
		<br>
		<p>
			<strong>HARDDIS</strong><br>
			This bit is used to disable the hardwired vertical horizontal<br>
			window limits. It is cleared upon reset.
		</p>
		<p>
			<strong>LPENDIS</strong><br>
			When this bit is a low and LPE (<a href="#bplcon0"><b>BPLCON0</b></a>, bit 3) is enabled, the<br>
			light-pen latched value(beam hit position) will be read by<br>
			<a href="#vhposr"><b>VHPOSR</b></a>, <a href="#vposr"><b>VPOSR</b></a> and <a href="#hhposw"><b>HHPOSR</b></a>. When the bit is a high the light-pen<br>
			latched value is ignored and the actual beam counter position is<br>
			read by <a href="#vhposr"><b>VHPOSR</b></a>, <a href="#vposr"><b>VPOSR</b></a>, and <a href="#hhposw"><b>HHPOSR</b></a>.
		</p>
		<p>
			<strong>VARVBEN</strong><br>
			Use the comparator generated vertical blank (from <a href="#vbstrt"><b>VBSTRT</b></a>, <a href="#vbstrt"><b>VBSTOP</b></a>)<br>
			to run the internal chip stuff-sending RGA signals to Denise,<br>
			starting sprites,resetting light pen. It also disables the hard<br>
			stop on the vertical display window.
		</p>
		<p>
			<strong>LOLDIS</strong><br>
			Disable long line/short toggle. This is useful for DUAL mode<br>
			where even multiples are wanted, or in any single display<br>
			where this toggling is not desired.
		</p>
		<p>
			<strong>CSCBEN</strong><br>
			The variable composite sync comes out on the HSY pin, and the<br>
			variable composite blank comes out on the VSY pin. The idea is<br>
			to allow all the information to come out of the chip for a<br>
			DUAL mode display. The normal monitor uses the normal composite<br>
			sync, and the variable composite sync &amp;blank come out the HSY &amp;<br>
			VSY pins. The bits VARVSTEN &amp; VARHSYEN (below) have priority over<br>
			this control bit.
		</p>
		<p>
			<strong>VARVSYEN</strong><br>
			Comparator VSY -&gt; VSY pin. The variable VSY is set vertically on<br>
			<a href="#vsstrt"><b>VSSTRT</b></a>, reset vertically on <a href="#vtotal"><b>VSSTOP</b></a>, with the horizontal position<br>
			for set set &amp; reset <a href="#hsstrt"><b>HSSTRT</b></a> on short fields (all fields are short<br>
			if LACE = 0) and <a href="#hcenter"><b>HCENTER</b></a> on long fields (every other field if LACE = 1).
		</p>
		<p>
			<strong>VARHSYEN</strong><br>
			Comparator HSY -&gt; HSY pin. Set on <a href="#hsstrt"><b>HSSTRT</b></a> value, reset on <a href="#hsstrt"><b>HSSTOP</b></a> value.
		</p>
		<p>
			<strong>VARBEAMEN</strong><br>
			Enables the variable beam counter comparators to operate<br>
			(allowing different beam counter total values) on the main horiz<br>
			counter. It also disables hard display stops on both horizontal<br>
			and vertical.
		</p>
		<p>
			<strong>DUAL</strong><br>
			Run the horizontal comparators with the alternate horizontal beam<br>
			counter, and starts the UHRES pointer chain with the reset of<br>
			this counter rather than the normal one. This allows the UHRES<br>
			pointers to come out more than once in a horizontal line,<br>
			assuming there is some memory bandwidth left (it doesn&#39;t work in<br>
			640*400*4 interlace mode) also, to keep the two displays synced,<br>
			the horizontal line lengths should be multiples of each other.<br>
			If you are amazingly clever, you might not need to do this.
		</p>
		<p>
			<strong>PAL</strong><br>
			Set appropriate decodes (in normal mode) for PAL. In variable<br>
			beam counter mode this bit disables the long line/short line<br>
			toggle- ends up short line.
		</p>
		<p>
			<strong>VARCSYEN</strong><br>
			Enables CSY from the variable decoders to come out the CSY<br>
			(VARCSY is set on <a href="#hsstrt"><b>HSSTRT</b></a> match always, and also on <a href="#hcenter"><b>HCENTER</b></a><br>
			match when in vertical sync. It is reset on <a href="#hsstop"><b>HSSTOP</b></a> match when VSY<br>
			and on both <a href="#hbstrt"><b>HBSTRT</b></a> &amp; <a href="#hbstrt"><b>HBSTOP</b></a> matches during VSY. A reasonable<br>
			composite can be generated by setting <a href="#hcenter"><b>HCENTER</b></a> half a horizontal line<br>
			from <a href="#hsstrt"><b>HSSTRT</b></a>, and <a href="#hbstrt"><b>HBSTOP</b></a> at (<a href="#hsstop"><b>HSSTOP</b></a>-<a href="#hsstrt"><b>HSSTRT</b></a>) before <a href="#hcenter"><b>HCENTER</b></a>, with<br>
			<a href="#hbstrt"><b>HBSTRT</b></a> at ( <a href="#hsstop"><b>HSSTOP</b></a>-<a href="#hsstrt"><b>HSSTRT</b></a>) before <a href="#hsstrt"><b>HSSTRT</b></a>.
		</p>
		<p>
			<strong>HSYTRUE, VSYTRUE, CSYTRUE</strong><br>
			These change the polarity of the HSY*, VSY*, &amp; CSY* pins<br>
			to HSY, VSY, &amp; CSY respectively for input and output.
		</p>
		<a href="#hcenter"><b>Hcenter</b></a>
		<a href="#hsstrt"><b>HSSTRT</b></a>
		<a href="#vbstrt"><b>VBSTRT/VBSTOP</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltafwm"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF044</td>
				<td>BLTAFWM</td>
				<td>Blitter first word mask for source A</td>
			</tr>
			<tr>
				<td>DFF046</td>
				<td>BLTALWM</td>
				<td>Blitter last word mask for source A</td>
			</tr>
		</table>
		<br>
		<p>
			The patterns in the two registers are &#34;anded&#34; with the first and<br>
			last words of each line of data from Source A into the Blitter.<br>
			A zero in any bit overrides data from Source A. These registers<br>
			should be set to all &#34;ones&#34; for fill mode or for line drawing mode.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltcon0"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF040</td>
				<td>BLTCON0</td>
				<td>Blitter control register 0</td>
			</tr>
			<tr>
				<td>DFF042</td>
				<td>BLTCON1</td>
				<td>
					Blitter control register 0<br>
					(lower 8 bits) This is to speed up software - the upper bits are often the same.
				</td>
			</tr>
			<tr>
				<td>DFF05A</td>
				<td>BLTCON0L</td>
				<td>Pot pin data read</td>
			</tr>
		</table>
		<br>
		<p>
			These two control registers are used together to control blitter<br>
			operations. There are 2 basic modes, are and line, which are<br>
			selected by bit 0 of BLTCON1, as show below.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th colspan="3">AREA MODE</th>
				<th colspan="3">LINE MODE</th>
			</tr>
			<tr>
				<th>Bit</th>
				<th>BLTCON0</th>
				<th>BLTCON1</th>
				<th>Bit</th>
				<th>BLTCON0</th>
				<th>BLTCON1</th>
			</tr>
			<tr>
				<td>15</td>
				<td>ASH3</td>
				<td>BSH3</td>
				<td>15</td>
				<td>ASH3</td>
				<td>BSH3</td>
			</tr>
			<tr>
				<td>14</td>
				<td>ASH2</td>
				<td>BSH2</td>
				<td>14</td>
				<td>ASH2</td>
				<td>BSH2</td>
			</tr>
			<tr>
				<td>13</td>
				<td>ASH1</td>
				<td>BSH1</td>
				<td>13</td>
				<td>ASH1</td>
				<td>BSH1</td>
			</tr>
			<tr>
				<td>12</td>
				<td>ASA0</td>
				<td>BSH0</td>
				<td>12</td>
				<td>ASH0</td>
				<td>BSH0</td>
			</tr>
			<tr>
				<td>11</td>
				<td>USEA</td>
				<td>0</td>
				<td>11</td>
				<td>1</td>
				<td>0</td>
			</tr>
			<tr>
				<td>10</td>
				<td>USEB</td>
				<td>0</td>
				<td>10</td>
				<td>0</td>
				<td>0</td>
			</tr>
			<tr>
				<td>09</td>
				<td>USEC</td>
				<td>0</td>
				<td>09</td>
				<td>1</td>
				<td>0</td>
			</tr>
			<tr>
				<td>08</td>
				<td>USED</td>
				<td>0</td>
				<td>08</td>
				<td>1</td>
				<td>0</td>
			</tr>
			<tr>
				<td>07</td>
				<td>LF7</td>
				<td>DOFF</td>
				<td>07</td>
				<td>LF7</td>
				<td>DPFF</td>
			</tr>
			<tr>
				<td>06</td>
				<td>LF6</td>
				<td>0</td>
				<td>06</td>
				<td>LF6</td>
				<td>SIGN</td>
			</tr>
			<tr>
				<td>05</td>
				<td>LF5</td>
				<td>0</td>
				<td>05</td>
				<td>LF5</td>
				<td>OVF</td>
			</tr>
			<tr>
				<td>04</td>
				<td>LF4</td>
				<td>EFE</td>
				<td>04</td>
				<td>LF4</td>
				<td>SUD</td>
			</tr>
			<tr>
				<td>03</td>
				<td>LF3</td>
				<td>IFE</td>
				<td>03</td>
				<td>LF3</td>
				<td>SUL</td>
			</tr>
			<tr>
				<td>02</td>
				<td>LF2</td>
				<td>FCI</td>
				<td>02</td>
				<td>LF2</td>
				<td>AUL</td>
			</tr>
			<tr>
				<td>01</td>
				<td>LF1</td>
				<td>DESC</td>
				<td>01</td>
				<td>LF1</td>
				<td>SING</td>
			</tr>
			<tr>
				<td>00</td>
				<td>LF0</td>
				<td>LINE(=0)</td>
				<td>00</td>
				<td>LF0</td>
				<td>LINE(=1)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>ASH3-0</td>
				<td>Shift value of A source</td>
			</tr>
			<tr>
				<td>BSH3-0</td>
				<td>Shift value of B source and line texture</td>
			</tr>
			<tr>
				<td>USEA</td>
				<td>Mode control bit to use source A</td>
			</tr>
			<tr>
				<td>USEB</td>
				<td>Mode control bit to use source B</td>
			</tr>
			<tr>
				<td>USEC</td>
				<td>Mode control bit to use source C</td>
			</tr>
			<tr>
				<td>USED</td>
				<td>Mode control bit to use destination D</td>
			</tr>
			<tr>
				<td>LF7-0</td>
				<td>Logic function minterm select lines</td>
			</tr>
			<tr>
				<td>EFE</td>
				<td>Exclusive fill enable</td>
			</tr>
			<tr>
				<td>IFE</td>
				<td>Inclusive fill enable</td>
			</tr>
			<tr>
				<td>FCI</td>
				<td>Fill carry input</td>
			</tr>
			<tr>
				<td>DESC</td>
				<td>Descending (dec address) control bit</td>
			</tr>
			<tr>
				<td>LINE</td>
				<td>Line mode control bit</td>
			</tr>
			<tr>
				<td>SIGN</td>
				<td>Line draw sign flag</td>
			</tr>
			<tr>
				<td>OVF</td>
				<td>Line/draw r/l word overflow flag</td>
			</tr>
			<tr>
				<td>SUD</td>
				<td>Line draw, Sometimes up or down (=AUD)</td>
			</tr>
			<tr>
				<td>SUL</td>
				<td>Line draw, Sometimes up or left</td>
			</tr>
			<tr>
				<td>AUL</td>
				<td>Line draw, Always up or left</td>
			</tr>
			<tr>
				<td>SING</td>
				<td>Line draw, Single bit per horiz line</td>
			</tr>
			<tr>
				<td>DOFF</td>
				<td>
					Disables the D output- for external ALUs<br>
					The cycle occurs normally, but the data<br>
					bus is tristate (hires chips only)
				</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltddat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF000</td>
				<td>BLTDDAT</td>
				<td>Blitter destination data register</td>
			</tr>
		</table>
		<br>
		<p>
			This register holds the data resulting from each word of Blitter<br>
			operation until it is sent to a RAM destination. This is a dummy<br>
			address and cannot be read by the microprocessor. The transfer is<br>
			automatic during Blitter operation.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltsize"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF058</td>
				<td>BLTSIZE</td>
				<td>Blitter start and size (width, height)</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains the width and height of the blitter operation<br>
			(in line mode width must = 2, height = line length). Writing<br>
			to this register will start the Blitter, and should be done last,<br>
			after all pointers and control registers have been initialized.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>H9</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
				<td>H1</td>
				<td>H0</td>
				<td>W5</td>
				<td>W4</td>
				<td>W3</td>
				<td>W2</td>
				<td>W1</td>
				<td>W0</td>
			</tr>
		</table>
		<br>
		<p>
			H = Height = Vertical lines (10 bits = 1024 lines max)<br>
			W = Width = Horiz pixels (6 bits = 64 words = 1024 pixels max)
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltsizh"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF05E</td>
				<td>BLTSIZH</td>
				<td>Blitter horizontal size &amp; start (11 bit width)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>W10</td>
				<td>W9</td>
				<td>W8</td>
				<td>W7</td>
				<td>W6</td>
				<td>W5</td>
				<td>W4</td>
				<td>W3</td>
				<td>W2</td>
				<td>W1</td>
				<td>W0</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltsizv"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF05C</td>
				<td>BLTSIZV</td>
				<td>Blitter vertical size (15 bit height)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>H14</td>
				<td>H13</td>
				<td>H12</td>
				<td>H11</td>
				<td>H10</td>
				<td>H9</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
				<td>H1</td>
				<td>H0</td>
			</tr>
		</table>
		<br>
		<p>
			These are the blitter size regs for blits larger than the earlier<br>
			chips could accept. The original commands are retained for<br>
			compatibility. BLTSIZV should be written first, followed by BLTSIZH,<br>
			which starts the blitter. BLTSIZV need not be rewritten for<br>
			subsequent bits if the vertical size is the same.<br>
			Max size of blit 32k pixels * 32k lines.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltxdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF070</td>
				<td>BLTCDAT</td>
				<td>Blitter source C data register</td>
			</tr>
			<tr>
				<td>DFF072</td>
				<td>BLTBDAT</td>
				<td>Blitter source B data register</td>
			</tr>
			<tr>
				<td>DFF074</td>
				<td>BLTADAT</td>
				<td>Blitter source A data register</td>
			</tr>
		</table>
		<br>
		<p>
			This register hold Source x (x=A,B,C) data for use by the Blitter.<br>
			It is normally loaded by the Blitter DMA channel, however it may<br>
			also be preloaded by the microprocessor.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltxmod"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF060</td>
				<td>BLTCMOD</td>
				<td>Blitter modulo for source C</td>
			</tr>
			<tr>
				<td>DFF062</td>
				<td>BLTBMOD</td>
				<td>Blitter modulo for source B</td>
			</tr>
			<tr>
				<td>DFF064</td>
				<td>BLTAMOD</td>
				<td>Blitter modulo for source A</td>
			</tr>
			<tr>
				<td>DFF066</td>
				<td>BLTDMOD</td>
				<td>Blitter modulo for destination D</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains the Modulo for Blitter source (x=A,B,C) or<br>
			Dest (x=D). A modulo is a number that is automatically added to the<br>
			address at the end of each line, in order that the address then<br>
			points to the start of the next line. Each source or destination has<br>
			it&#39;s own Modulo, allowing each to be different in size, while an<br>
			identical area of each is used in the Blitter operation.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bltxpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF048</td>
				<td>BLTCPTH</td>
				<td>Blitter pointer to source C (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF04A</td>
				<td>BLTCPTL</td>
				<td>Blitter pointer to source C (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF04C</td>
				<td>BLTBPTH</td>
				<td>Blitter pointer to source B (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF04E</td>
				<td>BLTBPTL</td>
				<td>Blitter pointer to source B (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF050</td>
				<td>BLTAPTH</td>
				<td>Blitter pointer to source A (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF052</td>
				<td>BLTAPTL</td>
				<td>Blitter pointer to source A (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF054</td>
				<td>BLTDPTH</td>
				<td>Blitter pointer to destination D (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF056</td>
				<td>BLTDPTL</td>
				<td>Blitter pointer to destination D (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			This pair of registers contains the 20-bit (OCS: 18-bit) address of Blitter source<br>
			(x=A,B,C) or dest. (x=D) DMA data. This pointer must be preloaded<br>
			with the starting address of the data to be processed by the blitter.<br>
			After the Blitter is finished, it will contain the last data address<br>
			(plus increment and modulo).
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplcon0"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF100</td>
				<td>BPLCON0</td>
				<td>Bit Plane Control Register 0 (misc, control bits)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>HIRES</td>
				<td>
					HIRES = High resolution (640*200/640*400 interlace)<br>
					mode
				</td>
			</tr>
			<tr>
				<td>14-12</td>
				<td>BPUx</td>
				<td>Bit planes use</td>
			</tr>
			<tr>
				<td>11</td>
				<td>HAM</td>
				<td>
					Hold and modify mode, now using either 6 or 8 bit<br>
					planes.
				</td>
			</tr>
			<tr>
				<td>10</td>
				<td>DPF</td>
				<td>
					Double playfield (PF1 = odd &amp; PF2 = even bit planes)<br>
					now available in all resolutions.<br>
					(If BPU = 6 and HAM = 0 and DPF = 0 a special mode is<br>
					defined that allows bitplane 6 to cause an intensity<br>
					reduction of the other 5 bitplanes. The color<br>
					register output selected by 5 bitplanes is shifted<br>
					to half intensity by the 6th bit plane. This is<br>
					called EXTRA-HALFBRITE Mode.)
				</td>
			</tr>
			<tr>
				<td>09</td>
				<td>COLOR</td>
				<td>Enables color burst output signal</td>
			</tr>
			<tr>
				<td>08</td>
				<td>GAUD</td>
				<td>
					Genlock audio enable. This level appears on the ZD<br>
					pin on denise during all blanking periods, unless ZDCLK<br>
					bit is set.
				</td>
			</tr>
			<tr>
				<td>07</td>
				<td>UHRES</td>
				<td>
					Ultrahi res enables the UHRES pointers (for 1k*1k) also<br>
					needs bits in DMACON (hires chips only).<br>
					Disables hard stops for vert, horiz display windows.
				</td>
			</tr>
			<tr>
				<td>06</td>
				<td>SHRES</td>
				<td>Super hi-res mode (35ns pixel width)</td>
			</tr>
			<tr>
				<td>05</td>
				<td>BYPASS=0</td>
				<td>
					Bit planes are scrolled and prioritized normally, but<br>
					bypass color table and 8 bit wide data appear on R(7:0).
				</td>
			</tr>
			<tr>
				<td>04</td>
				<td>BPU3=0</td>
				<td>See above (BPUx)</td>
			</tr>
			<tr>
				<td>03</td>
				<td>LPEN</td>
				<td>Light pen enable (reset on power up)</td>
			</tr>
			<tr>
				<td>02</td>
				<td>LACE</td>
				<td>Interlace enable (reset on power up)</td>
			</tr>
			<tr>
				<td>01</td>
				<td>ERSY</td>
				<td>
					External resync (HSYNC, VSYNC pads become inputs)<br>
					(reset on power up)
				</td>
			</tr>
			<tr>
				<td>00</td>
				<td>ECSENA=0</td>
				<td>
					When low (default), the following bits in BPLCON3 are<br>
					disabled: BRDRBLNK,BRDNTRAN,ZDCLKEN,BRDSPRT, and<br>
					EXTBLKEN. These 5 bits can always be set by writing<br>
					to BPLCON3, however there effects are inhibited until<br>
					ECSENA goes high. This allows rapid context switching<br>
					between pre-ECS viewports and new ones.
				</td>
			</tr>
		</table>
		<br>
		<a href="#beamcon0"><b>BEAMCON0</b></a> <a href="#vtotal"><b>VTOTAL/VSSTOP</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplcon1"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF102</td>
				<td>BPLCON1</td>
				<td>Bit Plane Control Register (horizontal, scroll counter)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>PF2H7</td>
				<td>(PF2Hx =) Playfield 2 horizontal scroll code, x=0-7</td>
			</tr>
			<tr>
				<td>14</td>
				<td>PF2H6</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>13</td>
				<td>PF2H1</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>12</td>
				<td>PF2H0</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>11</td>
				<td>PF1H7</td>
				<td>
					(PF1Hx =) Playfield 1 horizontal scroll code, x=0-7<br>
					where PFyH0 = LSB = 35ns SHRES pixel (bits have been<br>
					renamed, old PFyH0 now PFyH2, etc). Now that the scroll<br>
					range has been quadrupled to allow for wider<br>
					(32 or 64 bits) bitplanes.
				</td>
			</tr>
			<tr>
				<td>10</td>
				<td>PF1H6</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>09</td>
				<td>PF1H1</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>08</td>
				<td>PF1H0</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>07</td>
				<td>PF2H5</td>
				<td>OCS/ECS</td>
			</tr>
			<tr>
				<td>06</td>
				<td>PF2H4</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>05</td>
				<td>PF2H3</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>04</td>
				<td>PF2H2</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>03</td>
				<td>PF1H5</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>02</td>
				<td>PF1H4</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>01</td>
				<td>PF1H3</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>00</td>
				<td>PF1H2</td>
				<td>&nbsp;</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplcon2"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF104</td>
				<td>BPLCON2</td>
				<td>Bit Plane Control Register (new control bits)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>x</td>
				<td>don`t care- but drive to 0 for upward compatibility</td>
			</tr>
			<tr>
				<td>14</td>
				<td>ZDBPSEL2</td>
				<td>
					3 bit field which selects which bitplane is to be used<br>
					for ZD when ZDBBPEN is set- 000 selects BB1 and 111<br>
					selects BP8.
				</td>
			</tr>
			<tr>
				<td>13</td>
				<td>ZDBPSEL1</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>12</td>
				<td>ZDBPSEL0</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>11</td>
				<td>ZDBPEN</td>
				<td>
					Causes ZD pin to mirror bitplane selected by ZDBPSELx<br>
					bits. This does not disable the ZD mode defined by<br>
					ZDCTEN, but rather is &#34;ored&#34; with it.
				</td>
			</tr>
			<tr>
				<td>10</td>
				<td>ZDCTEN</td>
				<td>
					Causes ZD pin to mirror bit #15 of the active entry in<br>
					high color table. When ZDCTEN is reset ZD reverts to<br>
					mirroring color (0).
				</td>
			</tr>
			<tr>
				<td>09</td>
				<td>KILLEHB</td>
				<td>Disables extra halfbrite mode.</td>
			</tr>
			<tr>
				<td>08</td>
				<td>RDRAM=0</td>
				<td>
					Causes color table address to read the color table<br>
					instead of writing to it.
				</td>
			</tr>
			<tr>
				<td>07</td>
				<td>SOGEN=0</td>
				<td>When set causes SOG output pin to go high</td>
			</tr>
			<tr>
				<td>06</td>
				<td>PF2PRI</td>
				<td>Gives playfield 2 priority over playfield 1.</td>
			</tr>
			<tr>
				<td>05</td>
				<td>PF2P2</td>
				<td>Playfield 2 priority code (with resp. to sprites).</td>
			</tr>
			<tr>
				<td>04</td>
				<td>PF2P1</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>03</td>
				<td>PF2P0</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>02</td>
				<td>PF1P2</td>
				<td>Playfield 1 priority code (with resp. to sprites).</td>
			</tr>
			<tr>
				<td>01</td>
				<td>PF1P1</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>00</td>
				<td>PF1P0</td>
				<td>&nbsp;</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplcon3"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF106</td>
				<td>BPLCON3</td>
				<td>Bit Plane Control Register (enhanced bits)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-13</td>
				<td>BANKx</td>
				<td>Selects one of eight color banks, x = 0-2.</td>
			</tr>
			<tr>
				<td>12-10</td>
				<td>PF2OFx</td>
				<td>
					Determine bit plane color table offset when playfield 2<br>
					has priority in dual playfield mode :<br>
					<br>
					000 : none<br>
					001 : 2 (plane 2 affected)<br>
					010 : 4 (plane 3 affected)<br>
					011 : 8 (plane 3 affected) (default)<br>
					100 : 16 (plane 5 affected)<br>
					101 : 32 (plane 6 affected)<br>
					110 : 64 (plane 7 affected)<br>
					111 : 128 (plane 8 affected)
				</td>
			</tr>
			<tr>
				<td>09</td>
				<td>LOCT=0</td>
				<td>
					Dictates that subsequent color palette values will be<br>
					written to a second 12-bit color palette, constituting<br>
					the RGB low minus order bits. Writes to the normal hi<br>
					minus order color palette automattically copied to the<br>
					low order for backwards compatibility.
				</td>
			</tr>
			<tr>
				<td>08</td>
				<td>x</td>
				<td>Don`t care but drive to 0 for upward compatibility</td>
			</tr>
			<tr>
				<td>07-06</td>
				<td>SPRESx=0</td>
				<td>
					Determine resolution of all 8 sprites (x = 0,1):<br>
					<br>
					00 : ECS defaults (LORES, HIRES=140ns, SHRES=70ns)<br>
					01 : LORES (140ns)<br>
					10 : HIRES (70ns)<br>
					11 : SHRES (35ns)
				</td>
			</tr>
			<tr>
				<td>05</td>
				<td>BRDRBLNK=0</td>
				<td>
					&#34;Border area&#34; is blanked instead of color (0).<br>
					Disabled when ECSENA low.
				</td>
			</tr>
			<tr>
				<td>04</td>
				<td>BRDNTRAN=0</td>
				<td>
					&#34;Border area&#34; is non minus transparant (ZD pin is low<br>
					when border is displayed). Disabled when ECSENA low.
				</td>
			</tr>
			<tr>
				<td>03</td>
				<td>x</td>
				<td>Don`t care but drive to 0 for upward compatibility</td>
			</tr>
			<tr>
				<td>02</td>
				<td>ZDCLKEN=0</td>
				<td>
					ZD pin outputs a 14 MHz clock whose falling edge<br>
					coincides with hires (7 MHz) video data. this bit when<br>
					set disables all other ZD functions.<br>
					Disabled when ESCENA low.
				</td>
			</tr>
			<tr>
				<td>01</td>
				<td>BRDSPRT=0</td>
				<td>
					Enables sprites outside the display window.<br>
					disabled when ESCENA low.
				</td>
			</tr>
			<tr>
				<td>00</td>
				<td>EXTBLKEN=0</td>
				<td>
					Causes BLANK output to be programmable instead of<br>
					reflecting internal fixed decodes.<br>
					Disabled when ESCENA low.
				</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplcon4"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF10C</td>
				<td>BPLCON4</td>
				<td>Bit Plane Control Register (display masks)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-08</td>
				<td>BPLAMx=0</td>
				<td>
					This 8 bit field is XOR`ed with the 8 bit plane color<br>
					address, thereby altering the color address sent to the<br>
					color table. Default value is 00000000 binary. (x=0-7)
				</td>
			</tr>
			<tr>
				<td>07-04</td>
				<td>ESPRMx=1</td>
				<td>
					4 Bit field provides the 4 high order color table address<br>
					bits for even sprites: SPR0,SPR2,SPR4,SPR6. Default value<br>
					is 0001 binary. (x=7-4)
				</td>
			</tr>
			<tr>
				<td>03-00</td>
				<td>OSPRM7=1</td>
				<td>
					4 Bit field provides the 4 high order color table address<br>
					bits for odd sprites: SPR1,SPR3,SPR5,SPR7. Default value<br>
					is 0001 binary. (x=7-4)
				</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplhmod"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF07A</td>
				<td>BPLHDAT</td>
				<td>Ext. logic UHRES bit plane identifier</td>
			</tr>
			<tr>
				<td>DFF1E6</td>
				<td>BPLHMOD</td>
				<td>UHRES bit plane modulo</td>
			</tr>
		</table>
		<br>
		<p>
			This is the number (sign extended) that is added to the UHRES bitplane<br>
			pointer (<a href="#bplhpth"><b>BPLHPTx</b></a>) every line, and then another 2 is added,<br>
			just like the other modulos.
		</p>
		<a href="#bplhpth"><b>BPLHPTH/BPLHPTL</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplhpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1EC</td>
				<td>BPLHPTH</td>
				<td>UHRES (VRAM) bit plane pointer (high 5 bits)</td>
			</tr>
			<tr>
				<td>DFF1EE</td>
				<td>BPLHPTL</td>
				<td>UHRES (VRAM) bit plane pointer (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			When UHRES is enabled, this pointer comes out on the 2nd &#39;free&#39; cycle<br>
			after the start of each horizontal line. It&#39;s modulo is added every<br>
			time it comes out. &#39;free&#39; means priority above the copper and below<br>
			the fixed stuff (audio,sprites....).<br>
			<a href="#bplhmod"><b>BPLHDAT</b></a> comes out as an identifier on the RGA lines when the pointer<br>
			address is valid so that external detectors can use this to do the<br>
			special cycle for the VRAMs, The <a href="#sprhdat"><b>SPRHDAT</b></a> gets the first and third<br>
			free cycles.
		</p>
		<a href="#bplhmod"><b>BPLHDAT/BPLHMOD</b></a>
		<a href="#bplhstrt"><b>BPLHSTRT</b></a> <a href="#sprhpth"><b>SPRHPTH/SPRHPTL</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplhstop"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1D6</td>
				<td>BPLHSTOP</td>
				<td>UHRES bit plane vertical stop</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Name</th>
			</tr>
			<tr>
				<td>15</td>
				<td>BPLHWRM</td>
			</tr>
			<tr>
				<td>14-11</td>
				<td>Unused</td>
			</tr>
			<tr>
				<td>10-0</td>
				<td>V10-V0</td>
			</tr>
		</table>
		<br>
		<p>
			BPLHWRM = Swaps the polarity of ARW* when the BPLHDAT comes out so<br>
			that external devices can detect the RGA and put things into memory<br>
			(ECS and later versions).
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplhstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1D4</td>
				<td>BLTHSTRT</td>
				<td>UHRES bit plane vertical stop</td>
			</tr>
		</table>
		<br>
		<p>
			This controls the line when the data fetch starts for the <a href="#bplhpth"><b>BPLHPTx</b></a><br>
			pointers. V10-V0 on DB10-0.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplxdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF110</td>
				<td>BPL1DAT</td>
				<td>Bit plane 1 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF112</td>
				<td>BPL2DAT</td>
				<td>Bit plane 2 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF114</td>
				<td>BPL3DAT</td>
				<td>Bit plane 3 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF116</td>
				<td>BPL4DAT</td>
				<td>Bit plane 4 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF118</td>
				<td>BPL5DAT</td>
				<td>Bit plane 5 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF11A</td>
				<td>BPL6DAT</td>
				<td>Bit plane 6 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF11C</td>
				<td>BPL7DAT</td>
				<td>Bit plane 7 data (parallel to serial convert)</td>
			</tr>
			<tr>
				<td>DFF11E</td>
				<td>BPL8DAT</td>
				<td>Bit plane 8 data (parallel to serial convert)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers receive the DMA data fetched from RAM by the bit<br>
			plane address pointers described above. They may also be rewritten<br>
			by either micro. They act as an 8 word parallel to serial buffer<br>
			for up to 8 memory &#39;bit planes&#39;. x=1-8 the parallel to serial<br>
			conversion ID triggered whenever bitplane #1 is written, inducing<br>
			the completion of all bit planes for that word (16/32/64 pixels).<br>
			The MSB is output first, and is therefore always on the left.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplxmod"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF108</td>
				<td>BPL1MOD</td>
				<td>Bit plane modulo (odd planes)</td>
			</tr>
			<tr>
				<td>DFF10A</td>
				<td>BPL2MOD</td>
				<td>Bit plane modulo (even planes)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers contain the modulos for the odd and even bit planes.<br>
			A modulo is a number that is automatically added to the address at<br>
			the end of each line, in order that the address then points to the<br>
			start of the next line. Since they have separate modulos, the odd<br>
			and even bit planes may have sizes that are different from each<br>
			other, as well as different from the display window size.
		</p>
		<p>
			If scan-doubling is enabled, BPL1MOD serves as the primary bitplane<br>
			modulos and BPL2MOD serves as the alternate. Lines whose LSBs of<br>
			beam counter and DIWSTRT match are designated primary, whereas lines<br>
			whose LSBs don`t match are designated alternate.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="bplxpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF0E0</td>
				<td>BPL1PTH</td>
				<td>Bit plane 1 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0E2</td>
				<td>BPL1PTL</td>
				<td>Bit plane 1 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0E4</td>
				<td>BPL2PTH</td>
				<td>Bit plane 2 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0E6</td>
				<td>BPL2PTL</td>
				<td>Bit plane 2 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0E8</td>
				<td>BPL3PTH</td>
				<td>Bit plane 3 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0EA</td>
				<td>BPL3PTL</td>
				<td>Bit plane 3 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0EC</td>
				<td>BPL4PTH</td>
				<td>Bit plane 4 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0EE</td>
				<td>BPL4PTL</td>
				<td>Bit plane 4 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0F0</td>
				<td>BPL5PTH</td>
				<td>Bit plane 5 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0F2</td>
				<td>BPL5PTL</td>
				<td>Bit plane 5 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0F4</td>
				<td>BPL6PTH</td>
				<td>Bit plane 6 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0F6</td>
				<td>BPL6PTL</td>
				<td>Bit plane 6 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0F8</td>
				<td>BPL7PTH</td>
				<td>Bit plane 7 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0FA</td>
				<td>BPL7PTL</td>
				<td>Bit plane 7 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF0FC</td>
				<td>BPL8PTH</td>
				<td>Bit plane 8 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF0FE</td>
				<td>BPL8PTL</td>
				<td>Bit plane 8 pointer (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			Address of bit plane DMA data. These pointers<br>
			must be reinitialized by the processor or coprocessor to point<br>
			in the beginning of bit plane date very vertical blank time.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="clxcon"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF098</td>
				<td>CLXCON</td>
				<td>Collision control</td>
			</tr>
		</table>
		<br>
		<p>
			This register controls which bitplanes are included (enabled) in<br>
			collision detection, and their required state if included. It also<br>
			controls the individual inclusion of odd numbered sprites in the<br>
			collision detection, by logically ORing them with their correspond-<br>
			ing even numbered sprite. Writing to this register resets the bits<br>
			in <a href="#clxcon2"><b>CLXCON2</b></a>.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>ENSP7</td>
				<td>Enable Sprite 7 (ORed with Sprite 6)</td>
			</tr>
			<tr>
				<td>14</td>
				<td>ENSP5</td>
				<td>Enable Sprite 5 (ORed with Sprite 4)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>ENSP3</td>
				<td>Enable Sprite 3 (ORed with Sprite 2)</td>
			</tr>
			<tr>
				<td>12</td>
				<td>ENSP1</td>
				<td>Enable Sprite 1 (ORed with Sprite 0)</td>
			</tr>
			<tr>
				<td>11</td>
				<td>ENSP6</td>
				<td>Enable bit plane 6 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>10</td>
				<td>ENSP5</td>
				<td>Enable bit plane 5 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>09</td>
				<td>ENSP4</td>
				<td>Enable bit plane 4 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>08</td>
				<td>ENSP3</td>
				<td>Enable bit plane 3 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>07</td>
				<td>ENSP2</td>
				<td>Enable bit plane 2 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>06</td>
				<td>ENSP1</td>
				<td>Enable bit plane 1 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>05</td>
				<td>ENSP6</td>
				<td>Match value for bit plane 6 collision</td>
			</tr>
			<tr>
				<td>04</td>
				<td>ENSP5</td>
				<td>Match value for bit plane 5 collision</td>
			</tr>
			<tr>
				<td>03</td>
				<td>ENSP4</td>
				<td>Match value for bit plane 4 collision</td>
			</tr>
			<tr>
				<td>02</td>
				<td>ENSP3</td>
				<td>Match value for bit plane 3 collision</td>
			</tr>
			<tr>
				<td>01</td>
				<td>ENSP2</td>
				<td>Match value for bit plane 2 collision</td>
			</tr>
			<tr>
				<td>00</td>
				<td>ENSP1</td>
				<td>Match value for bit plane 1 collision</td>
			</tr>
		</table>
		<br>
		<a href="#clxcon2"><b>CLXCON2</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="clxcon2"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF10E</td>
				<td>CLXCON2</td>
				<td>Extended Collision Control</td>
			</tr>
		</table>
		<br>
		<p>
			This reg controls when bit planes 7 and 8 are included in collision<br>
			detection, and there required state if included. Contents of this<br>
			register are reset by a write to <a href="#clxcon"><b>CLXCON</b></a>.
		</p>
		<p>
			<strong>*BITS INITIALIZED BY RESET</strong>*
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-08</td>
				<td>&nbsp;</td>
				<td>Unused</td>
			</tr>
			<tr>
				<td>07</td>
				<td>ENBP8</td>
				<td>Enable bit plane 8 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>06</td>
				<td>ENBP7</td>
				<td>Enable bit plane 7 (match reqd. for collision)</td>
			</tr>
			<tr>
				<td>05-02</td>
				<td>&nbsp;</td>
				<td>Unused</td>
			</tr>
			<tr>
				<td>01</td>
				<td>MVBP8</td>
				<td>Match value for bit plane 8 collision</td>
			</tr>
			<tr>
				<td>00</td>
				<td>MVBP7</td>
				<td>Match value for bit plane 7 collision</td>
			</tr>
		</table>
		<br>
		<blockquote>
			<p>
				Note:<br>
				Disable bit planes cannot prevent collisions. Therefore if all<br>
				bitplanes are disabled, collision will be continuous, regardless<br>
				of the match values.
			</p>
		</blockquote>
		<a href="#clxcon"><b>CLXCON</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="clxdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF00E</td>
				<td>CLXDAT</td>
				<td>Collision detection register (read and clear)</td>
			</tr>
		</table>
		<br>
		<p>
			This address reads (and clears) the collision detection reg.<br>
			The bit assignments are :
		</p>
		<blockquote>
			<p>
				Note:<br>
				Playfield 1 is all odd numbered enabled bit planes.<br>
				Playfield 2 is all even numbered enabled bit planes.
			</p>
		</blockquote>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Collision registered</th>
			</tr>
			<tr>
				<td>15</td>
				<td>Not used</td>
			</tr>
			<tr>
				<td>14</td>
				<td>Sprite 4 (or 5) to Sprite 6 (or 7)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>Sprite 2 (or 3) to Sprite 6 (or 7)</td>
			</tr>
			<tr>
				<td>12</td>
				<td>Sprite 2 (or 3) to Sprite 4 (or 5)</td>
			</tr>
			<tr>
				<td>11</td>
				<td>Sprite 0 (or 1) to Sprite 6 (or 7)</td>
			</tr>
			<tr>
				<td>10</td>
				<td>Sprite 0 (or 1) to Sprite 4 (or 5)</td>
			</tr>
			<tr>
				<td>09</td>
				<td>Sprite 0 (or 1) to Sprite 2 (or 3)</td>
			</tr>
			<tr>
				<td>08</td>
				<td>Playfield 2 to Sprite 6 (or 7)</td>
			</tr>
			<tr>
				<td>07</td>
				<td>Playfield 2 to Sprite 4 (or 5)</td>
			</tr>
			<tr>
				<td>06</td>
				<td>Playfield 2 to Sprite 2 (or 3)</td>
			</tr>
			<tr>
				<td>05</td>
				<td>Playfield 2 to Sprite 0 (or 1)</td>
			</tr>
			<tr>
				<td>04</td>
				<td>Playfield 1 to Sprite 6 (or 7)</td>
			</tr>
			<tr>
				<td>03</td>
				<td>Playfield 1 to Sprite 4 (or 5)</td>
			</tr>
			<tr>
				<td>02</td>
				<td>Playfield 1 to Sprite 2 (or 3)</td>
			</tr>
			<tr>
				<td>01</td>
				<td>Playfield 1 to Sprite 0 (or 1)</td>
			</tr>
			<tr>
				<td>00</td>
				<td>Playfield 1 to Playfield 2</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="colorx"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF180 - DFF1BE</td>
				<td>COLORxx</td>
				<td>Color table 0 to 31</td>
			</tr>
		</table>
		<br>
		<p>
			There are 32 of these registers (xx = 00-31) and together with the banking<br>
			bits they address the 256 locations in the color palette. There are<br>
			actually two sets of color regs, selection of which is controlled by<br>
			the LOCT reg bit. When LOCT = 0 the 4 MSB of red, green and blue<br>
			video data are selected along with the T bit for genlocks the low<br>
			order set of registers is also selected as well, so that the 4 bits-<br>
			values are automatically extended to 8 bits.This provides<br>
			compatibility with old software. If the full range of palette values<br>
			are desired, then LOCT can be set high and independent values for<br>
			the 4 LSB of red, green and blue can be written. The low order<br>
			color registers do not contain a transparency (T) bit.
		</p>
		<p>
			The table below shows the color register bit usage.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>LOCT=0</td>
				<td>T</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>R7</td>
				<td>R6</td>
				<td>R5</td>
				<td>R4</td>
				<td>G7</td>
				<td>G6</td>
				<td>G5</td>
				<td>G4</td>
				<td>B7</td>
				<td>B6</td>
				<td>B5</td>
				<td>B4</td>
			</tr>
			<tr>
				<td>LOCT=1</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>R3</td>
				<td>R2</td>
				<td>R1</td>
				<td>R0</td>
				<td>G3</td>
				<td>G2</td>
				<td>G1</td>
				<td>G0</td>
				<td>B3</td>
				<td>B2</td>
				<td>B1</td>
				<td>B0</td>
			</tr>
		</table>
		<br>
		<p>
			T = TRANSPARENCY,<br>
			R = RED,<br>
			G = GREEN,<br>
			B = BLUE
		</p>
		<p>
			T bit of COLOR00 thru COLOR31 sets ZD_pin HI, When that color is<br>
			selected in all video modes.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="cop1lch"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF080</td>
				<td>COP1LCH</td>
				<td>Coprocessor first location register (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF082</td>
				<td>COP1LCL</td>
				<td>Coprocessor first location register (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers contain a jump address.<br>
			See <a href="#copins"><b>COPINS</b></a> for a complete description.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="cop2lch"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF084</td>
				<td>COP2LCH</td>
				<td>Coprocessor second location register (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF086</td>
				<td>COP2LCL</td>
				<td>Coprocessor second location register (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers contain a jump address.<br>
			See <a href="#copins"><b>COPINS</b></a> for a complete description.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="copcon"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF02E</td>
				<td>COPCON</td>
				<td>Coprocessor control register</td>
			</tr>
		</table>
		<br>
		<p>
			This is a-1 bit register that when set true, allows the coprocessor<br>
			to access the blitter hardware. This bit is cleared power on reset,<br>
			so that the coprocessor cannot access the blitter hardware.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>BIT#</th>
				<th>NAME</th>
				<th>FUNCTION</th>
			</tr>
			<tr>
				<td>01</td>
				<td>CDANG</td>
				<td>
					Coprocessor danger mode. Allows coprocessor<br>
					access to all RGA registers if true.<br>
					(if 0, access to RGA&gt;DFF07E)<br>
					(On old chips access to only RGA&gt;DFF03E if CDANG=1)<br>
					(see VPOSR)
				</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="copins"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF08C</td>
				<td>COPINS</td>
				<td>Coprocessor instruction fetch identity</td>
			</tr>
		</table>
		<br>
		<p>
			This is a dummy address that is generated by the coprocessor whenever<br>
			it is loading instructions into its own instruction register.<br>
			This actually occurs every coprocessor cycle except for the second<br>
			(IR2) cycle of the MOVE instruction. The three types of instructions<br>
			are shown below.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>MOVE</th>
				<td>Move immediate to dest</td>
			</tr>
			<tr>
				<th>WAIT</th>
				<td>
					Wait until beam counter is equal to, or greater than.<br>
					(Keeps coprocessor off of bus until beam position has<br>
					been reached)
				</td>
			</tr>
			<tr>
				<th>SKIP</th>
				<td>
					Skip if beam counter is equal to, or greater than.<br>
					(Skips following MOVE inst. unless beam position has been<br>
					reached)
				</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<td>&nbsp;</td>
				<th colspan="2">MOVE</th>
				<th colspan="2">WAIT UNTIL</th>
				<th colspan="2">SKIP IF</th>
			</tr>
			<tr>
				<th>Bit</th>
				<th>IR1</th>
				<th>IR2</th>
				<th>IR1</th>
				<th>IR2</th>
				<th>IR1</th>
				<th>IR2</th>
			</tr>
			<tr>
				<td>15</td>
				<td>0</td>
				<td>RD15</td>
				<td>VP7</td>
				<td>BFD</td>
				<td>VP7</td>
				<td>BFD</td>
			</tr>
			<tr>
				<td>14</td>
				<td>0</td>
				<td>RD14</td>
				<td>VP6</td>
				<td>VE6</td>
				<td>VP6</td>
				<td>VE6</td>
			</tr>
			<tr>
				<td>13</td>
				<td>0</td>
				<td>RD13</td>
				<td>VP5</td>
				<td>VE5</td>
				<td>VP5</td>
				<td>VE5</td>
			</tr>
			<tr>
				<td>12</td>
				<td>0</td>
				<td>RD12</td>
				<td>VP4</td>
				<td>VE4</td>
				<td>VP4</td>
				<td>VE4</td>
			</tr>
			<tr>
				<td>11</td>
				<td>0</td>
				<td>RD11</td>
				<td>VP3</td>
				<td>VE3</td>
				<td>VP3</td>
				<td>VE3</td>
			</tr>
			<tr>
				<td>10</td>
				<td>0</td>
				<td>RD10</td>
				<td>VP2</td>
				<td>VE2</td>
				<td>VP2</td>
				<td>VE2</td>
			</tr>
			<tr>
				<td>09</td>
				<td>0</td>
				<td>RD09</td>
				<td>VP1</td>
				<td>VE1</td>
				<td>VP1</td>
				<td>VE1</td>
			</tr>
			<tr>
				<td>08</td>
				<td>DA8</td>
				<td>RD08</td>
				<td>VP0</td>
				<td>VE0</td>
				<td>VP0</td>
				<td>VE0</td>
			</tr>
			<tr>
				<td>07</td>
				<td>DA7</td>
				<td>RD07</td>
				<td>HP8</td>
				<td>HE8</td>
				<td>HP8</td>
				<td>HE8</td>
			</tr>
			<tr>
				<td>06</td>
				<td>DA6</td>
				<td>RD06</td>
				<td>HP7</td>
				<td>HE7</td>
				<td>HP7</td>
				<td>HE7</td>
			</tr>
			<tr>
				<td>05</td>
				<td>DA5</td>
				<td>RD05</td>
				<td>HP6</td>
				<td>HE6</td>
				<td>HP6</td>
				<td>HE6</td>
			</tr>
			<tr>
				<td>04</td>
				<td>DA4</td>
				<td>RD04</td>
				<td>HP5</td>
				<td>HE5</td>
				<td>HP5</td>
				<td>HE5</td>
			</tr>
			<tr>
				<td>03</td>
				<td>DA3</td>
				<td>RD03</td>
				<td>HP4</td>
				<td>HE4</td>
				<td>HP4</td>
				<td>HE4</td>
			</tr>
			<tr>
				<td>02</td>
				<td>DA2</td>
				<td>RD02</td>
				<td>HP3</td>
				<td>HE3</td>
				<td>HP3</td>
				<td>HE3</td>
			</tr>
			<tr>
				<td>01</td>
				<td>DA1</td>
				<td>RD01</td>
				<td>HP2</td>
				<td>HE2</td>
				<td>HP2</td>
				<td>HE2</td>
			</tr>
			<tr>
				<td>00</td>
				<td>0</td>
				<td>RD00</td>
				<td>1</td>
				<td>0</td>
				<td>1</td>
				<td>1</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>IR1</th>
				<td>First instruction register</td>
			</tr>
			<tr>
				<th>IR2</th>
				<td>Second instruction register</td>
			</tr>
			<tr>
				<th>DA</th>
				<td>
					Destination address for MOVE instruction.Fetched during<br>
					IR1 time,used during IR2 time on RGA bus
				</td>
			</tr>
			<tr>
				<th>RD</th>
				<td>
					RAM Data moved by MOVE instruction at IR2 time<br>
					directly from RAM to the address given by the DA field
				</td>
			</tr>
			<tr>
				<th>VP</th>
				<td>Vertical beam position comparison bit</td>
			</tr>
			<tr>
				<th>HP</th>
				<td>Horizontal beam position comparison bit</td>
			</tr>
			<tr>
				<th>VE</th>
				<td>Enable comparison (mask bit)</td>
			</tr>
			<tr>
				<th>HE</th>
				<td>Enable comparison (mask bit)</td>
			</tr>
		</table>
		<br>
		<blockquote>
			<p>
				Note:<br>
				BFD = Blitter finished disable. When this bit is true, the blitter<br>
				finished flag will have no effect on the coprocessor. When this<br>
				bit is zero the blitter finished flag must be true (in addition<br>
				to the rest of the bit comparisons) before the coprocessor can<br>
				exit from it`s wait state, or skip over an instruction. Note<br>
				that the V7 comparison cannot be masked.
			</p>
		</blockquote>
		<p>
			The coprocessor is basically a 2 cycle machine that requests<br>
			the bus only during odd memory cycles. (4 memory cycles per in)
		</p>
		<p>
			It has priority over the blitter and microprocessor.
		</p>
		<p>
			There are only three types of instructions, MOVE immediate,<br>
			WAIT UNTIL, and SKIP IF. All instructions require 2 bus cycles<br>
			(and two instruction words). Since only the odd bus cycles are<br>
			requested, 4 memory cycle times are required per instruction.<br>
			(memory cycles are 280 ns).
		</p>
		<p>
			There are two indirect jump registers COP1LC and COP2LC.<br>
			These are 20 bit pointer registers whose contents are used to modify<br>
			program counter for initialization or jumps.
		</p>
		<p>
			They are transfered to the program counter whenever strobe address<br>
			COPJMP1 or COPJMP2 are written. In addition COP1LC is automatically<br>
			used at the beginning of each vertical blank time.
		</p>
		<p>
			It is important that one of the jump registers be initialized and it`s<br>
			jump strobe address hit, after power up but before coprocessor DMA is<br>
			initialized. This insures a determined startup address, and state.
		</p>
		<a href="#cop1lch"><b>COP1LCH/COP1LCL</b></a>
		<a href="#cop2lch"><b>COP2LCH/COP2LCL</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="copjmp"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF088</td>
				<td>COPJMP1</td>
				<td>Coprocessor restart at first location</td>
			</tr>
			<tr>
				<td>DFF08A</td>
				<td>COPJMP2</td>
				<td>Coprocessor restart at second location</td>
			</tr>
		</table>
		<br>
		<p>
			These address are strobe address, that when written to cause the<br>
			coprocessor to jump indirect using the address contained in the<br>
			first or second location regs described below. The coprocessor itself<br>
			can write to these address, causing it`s own jump indirect.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="ddfstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF092</td>
				<td>DDFSTRT</td>
				<td>Display data fetch start (horizontal position)</td>
			</tr>
			<tr>
				<td>DFF094</td>
				<td>DDFSTOP</td>
				<td>Display data fetch stop (horizontal position)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers control the horizontal timing of the beginning and<br>
			end of the bit plane DMA timing display data fetch. The vertical bit<br>
			plane DMA timing is identical to the display windows described above.<br>
			The bit plane Modulos are dependent on the bit plane horizontal size,<br>
			and on this data fetch window size.
		</p>
		<p>
			Register bit assignment :
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
				<td>0</td>
			</tr>
		</table>
		<br>
		<p>
			The tables below show the start and stop timing for different register contents
		</p>
		<p>
			DDFSTRT (Left edge of display data fetch) :
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>PURPOSE</th>
				<th>H8</th>
				<th>H7</th>
				<th>H6</th>
				<th>H5</th>
				<th>H4</th>
			</tr>
			<tr>
				<td>Extra wide (max)</td>
				<td>0</td>
				<td>0</td>
				<td>1</td>
				<td>0</td>
				<td>1</td>
			</tr>
			<tr>
				<td>wide</td>
				<td>0</td>
				<td>0</td>
				<td>1</td>
				<td>1</td>
				<td>0</td>
			</tr>
			<tr>
				<td>normal</td>
				<td>0</td>
				<td>0</td>
				<td>1</td>
				<td>1</td>
				<td>1</td>
			</tr>
			<tr>
				<td>narrow</td>
				<td>0</td>
				<td>1</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
			</tr>
		</table>
		<br>
		<p>
			DDFSTOP (Right edge of display data fetch) :
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>PURPOSE</th>
				<th>H8</th>
				<th>H7</th>
				<th>H6</th>
				<th>H5</th>
				<th>H4</th>
			</tr>
			<tr>
				<td>narrow</td>
				<td>1</td>
				<td>1</td>
				<td>0</td>
				<td>0</td>
				<td>1</td>
			</tr>
			<tr>
				<td>normal</td>
				<td>1</td>
				<td>1</td>
				<td>0</td>
				<td>1</td>
				<td>0</td>
			</tr>
			<tr>
				<td>wide (max)</td>
				<td>1</td>
				<td>1</td>
				<td>0</td>
				<td>1</td>
				<td>1</td>
			</tr>
		</table>
		<br>
		<p>
			Note that these numbers will vary with variable beam counter mode<br>
			set: (The maxes and mins, that is).
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="deniseid"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF07C</td>
				<td>DENISEID</td>
				<td>Denise/Lisa (video out chip) revision level</td>
			</tr>
		</table>
		<br>
		<p>
			The original Denise (8362) does not have this register, so whatever<br>
			value is left over on the bus from the last cycle will be there.<br>
			ECS Denise (8373) returns hex (fc) in the lower 8 bits.Lisa returns<br>
			hex (f8). The upper 8 bits of this Register are loaded from the<br>
			serial mouse bus, and are reserved for future hardware implentation.
		</p>
		<p>
			The 8 low-order bits are encoded as follows :
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>7-4</td>
				<td>
					Lisa/Denise/ECS Denise Revision level(decrement to<br>
					bump revision level, hex F represents 0th rev. level).
				</td>
			</tr>
			<tr>
				<td>3</td>
				<td>Maintain as a 1 for future generation</td>
			</tr>
			<tr>
				<td>2</td>
				<td>When low indicates AA feature set (LISA)</td>
			</tr>
			<tr>
				<td>1</td>
				<td>When low indicates ECS feature set (LISA or ECS DENISE)</td>
			</tr>
			<tr>
				<td>0</td>
				<td>Maintain as a 1 for future generation</td>
			</tr>
		</table>
		<br>
		<p>
			A proposed way to detect chip&#39;s revision through hardware poking :
		</p>
		<blockquote>
			<pre>is_AGA:
    move.w 0xdff07c,d0    
    moveq  #31-1,d2
    and.w  #0xff,d0
check_loop:
    move.w 0xdff07C,d1
    and.w  #0xff,d1
    cmp.b  d0,d1
    bne.b  not_AGA
    dbf    d2,check_loop
    or.b   #0xf0,d0
    cmp.b  #0xf8,d0
    bne.b  not_AGA
    moveq  #1,d0
    rts
not_AGA:
    moveq  #0,d0
    rts
			</pre>
		</blockquote>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="diwhigh"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1E4</td>
				<td>DIWHIGH</td>
				<td>Display window upper bits for start, stop</td>
			</tr>
		</table>
		<br>
		<p>
			This is an added register for Hires chips, and allows larger start<br>
			&amp; stop ranges. If it is not written, (<a href="#diwstrt"><b>DIWSTRT</b></a>, <a href="#diwstrt"><b>DIWSTOP</b></a>)<br>
			description holds. If this register is written, direct start &amp; stop<br>
			positions anywhere on the screen. It doesn&#39;t affect the UHRES<br>
			pointers.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>H10</td>
				<td>H1</td>
				<td>H0</td>
				<td>V10</td>
				<td>V9</td>
				<td>V8</td>
				<td>0</td>
				<td>0</td>
				<td>H10</td>
				<td>H1</td>
				<td>H0</td>
				<td>V10</td>
				<td>V9</td>
				<td>V8</td>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td colspan="8">(stop)</td>
				<td colspan="8">(start)</td>
			</tr>
		</table>
		<br>
		<p>
			H1 and H0 values define 70ns and 35ns increments respectively, and new LISA bits.
		</p>
		<blockquote>
			<p>
				Note:<br>
				In all 3 display window registers, horizontal bit positions have been<br>
				renamed to reflect HIRES pixel increments, e.g. what used to be<br>
				called H0 is now referred to as H2.
			</p>
		</blockquote>
		<a href="#diwstrt"><b>DIWSTRT/DIWSTOP</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="diwstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF08E</td>
				<td>DIWSTRT</td>
				<td>Display window start (upper left vertical-horizontal position)</td>
			</tr>
			<tr>
				<td>DFF090</td>
				<td>DIWSTOP</td>
				<td>Display window stop (lower right vertical-horizontal position)</td>
			</tr>
		</table>
		<br>
		<p>
			These registers control the display window size and position,<br>
			by locating the upper left and lower right corners.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>V7</td>
				<td>V6</td>
				<td>V5</td>
				<td>V4</td>
				<td>V3</td>
				<td>V2</td>
				<td>V1</td>
				<td>V0</td>
				<td>H9</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
			</tr>
		</table>
		<br>
		<p>
			DIWSTRT is vertically restricted to the upper 2/3 of the display (V8=0),<br>
			and horizontally restricted to the left 3/4 of the display (H8=0).
		</p>
		<p>
			See <a href="#diwhigh"><b>DIWHIGH</b></a> for exceptions.
		</p>
		<a href="#diwhigh"><b>DIWHIGH</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dmaconr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF002</td>
				<td>DMACONR</td>
				<td>DMA Control (and blitter status) read</td>
			</tr>
			<tr>
				<td>DFF096</td>
				<td>DMACON</td>
				<td>DMA Control write (clear or set)</td>
			</tr>
		</table>
		<br>
		<p>
			This register controls all of the DMA channels, and contains<br>
			blitter DMA status bits.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>SET/CLR</td>
				<td>
					Set/Clear control bit. Determines if bits<br>
					written with a 1 get set or cleared<br>
					Bits written with a zero are unchanged
				</td>
			</tr>
			<tr>
				<td>14</td>
				<td>BBUSY</td>
				<td>Blitter busy status bit (read only)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>BZERO</td>
				<td>Blitter logic zero status bit (read only)</td>
			</tr>
			<tr>
				<td>12</td>
				<td>X</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>11</td>
				<td>X</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>10</td>
				<td>BLTPRI</td>
				<td>
					Blitter DMA priority (over CPU micro)<br>
					(also called &#34;blitter nasty&#34;)<br>
					(disables /BLS pin, preventing micro<br>
					from stealing any bus cycles while<br>
					blitter DMA is running)
				</td>
			</tr>
			<tr>
				<td>09</td>
				<td>DMAEN</td>
				<td>Enable all DMA below (also UHRES DMA)</td>
			</tr>
			<tr>
				<td>08</td>
				<td>BPLEN</td>
				<td>Bit plane DMA enable</td>
			</tr>
			<tr>
				<td>07</td>
				<td>COPEN</td>
				<td>Coprocessor DMA enable</td>
			</tr>
			<tr>
				<td>06</td>
				<td>BLTEN</td>
				<td>Blitter DMA enable</td>
			</tr>
			<tr>
				<td>05</td>
				<td>SPREN</td>
				<td>Sprite DMA enable</td>
			</tr>
			<tr>
				<td>04</td>
				<td>DSKEN</td>
				<td>Disk DMA enable</td>
			</tr>
			<tr>
				<td>03</td>
				<td>AUD3EN</td>
				<td>Audio channel 3 DMA enable</td>
			</tr>
			<tr>
				<td>02</td>
				<td>AUD2EN</td>
				<td>Audio channel 2 DMA enable</td>
			</tr>
			<tr>
				<td>01</td>
				<td>AUD1EN</td>
				<td>Audio channel 1 DMA enable</td>
			</tr>
			<tr>
				<td>00</td>
				<td>AUD0EN</td>
				<td>Audio channel 0 DMA enable</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dskbytr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF01A</td>
				<td>DSKBYTR</td>
				<td>Disk data byte and status read</td>
			</tr>
		</table>
		<br>
		<p>
			This register is the Disk-Microprocessor data buffer. Data from the<br>
			disk (in read mode) is loaded into this register one byte at a time,<br>
			and bit 15 (DSKBYT) is set true.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>DSKBYT</td>
				<td>Disk byte ready (reset on read)</td>
			</tr>
			<tr>
				<td>14</td>
				<td>DMAON</td>
				<td>DMAEN (DSKLEN) &amp; DMAEN (DMACON) &amp; DSKEN (DMACON)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>DISKWRITE</td>
				<td>Mirror of bit 14 (WRITE) in DSKLEN</td>
			</tr>
			<tr>
				<td>12</td>
				<td>WORDEQUAL</td>
				<td>
					This bit true only while DSKSYNC register<br>
					equals the data from disk
				</td>
			</tr>
			<tr>
				<td>11-08</td>
				<td>0</td>
				<td>Not used</td>
			</tr>
			<tr>
				<td>07-00</td>
				<td>DATA</td>
				<td>Disk byte data</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dskdatr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF008</td>
				<td>DSKDATR</td>
				<td>Disk DMA data read (early read dummy address)</td>
			</tr>
			<tr>
				<td>DFF026</td>
				<td>DSKDAT</td>
				<td>Disk DMA data write</td>
			</tr>
		</table>
		<br>
		<p>
			This register is the disk-DMA data buffer.It contains 2 bytes of data<br>
			that are either sent to (write) or received from (read) the disk. The<br>
			DMA controller automatically transfers data to or from this register<br>
			and RAM, and when the DMA data is finished (length=0) it causes<br>
			a disk block interrupt.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dsklen"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF024</td>
				<td>DSKLEN</td>
				<td>Disk length</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>DMAEN</td>
				<td>Disk DMA enable</td>
			</tr>
			<tr>
				<td>14</td>
				<td>WRITE</td>
				<td>Disk write (RAM or disk) if 1</td>
			</tr>
			<tr>
				<td>13-0</td>
				<td>LENGTH</td>
				<td>Length (# of words) of DMA data.</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dskpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF020</td>
				<td>DSKPTH</td>
				<td>Disk Pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF022</td>
				<td>DSKPTL</td>
				<td>Disk Pointer (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			This pair of registers contains the 20-bit (OCS: 18-bit) address of disk DMA data.<br>
			These address registers must be initialized by the processor or<br>
			coprocessor before disk DMA is enabled.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="dsksync"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF07E</td>
				<td>DSKSYNC</td>
				<td>
					Disk sync register, the match code for disk read synchronization<br>
					See ADKCON bit 10
				</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="fmode"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1FC</td>
				<td>FMODE</td>
				<td>Memory Fetch Mode</td>
			</tr>
		</table>
		<br>
		<p>
			This register controls the fetch mechanism for different<br>
			types of Chip RAM accesses:
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>SSCAN2</td>
				<td>Global enable for sprite scan-doubling.</td>
			</tr>
			<tr>
				<td>14</td>
				<td>BSCAN2</td>
				<td>
					Enables the use of 2nd P/F modulus on an<br>
					alternate line basis to support bitplane<br>
					scan-doubling.
				</td>
			</tr>
			<tr>
				<td>13-04</td>
				<td>Unused</td>
				<td>&nbsp;</td>
			</tr>
			<tr>
				<td>03</td>
				<td>SPAGEM</td>
				<td>Sprite page mode (double CAS)</td>
			</tr>
			<tr>
				<td>02</td>
				<td>SPR32</td>
				<td>Sprite 32 bit wide mode</td>
			</tr>
			<tr>
				<td>01</td>
				<td>BPAGEM</td>
				<td>Bitplane Page Mode (double CAS)</td>
			</tr>
			<tr>
				<td>00</td>
				<td>BLP32</td>
				<td>Bitplane 32 bit wide mode</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>BPAGEM</th>
				<th>BPL32</th>
				<th>Bitplane Fetch</th>
				<th>Increment</th>
				<th>Memory Cycle</th>
				<th>Bus Width</th>
			</tr>
			<tr>
				<td>0</td>
				<td>0</td>
				<td>By 2 bytes</td>
				<td>(as before)</td>
				<td>normal CAS</td>
				<td>16</td>
			</tr>
			<tr>
				<td>0</td>
				<td>1</td>
				<td>By 4 bytes</td>
				<td>&nbsp;</td>
				<td>normal CAS</td>
				<td>32</td>
			</tr>
			<tr>
				<td>1</td>
				<td>0</td>
				<td>By 4 bytes</td>
				<td>&nbsp;</td>
				<td>double CAS</td>
				<td>16</td>
			</tr>
			<tr>
				<td>1</td>
				<td>1</td>
				<td>By 8 bytes</td>
				<td>&nbsp;</td>
				<td>double CAS</td>
				<td>32</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>SPAGEM</th>
				<th>SPR32</th>
				<th>Sprite Fetch</th>
				<th>Increment</th>
				<th>Memory Cycle</th>
				<th>Bus Width</th>
			</tr>
			<tr>
				<td>0</td>
				<td>0</td>
				<td>By 2 bytes</td>
				<td>(as before)</td>
				<td>normal CAS</td>
				<td>16</td>
			</tr>
			<tr>
				<td>0</td>
				<td>1</td>
				<td>By 4 bytes</td>
				<td>&nbsp;</td>
				<td>normal CAS</td>
				<td>32</td>
			</tr>
			<tr>
				<td>1</td>
				<td>0</td>
				<td>By 4 bytes</td>
				<td>&nbsp;</td>
				<td>double CAS</td>
				<td>16</td>
			</tr>
			<tr>
				<td>1</td>
				<td>1</td>
				<td>By 8 bytes</td>
				<td>&nbsp;</td>
				<td>double CAS</td>
				<td>32</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="hbstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1C4</td>
				<td>HBSTRT</td>
				<td>Horizontal START position</td>
			</tr>
			<tr>
				<td>DFF1C6</td>
				<td>HBSTOP</td>
				<td>Horizontal STOP position</td>
			</tr>
		</table>
		<br>
		<p>
			Bits 7-0 contain the stop and start positions, respectively,<br>
			for programmed horizontal blanking in 280ns increments.<br>
			Bits 10-8 provide a fine position control in 35ns increments.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-11</td>
				<td>0</td>
				<td>Unused</td>
			</tr>
			<tr>
				<td>10</td>
				<td>H1</td>
				<td>140ns</td>
			</tr>
			<tr>
				<td>09</td>
				<td>H1</td>
				<td>70ns</td>
			</tr>
			<tr>
				<td>08</td>
				<td>H0</td>
				<td>35ns</td>
			</tr>
			<tr>
				<td>07</td>
				<td>H10</td>
				<td>35840ns</td>
			</tr>
			<tr>
				<td>06</td>
				<td>H9</td>
				<td>17920ns</td>
			</tr>
			<tr>
				<td>05</td>
				<td>H8</td>
				<td>8960ns</td>
			</tr>
			<tr>
				<td>04</td>
				<td>H7</td>
				<td>4480ns</td>
			</tr>
			<tr>
				<td>03</td>
				<td>H6</td>
				<td>2240ns</td>
			</tr>
			<tr>
				<td>02</td>
				<td>H5</td>
				<td>1120ns</td>
			</tr>
			<tr>
				<td>01</td>
				<td>H4</td>
				<td>560ns</td>
			</tr>
			<tr>
				<td>00</td>
				<td>H3</td>
				<td>280ns</td>
			</tr>
		</table>
		<br>
		<a href="#beamcon0"><b>BEAMCON0</b></a> <a href="#hhposw"><b>HHPOSW/HHPOSR</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="hcenter"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1E2</td>
				<td>HCENTER</td>
				<td>Horizontal position (CCKs) of VSYNC on long field</td>
			</tr>
		</table>
		<br>
		<p>
			This is necessary for interlace mode with variable beam counters.<br>
			See <a href="#beamcon0"><b>BEAMCON0</b></a> for when it affects chip outputs.<br>
			See <a href="#htotal"><b>HTOTAL</b></a> for bits.
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="hhposw"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1D8</td>
				<td>HHPOSW</td>
				<td>DUAL mode hires Hbeam counter write</td>
			</tr>
			<tr>
				<td>DFF1DA</td>
				<td>HHPOSR</td>
				<td>DUAL mode hires Hbeam counter read</td>
			</tr>
		</table>
		<br>
		<p>
			This the secondary beam counter for the faster mode, triggering the<br>
			UHRES pointers &amp; doing the comparisons for <a href="#hbstrt"><b>HBSTRT</b></a>,<br>
			<a href="#hbstrt"><b>HBSTOP</b></a>, <a href="#htotal"><b>HTOTAL</b></a>, <a href="#hsstrt"><b>HSSTRT</b></a>, <a href="#hsstop"><b>HSSTOP</b></a> (See <a href="#htotal"><b>HTOTAL</b></a> for bits)
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="hsstop"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1C2</td>
				<td>HSSTOP</td>
				<td>Horizontal line position for SYNC stop</td>
			</tr>
		</table>
		<br>
		<p>
			Sets # of colour clocks for sync stop (<a href="#htotal"><b>HTOTAL</b></a> for bits).
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a> <a href="#hhposw"><b>HHPOSW/HHPOSR</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="hsstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1DE</td>
				<td>HSSTRT</td>
				<td>Horiz line position for HSYNC stop</td>
			</tr>
		</table>
		<br>
		<p>
			Set # of colour clocks for sync start (<a href="#htotal"><b>HTOTAL</b></a> for bits)<br>
			See <a href="#beamcon0"><b>BEAMCON0</b></a> for details of when these 2 are active.
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<a href="#hhposw"><b>HHPOSW/HHPOSR</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="htotal"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1C0</td>
				<td>HTOTAL</td>
				<td>Highest colour clock count in horizontal line</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
				<td>H1</td>
			</tr>
		</table>
		<br>
		<p>
			Horizontal line has these many + 1&nbsp;280nS increments. If the pal bit &amp;<br>
			LOLDIS are not high, long line/short line toggle will occur, and<br>
			there will be this many +2 every other line.<br>
			Active if VARBEAMEN=1 or DUAL+1.
		</p>
		<a href="#hcenter"><b>Hcenter</b></a>
		<a href="#hhposw"><b>HHPOSW/HHPOSR</b></a>
		<a href="#hsstop"><b>HSSTOP</b></a>
		<a href="#hsstrt"><b>HSSTRT</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="intenar"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF01C</td>
				<td>INTENAR</td>
				<td>Interrupt enable bits (read)</td>
			</tr>
			<tr>
				<td>DFF09A</td>
				<td>POTINP</td>
				<td>Interrupt enable bits (clear or set bits)</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains interrupt enable bits. The bit assignment for<br>
			both the request, and enable registers is given below.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Level</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>SET/CLR</td>
				<td>&nbsp;</td>
				<td>
					Set/clear control bit. Determines if bits<br>
					written with a 1 get set or cleared. Bits<br>
					written with a zero are always unchanged.
				</td>
			</tr>
			<tr>
				<td>14</td>
				<td>INTEN</td>
				<td>&nbsp;</td>
				<td>Master interrupt (enable only, no request)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>EXTER</td>
				<td>6</td>
				<td>External interrupt</td>
			</tr>
			<tr>
				<td>12</td>
				<td>DSKSYN</td>
				<td>5</td>
				<td>Disk sync register (DSKSYNC) matches disk</td>
			</tr>
			<tr>
				<td>11</td>
				<td>RBF</td>
				<td>5</td>
				<td>Serial port receive buffer full</td>
			</tr>
			<tr>
				<td>10</td>
				<td>AUD3</td>
				<td>4</td>
				<td>Audio channel 3 block finished</td>
			</tr>
			<tr>
				<td>09</td>
				<td>AUD2</td>
				<td>4</td>
				<td>Audio channel 2 block finished</td>
			</tr>
			<tr>
				<td>08</td>
				<td>AUD1</td>
				<td>4</td>
				<td>Audio channel 1 block finished</td>
			</tr>
			<tr>
				<td>07</td>
				<td>AUD0</td>
				<td>4</td>
				<td>Audio channel 0 block finished</td>
			</tr>
			<tr>
				<td>06</td>
				<td>BLIT</td>
				<td>3</td>
				<td>Blitter has finished</td>
			</tr>
			<tr>
				<td>05</td>
				<td>VERTB</td>
				<td>3</td>
				<td>Start of vertical blank</td>
			</tr>
			<tr>
				<td>04</td>
				<td>COPER</td>
				<td>3</td>
				<td>Coprocessor</td>
			</tr>
			<tr>
				<td>03</td>
				<td>PORTS</td>
				<td>2</td>
				<td>I/O Ports and timers</td>
			</tr>
			<tr>
				<td>02</td>
				<td>SOFT</td>
				<td>1</td>
				<td>Reserved for software initiated interrupt.</td>
			</tr>
			<tr>
				<td>01</td>
				<td>DSKBLK</td>
				<td>1</td>
				<td>Disk block finished</td>
			</tr>
			<tr>
				<td>00</td>
				<td>TBE</td>
				<td>1</td>
				<td>Serial port transmit buffer empty</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="intreqr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF01E</td>
				<td>INTREQR</td>
				<td>Interrupt request bits (read)</td>
			</tr>
			<tr>
				<td>DFF09C</td>
				<td>INTREQ</td>
				<td>Interrupt request bits (clear or set)</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains interrupt request bits (or flags). These bits<br>
			may be polled by the processor, and if enabled by the bits listed in<br>
			the next register, they may cause processor interrupts. Both a set<br>
			and clear operation are required to load arbitrary data into this register.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Level</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>SET/CLR</td>
				<td>&nbsp;</td>
				<td>
					Set/clear control bit. Determines if bits<br>
					written with a 1 get set or cleared. Bits<br>
					written with a zero are always unchanged.
				</td>
			</tr>
			<tr>
				<td>14</td>
				<td>INTEN</td>
				<td>&nbsp;</td>
				<td>Master interrupt (enable only, no request)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>EXTER</td>
				<td>6</td>
				<td>External interrupt</td>
			</tr>
			<tr>
				<td>12</td>
				<td>DSKSYN</td>
				<td>5</td>
				<td>Disk sync register (DSKSYNC) matches disk</td>
			</tr>
			<tr>
				<td>11</td>
				<td>RBF</td>
				<td>5</td>
				<td>Serial port receive buffer full</td>
			</tr>
			<tr>
				<td>10</td>
				<td>AUD3</td>
				<td>4</td>
				<td>Audio channel 3 block finished</td>
			</tr>
			<tr>
				<td>09</td>
				<td>AUD2</td>
				<td>4</td>
				<td>Audio channel 2 block finished</td>
			</tr>
			<tr>
				<td>08</td>
				<td>AUD1</td>
				<td>4</td>
				<td>Audio channel 1 block finished</td>
			</tr>
			<tr>
				<td>07</td>
				<td>AUD0</td>
				<td>4</td>
				<td>Audio channel 0 block finished</td>
			</tr>
			<tr>
				<td>06</td>
				<td>BLIT</td>
				<td>3</td>
				<td>Blitter has finished</td>
			</tr>
			<tr>
				<td>05</td>
				<td>VERTB</td>
				<td>3</td>
				<td>Start of vertical blank</td>
			</tr>
			<tr>
				<td>04</td>
				<td>COPER</td>
				<td>3</td>
				<td>Coprocessor</td>
			</tr>
			<tr>
				<td>03</td>
				<td>PORTS</td>
				<td>2</td>
				<td>I/O Ports and timers</td>
			</tr>
			<tr>
				<td>02</td>
				<td>SOFT</td>
				<td>1</td>
				<td>Reserved for software initiated interrupt.</td>
			</tr>
			<tr>
				<td>01</td>
				<td>DSKBLK</td>
				<td>1</td>
				<td>Disk block finished</td>
			</tr>
			<tr>
				<td>00</td>
				<td>TBE</td>
				<td>1</td>
				<td>Serial port transmit buffer empty</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="joy0dat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF00A</td>
				<td>JOY0DAT</td>
				<td>Joystick-mouse 0 data (left vert, horiz)</td>
			</tr>
			<tr>
				<td>DFF00C</td>
				<td>JOY1DAT</td>
				<td>Joystick-mouse 1 data (right vert, horiz)</td>
			</tr>
		</table>
		<br>
		<p>
			These addresses each read a 16 bit register. These in turn are loaded<br>
			from the MDAT serial stream and are clocked in on the rising edge of<br>
			SCLK. MLD output is used to parallel load the external parallel-to-<br>
			serial converter.This in turn is loaded with the 4 quadrature inputs<br>
			from each of two game controller ports (8 total) plus 8 miscellaneous<br>
			control bits which are new for LISA and can be read in upper 8 bits<br>
			of LISAID.
		</p>
		<p>
			Register bits are as follows:
		</p>
		<p>
			Mouse counter usage (pins 1,3 = Yclock, pins 2,4 = Xclock)
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>JOY0DAT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
			<tr>
				<td>JOY1DAT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
		</table>
		<br>
		<p>
			0 = LEFT CONTROLLER PAIR, 1 = RIGHT CONTROLLER PAIR.<br>
			(4 counters total).The bit usage for both left and right addresses is<br>
			shown below. Each 6 bit counter (Y7-Y2,X7-X2) is clocked by 2 of the<br>
			signals input from the mouse serial stream.
		</p>
		<p>
			Starting with first bit received:
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Serial</th>
				<th>Bit name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>0</td>
				<td>M0H</td>
				<td>JOY0DAT Horizontal Clock</td>
			</tr>
			<tr>
				<td>1</td>
				<td>M0HQ</td>
				<td>JOY0DAT Horizontal Clock (quadrature)</td>
			</tr>
			<tr>
				<td>2</td>
				<td>M0V</td>
				<td>JOY0DAT Vertical Clock</td>
			</tr>
			<tr>
				<td>3</td>
				<td>M0VQ</td>
				<td>JOY0DAT Vertical Clock (quadrature)</td>
			</tr>
			<tr>
				<td>4</td>
				<td>M1V</td>
				<td>JOY1DAT Horizontall Clock</td>
			</tr>
			<tr>
				<td>5</td>
				<td>M1VQ</td>
				<td>JOY1DAT Horizontall Clock (quadrature)</td>
			</tr>
			<tr>
				<td>6</td>
				<td>M1V</td>
				<td>JOY1DAT Vertical Clock</td>
			</tr>
			<tr>
				<td>7</td>
				<td>M1VQ</td>
				<td>JOY1DAT Vertical Clock (quadrature)</td>
			</tr>
		</table>
		<br>
		<p>
			Bits 1 and 0 of each counter (Y1-Y0,X1-X0) may be read to determine<br>
			the state of the related input signal pair. This allows these pins to<br>
			double as joystick switch inputs. Joystick switch closures can be<br>
			deciphered as follows:
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Direction</th>
				<th>Pin</th>
				<th>Counter bits</th>
			</tr>
			<tr>
				<td>Forward</td>
				<td>1</td>
				<td>Y1 xor Y0 (BIT#09 xor BIT#08)</td>
			</tr>
			<tr>
				<td>Left</td>
				<td>3</td>
				<td>Y1</td>
			</tr>
			<tr>
				<td>Back</td>
				<td>2</td>
				<td>X1 xor X0 (BIT#01 xor BIT#00)</td>
			</tr>
			<tr>
				<td>Right</td>
				<td>4</td>
				<td>X1</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="joytest"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF036</td>
				<td>JOYTEST</td>
				<td>Write to all 4 joystick-mouse counters at once</td>
			</tr>
		</table>
		<br>
		<p>
			Mouse counter write test data:
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>JOY0DAT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
			<tr>
				<td>JOY1DAT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="noop"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1FE</td>
				<td>NO-OP</td>
				<td>No operation/NULL (Copper NOP instruction)</td>
			</tr>
		</table>
		<br>
		<p>
			Can also indicate last 2 or 3 refresh cycles or the
			restart of the COPPER after lockup.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="pot0dat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF012</td>
				<td>POT0DAT</td>
				<td>Pot counter data left pair (vert, horiz)</td>
			</tr>
			<tr>
				<td>DFF014</td>
				<td>POT1DAT</td>
				<td>Pot counter data right pair (vert, horiz)</td>
			</tr>
		</table>
		<br>
		<p>
			These addresses each read a pair of 8 bit pot counters.<br>
			(4 counters total). The bit assignment for both addresses is shown<br>
			below. The counters are stopped by signals from 2 controller<br>
			connectors (left-right) with 2 pins each.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>RIGHT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
			<tr>
				<td>LEFT</td>
				<td>Y7</td>
				<td>Y6</td>
				<td>Y5</td>
				<td>Y4</td>
				<td>Y3</td>
				<td>Y2</td>
				<td>Y1</td>
				<td>Y0</td>
				<td>X7</td>
				<td>X6</td>
				<td>X5</td>
				<td>X4</td>
				<td>X3</td>
				<td>X2</td>
				<td>X1</td>
				<td>X0</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th colspan="4">Connector</th>
				<th>Paula</th>
			</tr>
			<tr>
				<th>Loc.</th>
				<th>Dir.</th>
				<th>Sym.</th>
				<th>Pin</th>
				<th>Pin</th>
			</tr>
			<tr>
				<td>RIGHT</td>
				<td>Y</td>
				<td>RX</td>
				<td>9</td>
				<td>33</td>
			</tr>
			<tr>
				<td>RIGHT</td>
				<td>X</td>
				<td>RX</td>
				<td>5</td>
				<td>32</td>
			</tr>
			<tr>
				<td>LEFT</td>
				<td>Y</td>
				<td>LY</td>
				<td>9</td>
				<td>36</td>
			</tr>
			<tr>
				<td>LEFT</td>
				<td>X</td>
				<td>LX</td>
				<td>5</td>
				<td>35</td>
			</tr>
		</table>
		<br>
		<p>
			With normal (NTSC or PAL) horiz. line rate, the pots will give a full<br>
			scale (FF) reading with about 500kohms in one frame time. With<br>
			proportionally faster horiz line times, the counters will count<br>
			proportionally faster. This should be noted when doing variable<br>
			beam displays.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="potgo"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF034</td>
				<td>POTGO</td>
				<td>Pot port (4 bit) bi-direction and data and pot counter start</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="potinp"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF016</td>
				<td>POTINP</td>
				<td>Pot pin data read</td>
			</tr>
		</table>
		<br>
		<p>
			This register controls a 4 bit bi-direction I/O port that shares the<br>
			same 4 pins as the 4 pot counters above.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>OUTRY</td>
				<td>Output enable for Paula pin 33</td>
			</tr>
			<tr>
				<td>14</td>
				<td>DATRY</td>
				<td>I/O data Paula pin 33</td>
			</tr>
			<tr>
				<td>13</td>
				<td>OUTRX</td>
				<td>Output enable for Paula pin 32</td>
			</tr>
			<tr>
				<td>12</td>
				<td>DATRX</td>
				<td>I/O data Paula pin 32</td>
			</tr>
			<tr>
				<td>11</td>
				<td>OUTLY</td>
				<td>Out put enable for Paula pin 36</td>
			</tr>
			<tr>
				<td>10</td>
				<td>DATLY</td>
				<td>I/O data Paula pin 36</td>
			</tr>
			<tr>
				<td>09</td>
				<td>OUTLX</td>
				<td>Output enable for Paula pin 35</td>
			</tr>
			<tr>
				<td>08</td>
				<td>DATLX</td>
				<td>I/O data Paula pin 35</td>
			</tr>
			<tr>
				<td>07-01</td>
				<td>X</td>
				<td>Not used</td>
			</tr>
			<tr>
				<td>00</td>
				<td>START</td>
				<td>Start pots (dump capacitors,start counters)</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="refptr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF028</td>
				<td>REFPTR</td>
				<td>Refresh pointer</td>
			</tr>
		</table>
		<br>
		<p>
			This register is used as a dynamic RAM refresh address generator.<br>
			It&#39;s writable for test purposes only, and should never be written<br>
			by the microprocessor.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="serdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF030</td>
				<td>SERDAT</td>
				<td>Serial port data and stop bits write</td>
			</tr>
		</table>
		<br>
		<p>
			This address writes data to a transmit data buffer. Data from this<br>
			buffer is moved into a serial shift register for output transmission<br>
			whenever it is empty. This sets the interrupt request TBE<br>
			(transmit buffer empty).
		</p>
		<p>
			A stop bit must be provided as part of the data word.<br>
			The length of the data word is set by the position of the stop bit.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>S</td>
				<td>D8</td>
				<td>D7</td>
				<td>D6</td>
				<td>D5</td>
				<td>D4</td>
				<td>D3</td>
				<td>D2</td>
				<td>D1</td>
				<td>D0</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="serdatr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF018</td>
				<td>SERDATR</td>
				<td>Pot pin data read</td>
			</tr>
		</table>
		<br>
		<p>
			SERDATR - Serial port data and status read.
		</p>
		<p>
			This address reads data from a recive data buffer. Data in this<br>
			buffer is loaded from a receiving shift register whenever it is full.<br>
			Several interrupt request bits are also read at this address, along<br>
			with the data as shown below.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>OVRUN</td>
				<td>Serial port receiver overun</td>
			</tr>
			<tr>
				<td>14</td>
				<td>RBF</td>
				<td>Serial port receive buffer full (mirror)</td>
			</tr>
			<tr>
				<td>13</td>
				<td>TBE</td>
				<td>Serial port transmit buffer empty (mirror)</td>
			</tr>
			<tr>
				<td>12</td>
				<td>TSRE</td>
				<td>Serial port transmit shift reg. empty</td>
			</tr>
			<tr>
				<td>11</td>
				<td>RXD</td>
				<td>
					RXD pin receives UART serial data for<br>
					direct bit test by the micro.
				</td>
			</tr>
			<tr>
				<td>10</td>
				<td>X</td>
				<td>Not used.</td>
			</tr>
			<tr>
				<td>09</td>
				<td>STP</td>
				<td>Stop bit</td>
			</tr>
			<tr>
				<td>08</td>
				<td>STP-DB8</td>
				<td>Stop bit if LONG, data bit if not.</td>
			</tr>
			<tr>
				<td>07</td>
				<td>DB7</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>06</td>
				<td>DB6</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>05</td>
				<td>DB5</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>04</td>
				<td>DB4</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>03</td>
				<td>DB3</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>02</td>
				<td>DB2</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>01</td>
				<td>DB1</td>
				<td>Data bit.</td>
			</tr>
			<tr>
				<td>00</td>
				<td>DB0</td>
				<td>Data bit.</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="serper"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF032</td>
				<td>SERPER</td>
				<td>Serial port period and control</td>
			</tr>
		</table>
		<br>
		<p>
			This register contains the control bit LONG referred to above, and a<br>
			15 bit number defining the serial port Baud rate. If this number is<br>
			N,then the baud rate is 1 bit every (N+1)*.2794 microseconds.
		</p>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15</td>
				<td>LONG</td>
				<td>Defines serial receive as 9 bit word.</td>
			</tr>
			<tr>
				<td>14-00</td>
				<td>RATE</td>
				<td>Defines baud rate=1/((N+1)*.2794 microseconds)</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprhdat"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF078</td>
				<td>SPRHDAT</td>
				<td>Ext. logic UltraHiRes sprite pointer and data</td>
			</tr>
		</table>
		<br>
		<p>
			This identifies the cycle when this pointer address is on the bus<br>
			accessing the memory.
		</p>
		<a href="#bplhpth"><b>BPLHPTH/BPLHPTL</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprhpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1E8</td>
				<td>SPRHPTH</td>
				<td>UHRES sprite pointer (high 5 bits)</td>
			</tr>
			<tr>
				<td>DFF1EA</td>
				<td>SPRHPTL</td>
				<td>UHRES sprite pointer (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			This pointer is activated in the 1st and 3rd &#39;free&#39; cycles<br>
			(see <a href="#bplhpth"><b>BPLHPTx</b></a>) after horizontal line start.<br>
			It increments for the next line.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprhstop"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1D2</td>
				<td>SPRHSTOP</td>
				<td>UHRES sprite vertical display stop</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>SPRHWRM</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>V10</td>
				<td>V9</td>
				<td>V8</td>
				<td>V7</td>
				<td>V6</td>
				<td>V5</td>
				<td>V4</td>
				<td>V3</td>
				<td>V2</td>
				<td>V1</td>
				<td>V0</td>
			</tr>
		</table>
		<br>
		<p>
			SPRHWRM = Swaps the polarity of ARW* when the SPRHDAT comes out so<br>
			that external devices can detect the RGA and put things into memory.<br>
			(ECS and later chips only)
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprhstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1D0</td>
				<td>SPRHSTRT</td>
				<td>UHRES sprite vertical display start</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>0</td>
				<td>V10</td>
				<td>V9</td>
				<td>V8</td>
				<td>V7</td>
				<td>V6</td>
				<td>V5</td>
				<td>V4</td>
				<td>V3</td>
				<td>V2</td>
				<td>V1</td>
				<td>V0</td>
			</tr>
		</table>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprxctl"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF142</td>
				<td>SPR0CTL</td>
				<td>Sprite 0 position and control data</td>
			</tr>
			<tr>
				<td>DFF14A</td>
				<td>SPR1CTL</td>
				<td>Sprite 1 position and control data</td>
			</tr>
			<tr>
				<td>DFF152</td>
				<td>SPR2CTL</td>
				<td>Sprite 2 position and control data</td>
			</tr>
			<tr>
				<td>DFF15A</td>
				<td>SPR3CTL</td>
				<td>Sprite 3 position and control data</td>
			</tr>
			<tr>
				<td>DFF162</td>
				<td>SPR4CTL</td>
				<td>Sprite 4 position and control data</td>
			</tr>
			<tr>
				<td>DFF16A</td>
				<td>SPR5CTL</td>
				<td>Sprite 5 position and control data</td>
			</tr>
			<tr>
				<td>DFF172</td>
				<td>SPR6CTL</td>
				<td>Sprite 6 position and control data</td>
			</tr>
			<tr>
				<td>DFF17A</td>
				<td>SPR7CTL</td>
				<td>Sprite 7 position and control data</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-08</td>
				<td>EV7-EV0</td>
				<td>End (stop) vertical value. Low 8 bits</td>
			</tr>
			<tr>
				<td>07</td>
				<td>ATT</td>
				<td>Sprite attach control bit (odd sprites only)</td>
			</tr>
			<tr>
				<td>06</td>
				<td>SV9</td>
				<td>Start vertical value 10th bit</td>
			</tr>
			<tr>
				<td>05</td>
				<td>EV9</td>
				<td>End (stop) vertical value 10th bit</td>
			</tr>
			<tr>
				<td>04</td>
				<td>SH1=0</td>
				<td>Start horizontal value, 70nS increment</td>
			</tr>
			<tr>
				<td>03</td>
				<td>SH0=0</td>
				<td>Start horizontal value 35nS increment</td>
			</tr>
			<tr>
				<td>02</td>
				<td>SV8</td>
				<td>Start vertical value 9th bit</td>
			</tr>
			<tr>
				<td>01</td>
				<td>EV8</td>
				<td>End (stop) vertical value 9th bit</td>
			</tr>
			<tr>
				<td>00</td>
				<td>SH2</td>
				<td>Start horizontal value, 140nS increment</td>
			</tr>
		</table>
		<br>
		<p>
			These registers work together as position, size and feature sprite<br>
			control registers. They are usually loaded by the sprite DMA channel,<br>
			during horizontal blank, however they may be loaded by either<br>
			processor any time. Writing to SPRxCTL disables the corresponding<br>
			sprite.
		</p>
		<a href="#sprxdata"><b>SPRxDATA/SPRxDATB</b></a>
		<a href="#sprxpos"><b>SPRxPOS</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprxdata"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF144</td>
				<td>SPR0DATA</td>
				<td>Sprite 0 image data register A</td>
			</tr>
			<tr>
				<td>DFF146</td>
				<td>SPR0DATB</td>
				<td>Sprite 0 image data register B</td>
			</tr>
			<tr>
				<td>DFF14C</td>
				<td>SPR1DATA</td>
				<td>Sprite 1 image data register A</td>
			</tr>
			<tr>
				<td>DFF14E</td>
				<td>SPR1DATB</td>
				<td>Sprite 1 image data register B</td>
			</tr>
			<tr>
				<td>DFF154</td>
				<td>SPR2DATA</td>
				<td>Sprite 2 image data register A</td>
			</tr>
			<tr>
				<td>DFF156</td>
				<td>SPR2DATB</td>
				<td>Sprite 2 image data register B</td>
			</tr>
			<tr>
				<td>DFF15C</td>
				<td>SPR3DATA</td>
				<td>Sprite 3 image data register A</td>
			</tr>
			<tr>
				<td>DFF15E</td>
				<td>SPR3DATB</td>
				<td>Sprite 3 image data register B</td>
			</tr>
			<tr>
				<td>DFF164</td>
				<td>SPR4DATA</td>
				<td>Sprite 4 image data register A</td>
			</tr>
			<tr>
				<td>DFF166</td>
				<td>SPR4DATB</td>
				<td>Sprite 4 image data register B</td>
			</tr>
			<tr>
				<td>DFF16C</td>
				<td>SPR5DATA</td>
				<td>Sprite 5 image data register A</td>
			</tr>
			<tr>
				<td>DFF16E</td>
				<td>SPR5DATB</td>
				<td>Sprite 5 image data register B</td>
			</tr>
			<tr>
				<td>DFF174</td>
				<td>SPR6DATA</td>
				<td>Sprite 6 image data register A</td>
			</tr>
			<tr>
				<td>DFF176</td>
				<td>SPR6DATB</td>
				<td>Sprite 6 image data register B</td>
			</tr>
			<tr>
				<td>DFF17C</td>
				<td>SPR7DATA</td>
				<td>Sprite 7 image data register A</td>
			</tr>
			<tr>
				<td>DFF17E</td>
				<td>SPR7DATB</td>
				<td>Sprite 7 image data register B</td>
			</tr>
		</table>
		<br>
		<p>
			These registers buffer the sprite image data. They are usually loaded<br>
			by the sprite DMA channel but may be loaded by either processor at<br>
			any time. When a horizontal coincidence occurs the buffers are dumped<br>
			into shift registers and serially outputted to the display, MSB first<br>
			on the left.
		</p>
		<blockquote>
			<p>
				Note:<br>
				Writing to the A buffer enables (arms) the sprite.<br>
				Writing to the <a href="#sprxctl"><b>SPRxCTL</b></a> registers disables the sprite.<br>
				If enabled, data in the A and B buffers will be output whenever the<br>
				beam counter equals the sprite horizontal position value in the<br>
				<a href="#sprxpos"><b>SPRxPOS</b></a> register. In lowres mode, 1 sprite pixel is 1 bitplane pixel<br>
				wide.In HRES and SHRES mode, 1 sprite pixel is 2 bitplane pixels.<br>
				The DATB bits are the 2SBs (worth 2) for the color registers,<br>
				and MSB for SHRES. DATA bits are LSBs of the pixels.
			</p>
		</blockquote>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprxpos"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF140</td>
				<td>SPR0POS</td>
				<td>Sprite 0 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF148</td>
				<td>SPR1POS</td>
				<td>Sprite 1 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF150</td>
				<td>SPR2POS</td>
				<td>Sprite 2 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF158</td>
				<td>SPR3POS</td>
				<td>Sprite 3 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF160</td>
				<td>SPR4POS</td>
				<td>Sprite 4 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF168</td>
				<td>SPR5POS</td>
				<td>Sprite 5 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF170</td>
				<td>SPR6POS</td>
				<td>Sprite 6 vertical &amp; horizontal start positions data</td>
			</tr>
			<tr>
				<td>DFF178</td>
				<td>SPR7POS</td>
				<td>Sprite 7 vertical &amp; horizontal start positions data</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>Function</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>15-08</td>
				<td>SV7-SV0</td>
				<td>
					Start vertical value.High bit (SV8) is<br>
					in <a href="#sprxctl"><b>SPRxCTL</b></a> registers.
				</td>
			</tr>
			<tr>
				<td>07-00</td>
				<td>SH10-SH3</td>
				<td>
					Sprite horizontal start value. Low order<br>
					3 bits are in <a href="#sprxctl"><b>SPRxCTL</b></a> registers. If<br>
					SSCAN2 bit in FMODE is set, then disable<br>
					SH10 horizontal coincidence detect.This bit<br>
					is then free to be used by ALICE as an<br>
					individual scan double enable.
				</td>
			</tr>
		</table>
		<br>
		<a href="#sprxdata"><b>SPRxDATA/SPRxDATB</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="sprxpth"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF120</td>
				<td>SPR0PTH</td>
				<td>Sprite 0 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF122</td>
				<td>SPR0PTL</td>
				<td>Sprite 0 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF124</td>
				<td>SPR1PTH</td>
				<td>Sprite 1 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF126</td>
				<td>SPR1PTL</td>
				<td>Sprite 1 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF128</td>
				<td>SPR2PTH</td>
				<td>Sprite 2 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF12A</td>
				<td>SPR2PTL</td>
				<td>Sprite 2 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF12C</td>
				<td>SPR3PTH</td>
				<td>Sprite 3 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF12E</td>
				<td>SPR3PTL</td>
				<td>Sprite 3 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF130</td>
				<td>SPR4PTH</td>
				<td>Sprite 4 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF132</td>
				<td>SPR4PTL</td>
				<td>Sprite 4 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF134</td>
				<td>SPR5PTH</td>
				<td>Sprite 5 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF136</td>
				<td>SPR5PTL</td>
				<td>Sprite 5 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF138</td>
				<td>SPR6PTH</td>
				<td>Sprite 6 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF13A</td>
				<td>SPR6PTL</td>
				<td>Sprite 6 pointer (low 15 bits)</td>
			</tr>
			<tr>
				<td>DFF13C</td>
				<td>SPR7PTH</td>
				<td>Sprite 7 pointer (high 5 bits (OCS: 3 bits))</td>
			</tr>
			<tr>
				<td>DFF13E</td>
				<td>SPR7PTL</td>
				<td>Sprite 7 pointer (low 15 bits)</td>
			</tr>
		</table>
		<br>
		<p>
			These pairs of registers contain the address of sprite x DMA data.<br>
			These address registers must be initialized by the processor or<br>
			Copper every vertical blank time.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="strequ"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF038</td>
				<td>STREQU</td>
				<td>Strobe for horiz sync with VB (vert blank) and EQU</td>
			</tr>
			<tr>
				<td>DFF03A</td>
				<td>STRVBL</td>
				<td>Strobe for horiz sync with VB</td>
			</tr>
			<tr>
				<td>DFF03C</td>
				<td>STRHOR</td>
				<td>Strobe for horiz sync</td>
			</tr>
			<tr>
				<td>DFF03E</td>
				<td>STRLONG</td>
				<td>Strobe for identification of long horiz line (228CC)</td>
			</tr>
		</table>
		<br>
		<p>
			One of the first 3 strobe addresses above, it is placed on the RGA<br>
			bus during the first refresh time slot of every other line, to<br>
			identify lines with long counts (228- NTSC, HTOTAL+2- VARBEAMEN=1<br>
			hires chips only). There are 4 refresh time slots and any not used<br>
			for strobes will leave a null (1FE) address on the RGA bus.
		</p>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="vbstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1CC</td>
				<td>VBSTRT</td>
				<td>Vertical line for VBLANK start</td>
			</tr>
			<tr>
				<td>DFF1CE</td>
				<td>VBSTOP</td>
				<td>Vertical line for VBLANK stop</td>
			</tr>
		</table>
		<br>
		<p>
			(V10-0 &lt;- D10-0) Affects CSY pin if BLAKEN=1 and VSY pin<br>
			if CSCBEN=1 (see <a href="#beamcon0"><b>BEAMCON0</b></a>)
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="vhposr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF006</td>
				<td>VHPOSR</td>
				<td>Read vert and horiz position of beam, or lightpen</td>
			</tr>
			<tr>
				<td>DFF02C</td>
				<td>VHPOSW</td>
				<td>Write vert and horiz position of beam, or lightpen</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>V7</td>
				<td>V6</td>
				<td>V5</td>
				<td>V4</td>
				<td>V3</td>
				<td>V2</td>
				<td>V1</td>
				<td>V0</td>
				<td>H8</td>
				<td>H7</td>
				<td>H6</td>
				<td>H5</td>
				<td>H4</td>
				<td>H3</td>
				<td>H2</td>
				<td>H1</td>
			</tr>
		</table>
		<br>
		<p>
			Resolution = 1/160 of screen width (280 ns).
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="vposr"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF004</td>
				<td>VPOSR</td>
				<td>Read vert most sig. bits (and frame flop)</td>
			</tr>
			<tr>
				<td>DFF02A</td>
				<td>VPOSW</td>
				<td>Write most sig. bits (and frame flop)</td>
			</tr>
		</table>
		<br>
		<br>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Bit</th>
				<th>15</th>
				<th>14</th>
				<th>13</th>
				<th>12</th>
				<th>11</th>
				<th>10</th>
				<th>09</th>
				<th>08</th>
				<th>07</th>
				<th>06</th>
				<th>05</th>
				<th>04</th>
				<th>03</th>
				<th>02</th>
				<th>01</th>
				<th>00</th>
			</tr>
			<tr>
				<td>&nbsp;</td>
				<td>LOF</td>
				<td>I6</td>
				<td>I5</td>
				<td>I4</td>
				<td>I3</td>
				<td>I2</td>
				<td>I1</td>
				<td>I0</td>
				<td>LOL</td>
				<td>-</td>
				<td>-</td>
				<td>-</td>
				<td>-</td>
				<td>V10</td>
				<td>V9</td>
				<td>V8</td>
			</tr>
		</table>
		<br>
		<p>
			LOF = Long frame(auto toggle control bit in BPLCON0)<br>
			I0-I6 = Chip identification:
		</p>
		<ul>
			<li>8361 (Regular) or 8370 (Fat) (Agnus-NTSC) = 10</li>
			<li>8367 (Pal) or 8371 (Fat-Pal) (Agnus-PAL) = 00</li>
			<li>8372 (Fat-hr) (agnushr),thru rev4 = 20 PAL, 30 NTSC</li>
			<li>8372 (Fat-hr) (agnushr),rev 5 = 22 PAL, 31 NTSC</li>
			<li>8374 (Alice) thru rev 2 = 22 PAL, 32 NTSC</li>
			<li>8374 (Alice) rev 3 thru rev 4 = 23 PAL, 33 NTSC</li>
		</ul>
		<p>
			LOL = Long line bit. When low, it indicates short raster line.<br>
			V9 and V10 are available on hires chips only (20,30 identifiers).<br>
			Aside from LOF and V8, none of the other bits are available on OCS.
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="vsstrt"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1E0</td>
				<td>VSSTRT</td>
				<td>Vertical sync start (VARVSY)</td>
			</tr>
		</table>
		<br>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<a name="vtotal"></a>
		<table cellspacing="0" border="1" cellpadding="2">
			<tr>
				<th>Address</th>
				<th>Name</th>
				<th>Description</th>
			</tr>
			<tr>
				<td>DFF1C8</td>
				<td>VTOTAL</td>
				<td>Highest numbered vertical line (VERBEAMEN = 1)</td>
			</tr>
			<tr>
				<td>DFF1CA</td>
				<td>VSSTOP</td>
				<td>Vertical position for VSYNC stop</td>
			</tr>
		</table>
		<br>
		<p>
			It`s the line number to reset the counter, so there`s this many + 1<br>
			in a field. The exception is if the LACE bit is set (<a href="#bplcon0"><b>BPLCON0</b></a>), in<br>
			which case every other field is this many + 2 and the short field<br>
			is this many + 1.
		</p>
		<a href="#beamcon0"><b>BEAMCON0</b></a>
		<br>
		<br>
		<a href="#chip_registers"><b>Back to the list</b></a>
		<hr size="2">
		<p>
			Sources: A4000 Service Addendum, Advanced Amiga 1200 System Functional Specification, Amiga Coding, Amiga-Dev, Apollo-Core, CopperShade, cyberpingui, Ian Stedman
		</p>
	</body>
</html>