Verilator Tree Dump (format 0x3900) from <e3570> to <e3666>
     NETLIST 0x555556de8000 <e1> {a0aa}  $root [1ps/1ps]
    1: MODULE 0x555556de9d40 <e1122> {c1ai}  __024root  L1 [P] [1ps]
    1:2: VAR 0x555556df4900 <e1126> {c2al} @dt=0x555556e47520@(G/w1)  c_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4a80 <e1131> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4c00 <e1137> {c2av} @dt=0x555556e47520@(G/w1)  b_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4d80 <e1143> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4f00 <e1149> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2: VAR 0x555556df4180 <e1318> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [VSTATIC]  PORT
    1:2: VAR 0x555556df4300 <e514> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [VSTATIC]  PORT
    1:2: VAR 0x555556df4480 <e522> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [VSTATIC]  PORT
    1:2: VAR 0x555556df4600 <e905> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [VSTATIC]  PORT
    1:2: VAR 0x555556df4780 <e906> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [VSTATIC]  PORT
    1:2: TOPSCOPE 0x555556e43e40 <e1395> {c1ai}
    1:2:2: SCOPE 0x555556df6690 <e1912> {c1ai}  TOP [abovep=0] [cellp=0] [modp=0x555556de9d40]
    1:2:2:1: VARSCOPE 0x555556e6f930 <e1397> {c2al} @dt=0x555556e47520@(G/w1)  TOP->c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4900 <e1126> {c2al} @dt=0x555556e47520@(G/w1)  c_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fa00 <e1400> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4a80 <e1131> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fad0 <e1403> {c2av} @dt=0x555556e47520@(G/w1)  TOP->b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4c00 <e1137> {c2av} @dt=0x555556e47520@(G/w1)  b_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fba0 <e1406> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4d80 <e1143> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fc70 <e1409> {c3av} @dt=0x555556e47520@(G/w1)  TOP->c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4f00 <e1149> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fd40 <e1416> {c2al} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4180 <e1318> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fe10 <e1419> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4300 <e514> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e6fee0 <e1422> {c2av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4480 <e522> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e1a000 <e1425> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4600 <e905> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e1a0d0 <e1428> {c3av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4780 <e906> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:1: VARSCOPE 0x555556e1ba00 <e2895> {c5af} @dt=0x555556e1b930@(G/w3)  TOP->__Vtableidx1 [T] [scopep=0x555556df6690] -> VAR 0x555556df5080 <e2892> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 BLOCKTEMP
    1:2:2:2: ACTIVE 0x555556e34e00 <e3559> {c2al} => SENTREE 0x555556e97a20 <e3558> {c2al}
    1:2:2:2:1: SENTREE 0x555556e97a20 <e3558> {c2al}
    1:2:2:2:1:1: SENITEM 0x555556e97970 <e3555> {c2al} [COMBO]
    1:2:2:2:2: ASSIGNALIAS 0x555556e43ef0 <e3560> {c2al} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556e2afc0 <e1277> {c2al} @dt=0x555556e47520@(G/w1)  c_i [RV] <- VARSCOPE 0x555556e6f930 <e1397> {c2al} @dt=0x555556e47520@(G/w1)  TOP->c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4900 <e1126> {c2al} @dt=0x555556e47520@(G/w1)  c_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e2b0e0 <e1278> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [LV] => VARSCOPE 0x555556e6fd40 <e1416> {c2al} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4180 <e1318> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556e36000 <e3562> {c2aq} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556e2b200 <e1286> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [RV] <- VARSCOPE 0x555556e6fa00 <e1400> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4a80 <e1131> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e2b320 <e1287> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [LV] => VARSCOPE 0x555556e6fe10 <e1419> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4300 <e514> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556e360b0 <e3564> {c2av} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556e2b440 <e1295> {c2av} @dt=0x555556e47520@(G/w1)  b_i [RV] <- VARSCOPE 0x555556e6fad0 <e1403> {c2av} @dt=0x555556e47520@(G/w1)  TOP->b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4c00 <e1137> {c2av} @dt=0x555556e47520@(G/w1)  b_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e2b560 <e1296> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [LV] => VARSCOPE 0x555556e6fee0 <e1422> {c2av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4480 <e522> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556e36160 <e3566> {c3aq} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556e2b680 <e1304> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [RV] <- VARSCOPE 0x555556e6fba0 <e1406> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4d80 <e1143> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e2b7a0 <e1305> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [LV] => VARSCOPE 0x555556e1a000 <e1425> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4600 <e905> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:2: ASSIGNALIAS 0x555556e36210 <e3568> {c3av} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:1: VARREF 0x555556e2b8c0 <e1313> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [RV] <- VARSCOPE 0x555556e6fc70 <e1409> {c3av} @dt=0x555556e47520@(G/w1)  TOP->c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4f00 <e1149> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: VARREF 0x555556e2b9e0 <e1314> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [LV] => VARSCOPE 0x555556e1a0d0 <e1428> {c3av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4780 <e906> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:2: ALWAYS 0x555556e362c0 <e3570#> {c5af}
    1:2:2:2:2:2: ASSIGN 0x555556e96b00 <e3358> {c5af} @dt=0x555556e1b930@(G/w3)
    1:2:2:2:2:2:1: CONCAT 0x555556e96a50 <e3356> {c5af} @dt=0x555556e99110@(G/w3)
    1:2:2:2:2:2:1:1: VARREF 0x555556e8b7a0 <e3347> {c5af} @dt=0x555556e47520@(G/w1)  b_i [RV] <- VARSCOPE 0x555556e6fad0 <e1403> {c2av} @dt=0x555556e47520@(G/w1)  TOP->b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4c00 <e1137> {c2av} @dt=0x555556e47520@(G/w1)  b_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2: CONCAT 0x555556e969a0 <e3348> {c5af} @dt=0x555556e1bee0@(G/w2)
    1:2:2:2:2:2:1:2:1: VARREF 0x555556e8b680 <e3337> {c5af} @dt=0x555556e47520@(G/w1)  a_i [RV] <- VARSCOPE 0x555556e6fa00 <e1400> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4a80 <e1131> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:1:2:2: VARREF 0x555556e8b560 <e3338> {c5af} @dt=0x555556e47520@(G/w1)  c_i [RV] <- VARSCOPE 0x555556e6f930 <e1397> {c2al} @dt=0x555556e47520@(G/w1)  TOP->c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4900 <e1126> {c2al} @dt=0x555556e47520@(G/w1)  c_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2:2: VARREF 0x555556e8b8c0 <e3357> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 [LV] => VARSCOPE 0x555556e1ba00 <e2895> {c5af} @dt=0x555556e1b930@(G/w3)  TOP->__Vtableidx1 [T] [scopep=0x555556df6690] -> VAR 0x555556df5080 <e2892> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 BLOCKTEMP
    1:2:2:2:2:2: ASSIGN 0x555556e974a0 <e3386> {c5af} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556e973f0 <e3383> {c5af} @dt=0x555556e92000@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556e8bb00 <e3379> {c5af} @dt=0x555556e92270@(w1)u[7:0]  TABLE_h9586605d_0 [RV] <- VARSCOPE 0x555556e992b0 <e3373> {c3aq} @dt=0x555556e92270@(w1)u[7:0]  TOP->TABLE_h9586605d_0 [T] [scopep=0x555556df6000] -> VAR 0x555556df5380 <e3370> {c3aq} @dt=0x555556e92270@(w1)u[7:0]  TABLE_h9586605d_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556e8bc20 <e3380> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 [RV] <- VARSCOPE 0x555556e1ba00 <e2895> {c5af} @dt=0x555556e1b930@(G/w3)  TOP->__Vtableidx1 [T] [scopep=0x555556df6690] -> VAR 0x555556df5080 <e2892> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556e8b9e0 <e3384> {c5af} @dt=0x555556e47520@(G/w1)  s_i [LV] => VARSCOPE 0x555556e6fba0 <e1406> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4d80 <e1143> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:2:2: ASSIGN 0x555556e978c0 <e3408> {c5af} @dt=0x555556e47520@(G/w1)
    1:2:2:2:2:2:1: ARRAYSEL 0x555556e97810 <e3405> {c5af} @dt=0x555556e92000@(G/w1)
    1:2:2:2:2:2:1:1: VARREF 0x555556e8be60 <e3401> {c5af} @dt=0x555556e92680@(w1)u[7:0]  TABLE_h950ad943_0 [RV] <- VARSCOPE 0x555556e99380 <e3395> {c3av} @dt=0x555556e92680@(w1)u[7:0]  TOP->TABLE_h950ad943_0 [T] [scopep=0x555556df6000] -> VAR 0x555556df5500 <e3392> {c3av} @dt=0x555556e92680@(w1)u[7:0]  TABLE_h950ad943_0 [CONST] MODULETEMP
    1:2:2:2:2:2:1:2: VARREF 0x555556e9c000 <e3402> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 [RV] <- VARSCOPE 0x555556e1ba00 <e2895> {c5af} @dt=0x555556e1b930@(G/w3)  TOP->__Vtableidx1 [T] [scopep=0x555556df6690] -> VAR 0x555556df5080 <e2892> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 BLOCKTEMP
    1:2:2:2:2:2:2: VARREF 0x555556e8bd40 <e3406> {c5af} @dt=0x555556e47520@(G/w1)  c_iplus1 [LV] => VARSCOPE 0x555556e6fc70 <e1409> {c3av} @dt=0x555556e47520@(G/w1)  TOP->c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4f00 <e1149> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2: CFUNC 0x555556df5680 <e3577#> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2:2:2:2: CSTMT 0x555556e97ad0 <e3578#> {c1ai}
    1:2:2:2:2:1: TEXT 0x555556e35180 <e3579#> {c1ai} "const int c = vlSymsp->__Vm_baseCode;..."
    1:2:2:2:3: TRACEDECL 0x555556df60f0 <e3574#> {c2al} @dt=0x555556e47520@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x555556e9c240 <e3575#> {c2al} @dt=0x555556e47520@(G/w1)  c_i [RV] <- VARSCOPE 0x555556e6f930 <e1397> {c2al} @dt=0x555556e47520@(G/w1)  TOP->c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4900 <e1126> {c2al} @dt=0x555556e47520@(G/w1)  c_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6780 <e3587#> {c2aq} @dt=0x555556e47520@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555556e9c480 <e3586#> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [RV] <- VARSCOPE 0x555556e6fa00 <e1400> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4a80 <e1131> {c2aq} @dt=0x555556e47520@(G/w1)  a_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6870 <e3595#> {c2av} @dt=0x555556e47520@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x555556e9c6c0 <e3594#> {c2av} @dt=0x555556e47520@(G/w1)  b_i [RV] <- VARSCOPE 0x555556e6fad0 <e1403> {c2av} @dt=0x555556e47520@(G/w1)  TOP->b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4c00 <e1137> {c2av} @dt=0x555556e47520@(G/w1)  b_i [PI] INPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6960 <e3603#> {c3aq} @dt=0x555556e47520@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x555556e9c900 <e3602#> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [RV] <- VARSCOPE 0x555556e6fba0 <e1406> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4d80 <e1143> {c3aq} @dt=0x555556e47520@(G/w1)  s_i [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6a50 <e3611#> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x555556e9cb40 <e3610#> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [RV] <- VARSCOPE 0x555556e6fc70 <e1409> {c3av} @dt=0x555556e47520@(G/w1)  TOP->c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4f00 <e1149> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1 [PO] OUTPUT [P] [VSTATIC]  PORT
    1:2:2:2:3: TRACEPUSHNAMEPREFIX 0x555556e99450 <e3615#> {c1ai}
    1:2:2:2:3: TRACEDECL 0x555556df6b40 <e3621#> {c2al} @dt=0x555556e47520@(G/w1)  c_i
    1:2:2:2:3:1: VARREF 0x555556e9cd80 <e3620#> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [RV] <- VARSCOPE 0x555556e6fd40 <e1416> {c2al} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4180 <e1318> {c2al} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6c30 <e3629#> {c2aq} @dt=0x555556e47520@(G/w1)  a_i
    1:2:2:2:3:1: VARREF 0x555556e9cfc0 <e3628#> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [RV] <- VARSCOPE 0x555556e6fe10 <e1419> {c2aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__a_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4300 <e514> {c2aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__a_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6d20 <e3637#> {c2av} @dt=0x555556e47520@(G/w1)  b_i
    1:2:2:2:3:1: VARREF 0x555556e9d200 <e3636#> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [RV] <- VARSCOPE 0x555556e6fee0 <e1422> {c2av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__b_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4480 <e522> {c2av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__b_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6e10 <e3645#> {c3aq} @dt=0x555556e47520@(G/w1)  s_i
    1:2:2:2:3:1: VARREF 0x555556e9d440 <e3644#> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [RV] <- VARSCOPE 0x555556e1a000 <e1425> {c3aq} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__s_i [T] [scopep=0x555556df6690] -> VAR 0x555556df4600 <e905> {c3aq} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__s_i [VSTATIC]  PORT
    1:2:2:2:3: TRACEDECL 0x555556df6f00 <e3653#> {c3av} @dt=0x555556e47520@(G/w1)  c_iplus1
    1:2:2:2:3:1: VARREF 0x555556e9d680 <e3652#> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [RV] <- VARSCOPE 0x555556e1a0d0 <e1428> {c3av} @dt=0x555556e47520@(G/w1)  TOP->add_1bit_case__DOT__c_iplus1 [T] [scopep=0x555556df6690] -> VAR 0x555556df4780 <e906> {c3av} @dt=0x555556e47520@(G/w1)  add_1bit_case__DOT__c_iplus1 [VSTATIC]  PORT
    1:2:2:2:3: TRACEPOPNAMEPREFIX 0x555556e97b80 <e3657#> {c1ai}
    1:2:2:2: CFUNC 0x555556df5800 <e3666#> {c1ai}  trace_init_top [SLOW]
    1:2:2:2:3: STMTEXPR 0x555556e97c30 <e3663#> {a0aa}
    1:2:2:2:3:1: CCALL 0x555556e9a500 <e3664#> {a0aa} @dt=0x555556e90540@(w0)void trace_init_sub__TOP__0 => CFUNC 0x555556df5680 <e3577#> {c1ai}  trace_init_sub__TOP__0 [SLOW]
    1:2: VAR 0x555556df5080 <e2892> {c5af} @dt=0x555556e1b930@(G/w3)  __Vtableidx1 BLOCKTEMP
    3: TYPETABLE 0x555556df2000 <e2> {a0aa}
		detailed  ->  BASICDTYPE 0x555556e92000 <e2932> {a0aa} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x555556e47520 <e505> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x555556e1bad0 <e2898> {c5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
		detailed  ->  BASICDTYPE 0x555556e1bee0 <e2925> {c5af} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x555556e1b930 <e2890> {c5af} @dt=this@(G/w3)  bit [GENERIC] kwd=bit range=[2:0]
		detailed  ->  BASICDTYPE 0x555556e99110 <e3351> {c5af} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x555556e47e10 <e594> {c11ar} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e47520 <e505> {c2al} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x555556e47e10 <e594> {c11ar} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x555556e1b930 <e2890> {c5af} @dt=this@(G/w3)  bit [GENERIC] kwd=bit range=[2:0]
    3:1: BASICDTYPE 0x555556e1bad0 <e2898> {c5af} @dt=this@(G/w2)  bit [GENERIC] kwd=bit range=[1:0]
    3:1: UNPACKARRAYDTYPE 0x555556e1be10 <e2921> {c5af} @dt=this@(w2)u[7:0] refdt=0x555556e1bad0(G/w2) [7:0]
    3:1:2: RANGE 0x555556e8dc30 <e2919> {c5af}
    3:1:2:1: CONST 0x555556e8f300 <e2910> {c5af} @dt=0x555556e47e10@(G/w32)  32'h7
    3:1:2:2: CONST 0x555556e8f400 <e2917> {c5af} @dt=0x555556e47e10@(G/w32)  32'h0
    3:1: BASICDTYPE 0x555556e1bee0 <e2925> {c5af} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x555556e92000 <e2932> {a0aa} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: UNPACKARRAYDTYPE 0x555556e92270 <e2951> {c3aq} @dt=this@(w1)u[7:0] refdt=0x555556e92000(G/w1) [7:0]
    3:1:2: RANGE 0x555556e8dce0 <e2949> {c3aq}
    3:1:2:1: CONST 0x555556e8f700 <e2940> {c3aq} @dt=0x555556e47e10@(G/w32)  32'h7
    3:1:2:2: CONST 0x555556e8f800 <e2947> {c3aq} @dt=0x555556e47e10@(G/w32)  32'h0
    3:1: UNPACKARRAYDTYPE 0x555556e92680 <e2983> {c3av} @dt=this@(w1)u[7:0] refdt=0x555556e92000(G/w1) [7:0]
    3:1:2: RANGE 0x555556e8dd90 <e2981> {c3av}
    3:1:2:1: CONST 0x555556e8fb00 <e2972> {c3av} @dt=0x555556e47e10@(G/w32)  32'h7
    3:1:2:2: CONST 0x555556e8fc00 <e2979> {c3av} @dt=0x555556e47e10@(G/w32)  32'h0
    3:1: BASICDTYPE 0x555556e99110 <e3351> {c5af} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: VOIDDTYPE 0x555556e90540 <e3661#> {a0aa} @dt=this@(w0)void
    3: CONSTPOOL 0x555556df4000 <e7> {a0aa}
    3:1: MODULE 0x555556de8120 <e6> {a0aa}  @CONST-POOL@  L0 [NONE]
    3:1:2: SCOPE 0x555556df6000 <e1913> {a0aa}  TOP [abovep=0] [cellp=0] [modp=0x555556de8120]
    3:1:2:1: VARSCOPE 0x555556e992b0 <e3373> {c3aq} @dt=0x555556e92270@(w1)u[7:0]  TOP->TABLE_h9586605d_0 [T] [scopep=0x555556df6000] -> VAR 0x555556df5380 <e3370> {c3aq} @dt=0x555556e92270@(w1)u[7:0]  TABLE_h9586605d_0 [CONST] MODULETEMP
    3:1:2:1: VARSCOPE 0x555556e99380 <e3395> {c3av} @dt=0x555556e92680@(w1)u[7:0]  TOP->TABLE_h950ad943_0 [T] [scopep=0x555556df6000] -> VAR 0x555556df5500 <e3392> {c3av} @dt=0x555556e92680@(w1)u[7:0]  TABLE_h950ad943_0 [CONST] MODULETEMP
    3:1:2: VAR 0x555556df5380 <e3370> {c3aq} @dt=0x555556e92270@(w1)u[7:0]  TABLE_h9586605d_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556e95900 <e3369> {c3aq} @dt=0x555556e92270@(w1)u[7:0] [1]=0x555556e97130 [2]=0x555556e971e0 [4]=0x555556e97290 [7]=0x555556e97340
    3:1:2:3:1: CONST 0x555556e95a00 <e2960> {c3aq} @dt=0x555556e47520@(G/w1)  1'h0
    3:1:2:3:2: INITITEM 0x555556e97130 <e3097> {c3aq}
    3:1:2:3:2:1: CONST 0x555556e95b00 <e3098> {c3aq} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e971e0 <e3134> {c3aq}
    3:1:2:3:2:1: CONST 0x555556e95c00 <e3133> {c3aq} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e97290 <e3205> {c3aq}
    3:1:2:3:2:1: CONST 0x555556e95d00 <e3204> {c3aq} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e97340 <e3313> {c3aq}
    3:1:2:3:2:1: CONST 0x555556e95e00 <e3312> {c3aq} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2: VAR 0x555556df5500 <e3392> {c3av} @dt=0x555556e92680@(w1)u[7:0]  TABLE_h950ad943_0 [CONST] MODULETEMP
    3:1:2:3: INITARRAY 0x555556e95f00 <e3391> {c3av} @dt=0x555556e92680@(w1)u[7:0] [3]=0x555556e97550 [5]=0x555556e97600 [6]=0x555556e976b0 [7]=0x555556e97760
    3:1:2:3:1: CONST 0x555556e9a000 <e2992> {c3av} @dt=0x555556e47520@(G/w1)  1'h0
    3:1:2:3:2: INITITEM 0x555556e97550 <e3168> {c3av}
    3:1:2:3:2:1: CONST 0x555556e9a100 <e3169> {c3av} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e97600 <e3241> {c3av}
    3:1:2:3:2:1: CONST 0x555556e9a200 <e3240> {c3av} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e976b0 <e3277> {c3av}
    3:1:2:3:2:1: CONST 0x555556e9a300 <e3276> {c3av} @dt=0x555556e47520@(G/w1)  1'h1
    3:1:2:3:2: INITITEM 0x555556e97760 <e3322> {c3av}
    3:1:2:3:2:1: CONST 0x555556e9a400 <e3321> {c3av} @dt=0x555556e47520@(G/w1)  1'h1
