% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

The simplest core description for Py2HWSW is as follows:

\begin{lstlisting}[language=Python]
def setup(py_params_dict):
    attributes_dict = {
        "original_name": "iob_and",
        "name": "iob_and",
        "version": "0.1",
        "confs": [
            {
                "name": "W",
                "type": "P",
                "val": "21",
                "min": "1",
                "max": "32",
                "descr": "IO width",
            },
        ],
        "ports": [
            {
                "name": "and_i",
                "descr": "Input port",
                "signals": [
                    {"name": "a", "width": "W", "direction": "input"},
                    {"name": "b", "width": "W", "direction": "input"},
                ],
            },
            {
                "name": "y",
                "descr": "Output port",
                "signals": [
                    {"name": "y", "width": "W", "direction": "output"},
                ],
            },
        ],
        "snippets": [{"verilog_code": "   assign y_o = a_i & b_i;"}],
    }

    return attributes_dict
\end{lstlisting}
\begin{verbatim}
[View Source](../blob/main/py2hwsw/lib/hardware/basic_tests/iob_and/iob_and.py)
\end{verbatim}

More examples and information can be found in the [[How To Use]] section.

A set of basic cores to showcase the various Py2HWSW features can be found in
the
\begin{verbatim}
[basic_tests](../tree/main/py2hwsw/lib/hardware/basic_tests)
\end{verbatim}
directory.
