@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":142:1:142:7|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":144:5:144:9|Referenced variable rst_n is not in sensitivity list.
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":85:16:85:22|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":94:18:94:23|Referenced variable addr_i is not in sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":106:18:106:23|Referenced variable data_i is not in sensitivity list.
@W: CL240 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":15:2:15:7|Signal data_o is floating; a simulation mismatch is possible.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":124:2:124:5|Latch generated from process for signal nState(0 to 6); possible missing assignment in an if or case statement.
@W: CG296 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":28:8:28:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":33:27:33:28|Referenced variable en is not in sensitivity list.
@W: CL113 :"D:\WorkingDir\Fpga\pico_dev_test\timeout.vhd":30:2:30:3|Feedback mux created for signal clk_counter[15:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":153:2:153:5|Latch generated from process for signal nState(0 to 5); possible missing assignment in an if or case statement.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":138:2:138:3|All reachable assignments to status(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL271 :"D:\WorkingDir\Fpga\pico_dev_test\HeartBeat.vhd":30:1:30:2|Pruning unused bits 32 to 4 of iCounter(32 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL117 :"D:\WorkingDir\Fpga\pico_dev_test\top_level.vhd":172:2:172:5|Latch generated from process for signal nState(1 downto 0); possible missing assignment in an if or case statement.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\wb_manager.vhd":16:3:16:8|Input port bits 7 to 3 of option(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":18:2:18:11|Input port bits 7 to 6 of wbm_status(7 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"D:\WorkingDir\Fpga\pico_dev_test\i2c_interface\source\i2c_master_controller.vhd":18:2:18:11|Input port bits 4 to 0 of wbm_status(7 downto 0) are unused. Assign logic for all port bits or change the input port size.

