
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /data/xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jichengzhi' on host 'super-test' (Linux_x86_64 version 5.4.0-169-generic) on Mon Sep 29 22:10:00 CST 2025
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset activation_accelerator 
INFO: [HLS 200-10] Opening and resetting project '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator'.
INFO: [HLS 200-1510] Running: add_files activation_accelerator.cpp 
INFO: [HLS 200-10] Adding design file 'activation_accelerator.cpp' to the project
INFO: [HLS 200-1510] Running: add_files activation_accelerator.h 
INFO: [HLS 200-10] Adding design file 'activation_accelerator.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb testbench.cpp 
INFO: [HLS 200-10] Adding test bench file 'testbench.cpp' to the project
INFO: [HLS 200-1510] Running: set_top activation_accelerator 
INFO: [HLS 200-1510] Running: open_solution -reset baseline -flow_target vivado 
INFO: [HLS 200-10] Creating and opening solution '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 43413
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench.cpp in debug mode
   Compiling ../../../../activation_accelerator.cpp in debug mode
   Generating csim.exe
Loading test data...
Using relative data path: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/
BF16 data loaded successfully
in0 statistics: min=0, max=65535, mean=26455.6
in1 statistics: min=0, max=65535, mean=26455.6
mask statistics: min=0, max=0, mean=0
=== HLS Activation Accelerator Testbench ===
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_0_bf16.bin
Loaded Config 0 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_1_bf16.bin
Loaded Config 1 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_2_bf16.bin
Loaded Config 2 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_3_bf16.bin
Loaded Config 3 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_4_bf16.bin
Loaded Config 4 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_5_bf16.bin
Loaded Config 5 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_6_bf16.bin
Loaded Config 6 golden data from bf16
Packed inputs to 512b buffers (stage 0 prepared)

--- Testing Config 0 ---
Config 0 compute time: 7602.4 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_0.bin
Max Difference: 65472
Config 0 test failed with 38276 errors

--- Testing Config 1 ---
Config 1 compute time: 5598.19 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_1.bin
Max Difference: 50642
Config 1 test failed with 30079 errors

--- Testing Config 2 ---
Config 2 compute time: 2453.43 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_2.bin
Max Difference: 65535
Config 2 test failed with 41590 errors

--- Testing Config 3 ---
Config 3 compute time: 2693.77 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_3.bin
Max Difference: 65535
Config 3 test failed with 33725 errors

--- Testing Config 4 ---
Config 4 compute time: 6289.62 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_4.bin
Max Difference: 50642
Config 4 test failed with 37762 errors

--- Testing Config 5 ---
Config 5 compute time: 1996.7 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_5.bin
Max Difference: 65535
Config 5 test failed with 47076 errors

--- Testing Config 6 ---
Config 6 compute time: 2005.15 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_6.bin
Max Difference: 65535
Config 6 test failed with 47101 errors

Total compute time for all configs: 28639.3 ms

=== Test Complete ===
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1536
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 38.79 seconds. CPU system time: 1.23 seconds. Elapsed time: 40.02 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.160 MB.
INFO: [HLS 200-10] Analyzing design file 'activation_accelerator.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (activation_accelerator.cpp:372:9)
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file activation_accelerator.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-471.html
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 29.53 seconds. CPU system time: 1.96 seconds. Elapsed time: 31.54 seconds; current allocated memory: 761.508 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'exp_reduce_::exp(float)' into 'hls::expf(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/expfloat.cpp:22:9)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_silu(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:275:29)
INFO: [HLS 214-131] Inlining function 'hls::rsqrtf(float)' into 'float_layernorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:317:21)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:350:12)
INFO: [HLS 214-131] Inlining function 'hls::expf(float)' into 'float_softmax(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:357:12)
INFO: [HLS 214-131] Inlining function 'pack_word(ap_uint<16> const*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:488:22)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:471:18)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:470:23)
INFO: [HLS 214-131] Inlining function 'unpack_word(ap_uint<512>, ap_uint<16>*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:445:2)
INFO: [HLS 214-131] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:469:24)
INFO: [HLS 214-131] Inlining function 'unpack_word(ap_uint<512>, ap_uint<16>*)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:446:13)
INFO: [HLS 214-131] Inlining function 'float_softmax(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:468:27)
INFO: [HLS 214-131] Inlining function 'bf16_to_float(ap_uint<16> const*, float*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:458:9)
INFO: [HLS 214-131] Inlining function 'bf16_to_float(ap_uint<16> const*, float*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:460:13)
INFO: [HLS 214-131] Inlining function 'float_add(float const*, float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:464:23)
INFO: [HLS 214-131] Inlining function 'float_silu(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:465:24)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:442:18)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:442:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:64:19)
INFO: [HLS 214-291] Loop 'UNPK_V' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:448:13)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:481:7)
INFO: [HLS 214-291] Loop 'PK_V' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:484:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_72_1' is marked as complete unroll implied by the pipeline pragma (activation_accelerator.cpp:72:22)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:442:18) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:442:30) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_1' (activation_accelerator.cpp:64:19) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'UNPK_V' (activation_accelerator.cpp:448:13) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (activation_accelerator.cpp:481:7) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'PK_V' (activation_accelerator.cpp:484:13) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_72_1' (activation_accelerator.cpp:72:22) in function 'compute_rows' completely with a factor of 32 (activation_accelerator.cpp:404:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'float_layernorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:301:0)
INFO: [HLS 214-178] Inlining function 'Q_rsqrt(float)' into 'float_rmsnorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'float_rmsnorm(float const*, ap_uint<16>*, int)' (activation_accelerator.cpp:282:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.66.72.80.86.94.100.108.114.122)' into 'fp_struct<float>::to_float() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:351:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const' into 'fp_struct<float>::to_ieee() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:375:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.59.66.72.80.86.94.100.108.114.122)' into 'fp_struct<float>::to_int() const' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:348:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_int() const' into 'float generic_fmax<float>(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fmax.h:20:0)
INFO: [HLS 214-178] Inlining function 'hls::fmax(float, float)' into 'hls::fmaxf(float, float)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'row_op_select(int, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:404:0)
INFO: [HLS 214-178] Inlining function 'f32_to_bf16_scalar(float)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:404:0)
INFO: [HLS 214-178] Inlining function 'float_layernorm(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:404:0)
INFO: [HLS 214-178] Inlining function 'float_rmsnorm(float const*, ap_uint<16>*, int)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:404:0)
INFO: [HLS 214-178] Inlining function 'hls::fmaxf(float, float)' into 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (activation_accelerator.cpp:404:0)
INFO: [HLS 214-248] Applying array_partition to 'tile0': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:412:7)
INFO: [HLS 214-248] Applying array_partition to 'tile1': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:412:20)
INFO: [HLS 214-248] Applying array_partition to 'tile2': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:412:33)
INFO: [HLS 214-248] Applying array_partition to 'xt': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:424:8)
INFO: [HLS 214-248] Applying array_partition to 'yt': Cyclic partitioning with factor 32 on dimension 1. (activation_accelerator.cpp:424:18)
INFO: [HLS 214-364] Automatically inlining function 'float generic_fmax<float>(float, float)' to improve effectiveness of pipeline pragma in function 'compute_rows(hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, hls::stream<ap_uint<512>, 0>&, int)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/c++/fmaxfloat.cpp:7:12)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:384:5) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:384:10)
INFO: [HLS 214-115] Multiple burst reads of length 1536 and bit width 512 in loop 'LOAD_ROW'(activation_accelerator.cpp:384:5) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:384:10)
INFO: [HLS 214-115] Multiple burst writes of length 1536 and bit width 512 in loop 'STORE_ROW'(activation_accelerator.cpp:499:5) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (activation_accelerator.cpp:499:5)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9.43 seconds. CPU system time: 1.14 seconds. Elapsed time: 10.67 seconds; current allocated memory: 761.953 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 761.953 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 812.891 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.24 seconds; current allocated memory: 882.652 MB.
INFO: [XFORM 203-510] Pipelining loop 'rms_loop_1' (activation_accelerator.cpp:294) in function 'compute_rows' automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_LOAD_ROW_proc' (activation_accelerator.cpp:391) to a process function for dataflow in function 'load_rows'.
INFO: [XFORM 203-712] Applying dataflow to function 'load_rows' (activation_accelerator.cpp:369:1), detected/extracted 1 process function(s): 
	 'load_rows_Loop_LOAD_ROW_proc1'.
INFO: [XFORM 203-712] Applying dataflow to function 'activation_accelerator' (activation_accelerator.cpp:511:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_rows'
	 'compute_rows'
	 'store_rows'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:342:9) to (activation_accelerator.cpp:341:5) in function 'compute_rows'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (activation_accelerator.cpp:45:37) to (activation_accelerator.cpp:210:5) in function 'compute_rows'... converting 8 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2.06 seconds. CPU system time: 0.12 seconds. Elapsed time: 2.18 seconds; current allocated memory: 968.465 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'STORE_ROW' (activation_accelerator.cpp:499:14) in function 'store_rows'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_ROW' (activation_accelerator.cpp:391:18) in function 'load_rows_Loop_LOAD_ROW_proc1'.
WARNING: [HLS 200-960] Cannot flatten loop 'COMPUTE_ROW' (activation_accelerator.cpp:433:14) in function 'compute_rows' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'tile0.V' (activation_accelerator.cpp:451:28)
INFO: [HLS 200-472] Inferring partial write operation for 'tile1.V' (activation_accelerator.cpp:452:28)
INFO: [HLS 200-472] Inferring partial write operation for 'xt' (activation_accelerator.cpp:213:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:332:16)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:277:14)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:321:12)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:295:19)
INFO: [HLS 200-472] Inferring partial write operation for 'tile2.V' (activation_accelerator.cpp:358:19)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1.66 seconds. CPU system time: 0.17 seconds. Elapsed time: 1.83 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'activation_accelerator' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_ROW_LOAD_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'LOAD_ROW_LOAD_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows_Loop_LOAD_ROW_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_UNPK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'UNPK_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'UNPK_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_convert_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convert_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convert_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_silu_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'smx_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_smx_1' (loop 'smx_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln348', activation_accelerator.cpp:348) of variable 'sum', activation_accelerator.cpp:351 on local variable 'sum' and 'load' operation ('sum_load_1', activation_accelerator.cpp:351) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_smx_1' (loop 'smx_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln348', activation_accelerator.cpp:348) of variable 'sum', activation_accelerator.cpp:351 on local variable 'sum' and 'load' operation ('sum_load_1', activation_accelerator.cpp:351) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 18, loop 'smx_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_smx_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smx_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 24, loop 'smx_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln286', activation_accelerator.cpp:286) of variable 'sum_sq', activation_accelerator.cpp:288 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:288) on local variable 'sum_sq'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_rms_loop_0' (loop 'rms_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_sq_write_ln286', activation_accelerator.cpp:286) of variable 'sum_sq', activation_accelerator.cpp:288 on local variable 'sum_sq' and 'load' operation ('sum_sq_load', activation_accelerator.cpp:288) on local variable 'sum_sq'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 9, loop 'rms_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'rms_loop_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'rms_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_0'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln305', activation_accelerator.cpp:305) of variable 'sum', activation_accelerator.cpp:307 on local variable 'sum' and 'load' operation ('sum_load_2', activation_accelerator.cpp:307) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_layer_loop_0' (loop 'layer_loop_0'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln305', activation_accelerator.cpp:305) of variable 'sum', activation_accelerator.cpp:307 on local variable 'sum' and 'load' operation ('sum_load_2', activation_accelerator.cpp:307) on local variable 'sum'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop 'layer_loop_0'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'layer_loop_1'.
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('var_write_ln312', activation_accelerator.cpp:312) of variable 'var', activation_accelerator.cpp:315 on local variable 'var' and 'load' operation ('var_load', activation_accelerator.cpp:315) on local variable 'var'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_rows_Pipeline_layer_loop_1' (loop 'layer_loop_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('var_write_ln312', activation_accelerator.cpp:312) of variable 'var', activation_accelerator.cpp:315 on local variable 'var' and 'load' operation ('var_load', activation_accelerator.cpp:315) on local variable 'var'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 13, loop 'layer_loop_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_ln_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ln_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'ln_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'silu_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 26, loop 'silu_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_convert_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'convert_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'convert_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_add_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'add_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'add_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows_Pipeline_PK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'PK_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'PK_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'xt' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_rows_Pipeline_STORE_ROW_STORE_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'STORE_ROW_STORE_W'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'STORE_ROW_STORE_W'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W' pipeline 'LOAD_ROW_LOAD_W' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W/m_axi_gmem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows_Loop_LOAD_ROW_proc1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows_Loop_LOAD_ROW_proc1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'load_rows/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_rows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_UNPK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_UNPK_W' pipeline 'UNPK_W' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_UNPK_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_convert_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_convert_loop' pipeline 'convert_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_convert_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_silu_loop2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_silu_loop2' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_silu_loop2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_0' pipeline 'smx_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_1' pipeline 'smx_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_smx_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_smx_2' pipeline 'smx_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_smx_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_rms_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_rms_loop_0' pipeline 'rms_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_rms_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_rms_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_rms_loop_1' pipeline 'rms_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_rms_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_layer_loop_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_layer_loop_0' pipeline 'layer_loop_0' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_layer_loop_0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_layer_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_layer_loop_1' pipeline 'layer_loop_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_layer_loop_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_ln_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_ln_2' pipeline 'ln_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_ln_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_silu_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_silu_loop' pipeline 'silu_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_silu_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_convert_loop1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_convert_loop1' pipeline 'convert_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_325_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_convert_loop1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop3' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_add_loop4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_add_loop4' pipeline 'add_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_add_loop4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows_Pipeline_PK_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_rows_Pipeline_PK_W' pipeline 'PK_W' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows_Pipeline_PK_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_4_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_9_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_8_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'frsqrt_32ns_32ns_32_10_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_rows'.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_rows_Pipeline_STORE_ROW_STORE_W' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_rows_Pipeline_STORE_ROW_STORE_W' pipeline 'STORE_ROW_STORE_W' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'store_rows_Pipeline_STORE_ROW_STORE_W/m_axi_gmem2_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_rows_Pipeline_STORE_ROW_STORE_W'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_rows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_rows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'activation_accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in0' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/stage' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'activation_accelerator/config_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'activation_accelerator' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in0', 'in1', 'out_r', 'stage', 'config_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'activation_accelerator'.
INFO: [RTMG 210-285] Implementing FIFO 'out_r_c_U(activation_accelerator_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'config_r_c_U(activation_accelerator_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_in0_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_in1_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_out_U(activation_accelerator_fifo_w512_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_rows_U0_U(activation_accelerator_start_for_compute_rows_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_rows_U0_U(activation_accelerator_start_for_store_rows_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.360 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 1.367 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 3.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.64 seconds; current allocated memory: 1.381 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for activation_accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for activation_accelerator.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 68.12 seconds. CPU system time: 4.16 seconds. Elapsed time: 72.82 seconds; current allocated memory: 660.074 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/data/xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling activation_accelerator.cpp_pre.cpp.tb.cpp
   Compiling testbench.cpp_pre.cpp.tb.cpp
   Compiling apatb_activation_accelerator.cpp
   Compiling apatb_activation_accelerator_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Loading test data...
Using relative data path: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/
BF16 data loaded successfully
in0 statistics: min=0, max=65535, mean=26455.6
in1 statistics: min=0, max=65535, mean=26455.6
mask statistics: min=0, max=0, mean=0
=== HLS Activation Accelerator Testbench ===
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_0_bf16.bin
Loaded Config 0 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_1_bf16.bin
Loaded Config 1 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_2_bf16.bin
Loaded Config 2 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_3_bf16.bin
Loaded Config 3 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_4_bf16.bin
Loaded Config 4 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_5_bf16.bin
Loaded Config 5 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_6_bf16.bin
Loaded Config 6 golden data from bf16
Packed inputs to 512b buffers (stage 0 prepared)

--- Testing Config 0 ---
Config 0 compute time: 7204.85 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_0.bin
Max Difference: 65472
Config 0 test failed with 38276 errors

--- Testing Config 1 ---
Config 1 compute time: 5293.97 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_1.bin
Max Difference: 50642
Config 1 test failed with 30079 errors

--- Testing Config 2 ---
Config 2 compute time: 2085.81 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_2.bin
Max Difference: 65535
Config 2 test failed with 41590 errors

--- Testing Config 3 ---
Config 3 compute time: 2026.25 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_3.bin
Max Difference: 65535
Config 3 test failed with 33725 errors

--- Testing Config 4 ---
Config 4 compute time: 5413.4 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_4.bin
Max Difference: 50642
Config 4 test failed with 37762 errors

--- Testing Config 5 ---
Config 5 compute time: 1995.87 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_5.bin
Max Difference: 65535
Config 5 test failed with 47076 errors

--- Testing Config 6 ---
Config 6 compute time: 2019.91 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_6.bin
Max Difference: 65535
Config 6 test failed with 47101 errors

Total compute time for all configs: 26040.1 ms

=== Test Complete ===
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1536
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
WARNING: [HLS 200-616] This design uses AXI slave interface in dataflow mode, which can result in simulation dead-lock and/or mismatching results (due to AXI slave FIFO sizing).

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1699.008 ; gain = 79.023 ; free physical = 17849 ; free virtual = 87740
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:13:24 2025...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /data/xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_activation_accelerator_top glbl -Oenable_linking_all_libraries -prj activation_accelerator.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s activation_accelerator 
Multi-threading is on. Using 46 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/ip/xil_defaultlib/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_rms_loop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_start_for_store_rows_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_start_for_store_rows_U0
INFO: [VRFC 10-311] analyzing module activation_accelerator_start_for_store_rows_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_ln_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_ln_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_layer_loop_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_layer_loop_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_convert_loop1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_layer_loop_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_layer_loop_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w64_d4_S
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w64_d4_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_store_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_store_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_PK_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_PK_W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_add_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_add_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_mux_325_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_mux_325_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_UNPK_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_UNPK_W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_silu_loop2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_rms_loop_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_rms_loop_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_smx_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_smx_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w32_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w32_d3_S
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w32_d3_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_smx_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_smx_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fifo_w512_d64_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w512_d64_A
INFO: [VRFC 10-311] analyzing module activation_accelerator_fifo_w512_d64_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_add_loop3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_add_loop3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_start_for_compute_rows_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_start_for_compute_rows_U0
INFO: [VRFC 10-311] analyzing module activation_accelerator_start_for_compute_rows_U0_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_smx_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_smx_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_load_rows_Loop_LOAD_ROW_proc1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_activation_accelerator_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_store_rows_Pipeline_STORE_ROW_STORE_W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_add_loop4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_add_loop4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_mux_325_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_mux_325_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_gmem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_load
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_store
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_read
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_write
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module activation_accelerator_gmem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_load_rows.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_load_rows
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_silu_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_silu_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator_compute_rows_Pipeline_convert_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module activation_accelerator_compute_rows_Pipeline_convert_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_15.floating_point_v7_1_15_pkg
Compiling package floating_point_v7_1_15.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_15.flt_recipsqrt_sp_sqrt_r_rom
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.activation_accelerator_control_s...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem0_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem1_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_gmem2_m_a...
Compiling module xil_defaultlib.activation_accelerator_entry_pro...
Compiling module xil_defaultlib.activation_accelerator_flow_cont...
Compiling module xil_defaultlib.activation_accelerator_load_rows...
Compiling module xil_defaultlib.activation_accelerator_load_rows...
Compiling module xil_defaultlib.activation_accelerator_load_rows
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_mux_325_1...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_mux_325_3...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_faddfsub_...
Compiling module xil_defaultlib.activation_accelerator_faddfsub_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_15.fix_mult [\fix_mult(c_xdevicefamily="zynqu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_15.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_mult [\flt_mult(c_xdevicefamily="zynqu...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_fmul_32ns...
Compiling module xil_defaultlib.activation_accelerator_fmul_32ns...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div_mant [\flt_div_mant(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=6,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=4,length=6,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_15.flt_div [\flt_div(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_fdiv_32ns...
Compiling module xil_defaultlib.activation_accelerator_fdiv_32ns...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=6)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=28,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,alumodereg=0...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=7)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=23,length=3)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.multadd [\multadd(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=27,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_15.multadd [\multadd(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=8,length=2)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=27,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_15.multadd [\multadd(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=22,length=3,fast_in...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="zynquplus"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_15.multadd [\multadd(c_xdevicefamily="zynqup...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=7)\]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=6,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_recip [\flt_recip(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_frsqrt_32...
Compiling module xil_defaultlib.activation_accelerator_frsqrt_32...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=43,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=4)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=5)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay_s [\delay_s(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_15.delay_s [\delay_s(width=9,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=36)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=34)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xck26-s...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=33,length=2)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(length=2)\]
Compiling architecture rtl of entity floating_point_v7_1_15.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_exp [\flt_exp(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_fexp_32ns...
Compiling module xil_defaultlib.activation_accelerator_fexp_32ns...
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=25,resu...]
Compiling architecture rtl of entity floating_point_v7_1_15.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=13)\]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=14,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub_logic [\addsub_logic(c_xdevicefamily="z...]
Compiling architecture rtl of entity floating_point_v7_1_15.addsub [\addsub(c_xdevicefamily="zynqupl...]
Compiling architecture rtl of entity floating_point_v7_1_15.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_15.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture rtl of entity floating_point_v7_1_15.mux4 [\mux4(c_xdevicefamily="zynquplus...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_15.shift_msb_first [\shift_msb_first(a_width=27,resu...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_15.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_15.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_15.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_15.compare [\compare(c_xdevicefamily="zynqup...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_15.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_15.flt_add [\flt_add(c_xdevicefamily="zynqup...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15_viv [\floating_point_v7_1_15_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_15.floating_point_v7_1_15 [\floating_point_v7_1_15(c_xdevic...]
Compiling module xil_defaultlib.activation_accelerator_fadd_32ns...
Compiling module xil_defaultlib.activation_accelerator_fadd_32ns...
Compiling module xil_defaultlib.activation_accelerator_compute_r...
Compiling module xil_defaultlib.activation_accelerator_store_row...
Compiling module xil_defaultlib.activation_accelerator_store_row...
Compiling module xil_defaultlib.activation_accelerator_fifo_w64_...
Compiling module xil_defaultlib.activation_accelerator_fifo_w64_...
Compiling module xil_defaultlib.activation_accelerator_fifo_w32_...
Compiling module xil_defaultlib.activation_accelerator_fifo_w32_...
Compiling module xil_defaultlib.activation_accelerator_fifo_w512...
Compiling module xil_defaultlib.activation_accelerator_fifo_w512...
Compiling module xil_defaultlib.activation_accelerator_start_for...
Compiling module xil_defaultlib.activation_accelerator_start_for...
Compiling module xil_defaultlib.activation_accelerator_start_for...
Compiling module xil_defaultlib.activation_accelerator_start_for...
Compiling module xil_defaultlib.activation_accelerator
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_master_gmem2
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=95)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_activation_accelerator_top
Compiling module work.glbl
Built simulation snapshot activation_accelerator

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/activation_accelerator/xsim_script.tcl
# xsim {activation_accelerator} -autoloadwcfg -tclbatch {activation_accelerator.tcl}
Time resolution is 1 ps
source activation_accelerator.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 7 [0.00%] @ "125000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39685 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 39725100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47605 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 47645100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86785100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94455 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94705100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133805 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133845100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141515 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141765100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180905100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188825100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227965100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235635 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235885100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274985 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275025100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282945100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322085100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329755 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330005100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369105 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369145100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377025 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377065100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416165 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 416205100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424085 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 424125100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 463265100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 470935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 471185100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 510285 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 510325100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 517995 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 518245100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 557345 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 557385100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 565265 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 565305100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 604405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 604445100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 612115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 612365100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 651465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 651505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 659175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 659425100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 698525 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 698565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 706235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 706485100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 745585 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 745625100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 753545100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 792645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 792685100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 800355 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 800605100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 839705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 839745100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 847415 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 847665100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 886765 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 886805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 894475 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 894725100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 933825 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 933865100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 941535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 941785100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 980885 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 980925100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 988595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 988845100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1027945 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1027985100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1035905100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075005 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1075045100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1082715 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1082965100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1122065 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1122105100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1129775 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1130025100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1169125 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1169165100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1176835 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1177085100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1216185 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1216225100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1224105 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1224145100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1278635 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1278735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1286635 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1341155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1341255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1349085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1403675 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1403775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1411605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1466195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1466295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1474125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1528715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1528815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1536645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1591235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1591335 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1599165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1630665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1630795 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1670035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1670165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1709405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1709535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1748775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1748905 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1788145 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1788275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1827515 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1827645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1851415100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1851615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1867585100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1867785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1883755100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1883955 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1899925100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1900125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1916095100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1916295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1932265100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1932465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1948435100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1948635 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1964605100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1964805 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 1988435 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2012105 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2035775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2059445 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2083115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2106785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2130455 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2154125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2193305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2193345100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2201015 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2201265100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2240365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2240405100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2248075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2248325100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2287425 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2287465100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2295135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2295385100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2334485 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2334525100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2342195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2342445100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2381545 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2381585100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2389255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2389505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2428605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2428645100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2436315 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2436565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2475665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2475705100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2483375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2483625100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2522725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2522765100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2530435 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2530685100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2569785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2569825100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2577495 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2577745100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2616845 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2616885100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2624555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2624805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 7 [0.00%] @ "2625565000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2641745100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2641945 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2657915100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2658115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2674085100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2674285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2690255100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2690455 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2706425100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2706625 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2722595100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2722795 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2738765100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2738965 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2754935100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2755135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2771105100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2771305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2787275100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2787475 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2803445100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2803645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2819615100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2819815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2835785100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2835985 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2851955100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2852155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2868125100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2868325 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2884295100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2884495 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2900465100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2900665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2916635100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2916835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2932805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2933005 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2948975100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2949175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2988315 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2988355100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2996025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 2996275100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3035375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3035415100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3043085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3043335100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3082435 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3082475100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3090145 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3090395100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3129495 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3129535100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3137205 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3137455100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3176555 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3176595100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3184265 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3184515100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3223615 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3223655100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3231535 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3231575100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3286065 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3286165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3294065 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3348585 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3348685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3356515 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3411105 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3411205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3419035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3473625 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3473725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3481555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3536145 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3536245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3544075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3598665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3598765 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3606595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3638095 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3638225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3677465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3677595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3716835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3716965 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3756205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3756335 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3795575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3795705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3834945 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3835075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3858845100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3859045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3875015100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3875215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3891185100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3891385 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3907355100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3907555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3923525100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3923725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3939695100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3939895 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3955865100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3956065 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3972035100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3972235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 3995865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4019535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4043205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4066875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4090545 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4114215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4137885 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4161555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4177565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4177765 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4193735100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4193935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4209905100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4210105 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4226075100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4226275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4242245100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4242445 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4258415100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4258615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4274585100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4274785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4290755100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4290955 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4306925100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4307125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4323095100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4323295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 2 / 7 [0.00%] @ "4324095000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4355745 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4355875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4395245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4434485 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4434615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4473855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4473985 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4513225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4513355 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4552595 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4552725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4591965 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4592095 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4631335 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4631465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4670705 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4670835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4710075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4710205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4749445 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4749575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4788815 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4788945 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4828185 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4828315 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4867555 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4867685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4906925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4907055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4946295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4946425 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4985665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 4985795 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5025035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5025165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5064405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5064535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5103775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5103905 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5150845 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5150885100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5158555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5158805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5197905 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5197945100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5205865100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5244965 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5245005100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5252675 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5252925100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5292025 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5292065100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5299735 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5299985100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5339085 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5339125100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5346795 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5347045100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5386145 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5386185100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5394065 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5394105100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5448595 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5448695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5456595 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5511115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5511215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5519045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5573635 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5573735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5581565 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5636155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5636255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5644085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5698675 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5698775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5706605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5761195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5761295 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5769125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5800625 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5800755 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5839995 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5840125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5879365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5879495 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5918735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5918865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5958105 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5958235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5997475 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 5997605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6021375100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6021575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6037545100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6037745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6053715100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6053915 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6069885100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6070085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6086055100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6086255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6102225100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6102425 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6118395100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6118595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6134565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6134765 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6158395 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6182065 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6205735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6229405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6253075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6276745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6300415 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6324085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6355565 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6355695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6394935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6395065 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6434305 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6434435 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6473675 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6473805 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6513045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6513175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6552415 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6552545 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6591785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6591915 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6631155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6631285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6670525 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6670655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6709895 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6710025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 3 / 7 [0.00%] @ "6718625000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6773365 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6773465 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6781365 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6835885 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6835985 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6843815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6898405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6898505 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6906335 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6960925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6961025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 6968855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7023445 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7023545 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7031375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7085965 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7086065 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7093895 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7148485 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7148585 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7156415 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7211005 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7211105 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7219005 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7273525 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7273625 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7281525 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7336045 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7336145 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7344045 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7398565 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7398665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7406495 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7461085 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7461185 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7469085 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7523605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7523705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7531535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7586125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7586225 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7594055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7648645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7648745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7656575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7711165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7711265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7719095 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7773685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7773785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7781615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7836205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7836305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7844135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7898725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7898825 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7906655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7961245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7961345 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 7969175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8008375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8008415100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8016085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8016335100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8055435 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8055475100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8063145 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8063395100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8102495 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8102535100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8110205 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8110455100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8149555 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8149595100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8157265 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8157515100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8196615 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8196655100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8204325 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8204575100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8243675 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8243715100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8251595 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8251635100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8306125 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8306225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8314125 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8368645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8368745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8376575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8431165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8431265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8439095 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8493685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8493785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8501615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8556205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8556305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8564135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8618725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8618825 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8626655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8658155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8658285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8697525 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8697655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8736895 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8737025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8776265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8776395 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8815635 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8815765 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8855005 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8855135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8878905100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8879105 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8895075100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8895275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8911245100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8911445 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8927415100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8927615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8943585100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8943785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8959755100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8959955 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8975925100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8976125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8992095100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 8992295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9015925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9039595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9063265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9086935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9110605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9134275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9157945 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9181615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9236185 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9236285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9244115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9298705 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9298805 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9306705 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9361225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9361325 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9369155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9423745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9423845 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9431675 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9486265 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9486365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9494265 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9548785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9548885 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9556715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9611305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9611405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9619235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9673825 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9673925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9681825 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9736345 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9736445 ns  Iteration: 13  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9744275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9798865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9798965 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9806795 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 4 / 7 [0.00%] @ "9807655000"
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9823835100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9824035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9840005100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9840205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9856175100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9856375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9872345100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9872545 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9888515100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9888715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9904685100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9904885 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9920855100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9921055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9937025100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9937225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9953195100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9953395 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9969365100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9969565 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9985535100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 9985735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10001705100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10001905 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10017875100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10018075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10034045100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10034245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10050215100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10050415 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10066385100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10066585 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10082555100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10082755 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10098725100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10098925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10114895100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10115095 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10131065100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10131265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10170405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10170445100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10178115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10178365100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10217465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10217505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10225175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10225425100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10264525 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10264565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10272235 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10272485100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10311585 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10311625100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10319295 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10319545100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10358645 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10358685100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10366355 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10366605100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10405705 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10405745100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10413625 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10413665100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10468155 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10468255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10476155 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10530675 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10530775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10538605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10593195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10593295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10601125 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10655715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10655815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10663645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10718235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10718335 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10726165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10780755 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10780855 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10788685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10820185 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10820315 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10859555 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10859685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10898925 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10899055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10938295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10938425 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10977665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 10977795 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11017035 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11017165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11040935100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11041135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11057105100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11057305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11073275100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11073475 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11089445100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11089645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11105615100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11105815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11121785100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11121985 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11137955100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11138155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11154125100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11154325 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11177955 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11201625 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11225295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11248965 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11272635 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11296305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11319975 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11343645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11359655100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11359855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11375825100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11376025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11391995100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11392195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11408165100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11408365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11424335100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11424535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11440505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11440705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11456675100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11456875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11472845100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11473045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11489015100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11489215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11505185100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11505385 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 5 / 7 [0.00%] @ "11506185000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11530025 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11553695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11577365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11601035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11624705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11648375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11672045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11695715 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11719385 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11743055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11766725 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11790395 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11814065 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11837735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11861405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11885075 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11908745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11932415 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11956085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11979755 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12018935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12018975100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12026645 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12026895100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12065995 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12066035100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12073705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12073955100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12113055 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12113095100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12120765 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12121015100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12160115 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12160155100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12167825 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12168075100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12207175 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12207215100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12214885 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12215135100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12254235 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12254275100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12262155 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12262195100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12316685 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12316785 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12324685 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12379205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12379305 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12387135 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12441725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12441825 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12449655 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12504245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12504345 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12512175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12566765 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12566865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12574695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12629285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12629385 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12637215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12668715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12668845 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12708085 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12708215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12747455 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12747585 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12786825 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12786955 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12826195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12826325 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865565 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12865695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12889465100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12889665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905635100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12905835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12921805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12922005 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12937975100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12938175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12954145100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12954345 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12970315100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12970515 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12986485100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 12986685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13002655100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13002855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13026485 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13050155 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13073825 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13097495 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13121165 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13144835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13168505 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13192175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13215845 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13239515 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13263185 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13286855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13310525 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13334195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13357865 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13381535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13405205 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13428875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 6 / 7 [0.00%] @ "13429715000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13453555 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13477225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13500895 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13524565 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13548235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13571905 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13595575 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13619245 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13642915 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13666585 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13690255 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13713925 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13737595 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13761265 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13784935 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13808605 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13832275 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13855945 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13879615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13903285 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13942465 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13942505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13950175 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13950425100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13989525 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13989565100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13997235 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 13997485100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14036585 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14036625100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14044295 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14044545100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14083645 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14083685100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14091355 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14091605100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14130705 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14130745100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14138415 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14138665100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14177765 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14177805100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14185685 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14185725100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14240215 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14240315 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14248215 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14302735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14302835 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14310665 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14365255 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14365355 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14373185 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14427775 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14427875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14435705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14490295 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14490395 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14498225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14552815 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14552915 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14560745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14592245 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14592375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14631615 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14631745 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14670985 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14671115 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14710355 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14710485 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14749725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14749855 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14789095 ns  Iteration: 12  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14789225 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14812995100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14813195 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14829165100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14829365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14845335100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14845535 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14861505100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14861705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14877675100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14877875 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14893845100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14894045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14910015100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14910215 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14926185100 ps  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/fexp_32ns_32ns_32_8_full_dsp_1_U1081/activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14926385 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14950015 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14973685 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 14997355 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15021025 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15044695 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15068365 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15092035 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15115705 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15139375 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15163045 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15186715 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15210385 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15234055 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15257725 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15281395 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15305065 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15328735 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 15352405 ns  Iteration: 11  Process: /apatb_activation_accelerator_top/AESL_inst_activation_accelerator/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /data/xilinx/Vivado/2022.2/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 7 / 7 [100.00%] @ "15353245000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 15353305 ns : File "/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/sim/verilog/activation_accelerator.autotb.v" Line 739
run: Time (s): cpu = 00:00:00.81 ; elapsed = 00:13:45 . Memory (MB): peak = 1363.910 ; gain = 120.961 ; free physical = 17521 ; free virtual = 87512
## quit
INFO: xsimkernel Simulation Memory Usage: 169908 KB (Peak: 185108 KB), Simulation CPU Usage: 824490 ms
INFO: [Common 17-206] Exiting xsim at Mon Sep 29 22:28:00 2025...
INFO: [COSIM 212-316] Starting C post checking ...
Loading test data...
Using relative data path: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/
BF16 data loaded successfully
in0 statistics: min=0, max=65535, mean=26455.6
in1 statistics: min=0, max=65535, mean=26455.6
mask statistics: min=0, max=0, mean=0
=== HLS Activation Accelerator Testbench ===
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_0_bf16.bin
Loaded Config 0 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_1_bf16.bin
Loaded Config 1 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_2_bf16.bin
Loaded Config 2 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_3_bf16.bin
Loaded Config 3 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_4_bf16.bin
Loaded Config 4 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_5_bf16.bin
Loaded Config 5 golden data from bf16
Trying to load: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/golden_out_config_6_bf16.bin
Loaded Config 6 golden data from bf16
Packed inputs to 512b buffers (stage 0 prepared)

--- Testing Config 0 ---
Config 0 compute time: 1.07109 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_0.bin
Max Difference: 65408
Config 0 test failed with 39850 errors

--- Testing Config 1 ---
Config 1 compute time: 0.979552 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_1.bin
Max Difference: 49117
Config 1 test failed with 31775 errors

--- Testing Config 2 ---
Config 2 compute time: 0.877115 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_2.bin
Max Difference: 65408
Config 2 test failed with 41960 errors

--- Testing Config 3 ---
Config 3 compute time: 0.883176 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_3.bin
Max Difference: 65535
Config 3 test failed with 37581 errors

--- Testing Config 4 ---
Config 4 compute time: 0.856062 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_4.bin
Max Difference: 49117
Config 4 test failed with 39410 errors

--- Testing Config 5 ---
Config 5 compute time: 0.847829 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_5.bin
Max Difference: 65408
Config 5 test failed with 46225 errors

--- Testing Config 6 ---
Config 6 compute time: 0.841386 ms
Output results saved to: /data1/jcz/activation_accelerator_tutorial/prj/testvector_example/bf16_vectors2/hls_output_config_6.bin
Max Difference: 65408
Config 6 test failed with 46250 errors

Total compute time for all configs: 6.35621 ms

=== Test Complete ===
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1065.3 seconds. CPU system time: 11.94 seconds. Elapsed time: 955.91 seconds; current allocated memory: 10.824 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -evaluate verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1698.719 ; gain = 9.023 ; free physical = 17081 ; free virtual = 87088
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:28:32 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl
# source ./settings.tcl
## set top_module activation_accelerator
## set language verilog
## set family zynquplus
## set device xck26
## set package -sfvc784
## set speed -2LV-c
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false ;
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:activation_accelerator:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl 1
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project activation_accelerator
# dict set report_options hls_solution baseline
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options bindmodules {activation_accelerator_flow_control_loop_pipe_sequential_init activation_accelerator_mux_325_16_1_1 activation_accelerator_mux_325_32_1_1 activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 activation_accelerator_fdiv_32ns_32ns_32_9_no_dsp_1 activation_accelerator_frsqrt_32ns_32ns_32_10_full_dsp_1 activation_accelerator_fexp_32ns_32ns_32_8_full_dsp_1 activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1 activation_accelerator_compute_rows_tile0_V_RAM_2P_BRAM_1R1W activation_accelerator_compute_rows_xt_RAM_S2P_BRAM_1R1W activation_accelerator_fifo_w64_d4_S activation_accelerator_fifo_w32_d3_S activation_accelerator_fifo_w512_d64_A activation_accelerator_start_for_compute_rows_U0 activation_accelerator_start_for_store_rows_U0 activation_accelerator_gmem0_m_axi activation_accelerator_gmem1_m_axi activation_accelerator_gmem2_m_axi activation_accelerator_control_s_axi}
# dict set report_options max_module_depth 8
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1741.180 ; gain = 0.023 ; free physical = 17148 ; free virtual = 87247
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
# create_bd_design $bd_design_name
Wrote  : </data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_gmem0/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem0' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_gmem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_gmem2' at <0x44A0_0000 [ 64K ]>.
WARNING: [BD 41-927] Following properties on pin /hls_inst/ap_clk have been updated from connected ip, but BD cell '/hls_inst' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 100000000.0 
Please resolve any mismatches by directly setting properties on BD cell </hls_inst> to completely resolve these warnings.
Wrote  : </data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2094.949 ; gain = 72.035 ; free physical = 16930 ; free virtual = 87069
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-09-29 22:29:15 CST
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Mon Sep 29 22:29:15 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Mon Sep 29 22:29:15 2025] Launched synth_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/runme.log
[Mon Sep 29 22:29:15 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43413
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1715.879 ; gain = 11.023 ; free physical = 17193 ; free virtual = 87812
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xck26-sfvc784-2LV-c -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 843153
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2917.973 ; gain = 227.797 ; free physical = 15845 ; free virtual = 86464
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2140.037; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3823.691; parent = 2921.945; children = 901.746
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-843031-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/.Xil/Vivado-843031-super-test/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2992.910 ; gain = 302.734 ; free physical = 15981 ; free virtual = 86601
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2140.037; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3955.145; parent = 2992.914; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.723 ; gain = 320.547 ; free physical = 15970 ; free virtual = 86590
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2140.037; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3972.957; parent = 3010.727; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3010.723 ; gain = 320.547 ; free physical = 15945 ; free virtual = 86565
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2140.037; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3972.957; parent = 3010.727; children = 962.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3010.723 ; gain = 0.000 ; free physical = 15936 ; free virtual = 86556
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3095.535 ; gain = 0.000 ; free physical = 15876 ; free virtual = 86495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3095.535 ; gain = 0.000 ; free physical = 15875 ; free virtual = 86494
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/data/xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.535 ; gain = 405.359 ; free physical = 16019 ; free virtual = 86639
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2149.014; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.770; parent = 3095.539; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.535 ; gain = 405.359 ; free physical = 16041 ; free virtual = 86661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2149.014; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.770; parent = 3095.539; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.535 ; gain = 405.359 ; free physical = 16041 ; free virtual = 86661
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2149.014; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.770; parent = 3095.539; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 3095.535 ; gain = 405.359 ; free physical = 16027 ; free virtual = 86648
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2149.014; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.770; parent = 3095.539; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3095.535 ; gain = 405.359 ; free physical = 15995 ; free virtual = 86620
Synthesis current peak Physical Memory [PSS] (MB): peak = 2406.651; parent = 2149.014; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4057.770; parent = 3095.539; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3543.676 ; gain = 853.500 ; free physical = 15513 ; free virtual = 86139
Synthesis current peak Physical Memory [PSS] (MB): peak = 2908.687; parent = 2703.116; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4505.910; parent = 3543.680; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3545.676 ; gain = 855.500 ; free physical = 15511 ; free virtual = 86137
Synthesis current peak Physical Memory [PSS] (MB): peak = 2910.354; parent = 2704.788; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4507.910; parent = 3545.680; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 3564.707 ; gain = 874.531 ; free physical = 15502 ; free virtual = 86128
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.378; parent = 2705.812; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4526.941; parent = 3564.711; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.581; parent = 2706.015; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.604; parent = 2706.038; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:41 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.640; parent = 2706.073; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.655; parent = 2706.089; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.655; parent = 2706.089; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.687; parent = 2706.120; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.645 ; gain = 880.469 ; free physical = 15461 ; free virtual = 86086
Synthesis current peak Physical Memory [PSS] (MB): peak = 2911.733; parent = 2706.167; children = 266.614
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4532.879; parent = 3570.648; children = 962.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3570.645 ; gain = 795.656 ; free physical = 15523 ; free virtual = 86149
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 3570.652 ; gain = 880.469 ; free physical = 15525 ; free virtual = 86150
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3570.652 ; gain = 0.000 ; free physical = 15652 ; free virtual = 86277
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3612.270 ; gain = 0.000 ; free physical = 15578 ; free virtual = 86203
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c5f1e294
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3612.270 ; gain = 1835.125 ; free physical = 15784 ; free virtual = 86409
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:34:59 2025...
[Mon Sep 29 22:35:10 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:04:46 ; elapsed = 00:05:55 . Memory (MB): peak = 2094.949 ; gain = 0.000 ; free physical = 18178 ; free virtual = 88798
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-09-29 22:35:10 CST
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xck26-sfvc784-2LV-c
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.35 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2991.500 ; gain = 0.000 ; free physical = 17548 ; free virtual = 88168
INFO: [Netlist 29-17] Analyzing 1690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
Finished Parsing XDC File [/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/activation_accelerator.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3015.512 ; gain = 0.000 ; free physical = 17414 ; free virtual = 88034
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3015.512 ; gain = 920.562 ; free physical = 17414 ; free virtual = 88034
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-09-29 22:35:28 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/activation_accelerator_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/activation_accelerator_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/activation_accelerator_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:45 ; elapsed = 00:00:40 . Memory (MB): peak = 4580.867 ; gain = 1565.355 ; free physical = 16175 ; free virtual = 86928
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/activation_accelerator_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/activation_accelerator_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 1 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 1 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 9.43%  | OK     |
#  | FD                                                        | 50%       | 3.57%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.96%  | OK     |
#  | CARRY8                                                    | 25%       | 1.84%  | OK     |
#  | MUXF7                                                     | 15%       | 2.32%  | OK     |
#  | DSP                                                       | 80%       | 1.68%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 87.15% | REVIEW |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 44.42% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 196    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/activation_accelerator_failfast_synth.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 9 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-09-29 22:36:20 CST
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-09-29 22:36:20 CST
HLS EXTRACTION: synth area_totals:  0 117120 234240 1248 288 0 64
HLS EXTRACTION: synth area_current: 0 11041 8357 21 251 0 1127 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 117120 LUT 11041 AVAIL_FF 234240 FF 8357 AVAIL_DSP 1248 DSP 21 AVAIL_BRAM 288 BRAM 251 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 1127 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/activation_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Mon Sep 29 22:36:20 CST 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:          11041
FF:            8357
DSP:             21
BRAM:           251
URAM:             0
LATCH:            0
SRL:           1127
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.981
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-09-29 22:36:20 CST
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
INFO: [Timing 38-480] Writing timing data to binary archive.
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Mon Sep 29 22:36:24 2025] Launched impl_1...
Run output will be captured here: /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/runme.log
[Mon Sep 29 22:36:24 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43413
Command: open_checkpoint /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2683.520 ; gain = 0.000 ; free physical = 14208 ; free virtual = 84969
INFO: [Netlist 29-17] Analyzing 1690 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3174.953 ; gain = 0.000 ; free physical = 13847 ; free virtual = 84609
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2022.2 (64-bit) build 3671981
OpenCheckpoint Checksum | Checksum: 92a5631b
----- Checksum: PlaceDB: 00000000 ShapeSum: 92a5631b RouteDB: 00000000 
open_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3174.953 ; gain = 1477.473 ; free physical = 13847 ; free virtual = 84609
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/xilinx/Vivado/2022.2/data/ip'.
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3265.734 ; gain = 90.781 ; free physical = 13824 ; free virtual = 84586

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 13ca718f0

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3265.734 ; gain = 0.000 ; free physical = 13833 ; free virtual = 84595

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[12].C_MUX.CARRY_MUX_i_2__0 into driver instance bd_0_i/hls_inst/inst/compute_rows_U0/fadd_32ns_32ns_32_4_no_dsp_1_U1082/activation_accelerator_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/STRUCT_ADD2.ADD1/CHAIN_GEN[2].C_MUX.CARRY_MUX_i_4__0, which resulted in an inversion of 31 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_23__0 into driver instance bd_0_i/hls_inst/inst/compute_rows_U0/faddfsub_32ns_32ns_32_4_full_dsp_1_U1077/activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/i_no_versal_es1_workaround.DSP_i_29__0, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1097/flow_control_loop_pipe_sequential_init_U/trunc_ln343_reg_1178[4]_i_2 into driver instance bd_0_i/hls_inst/inst/compute_rows_U0/grp_compute_rows_Pipeline_smx_0_fu_1097/flow_control_loop_pipe_sequential_init_U/trunc_ln343_reg_1178[4]_i_3, which resulted in an inversion of 11 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 2831 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11f09d91c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3504.684 ; gain = 24.012 ; free physical = 13704 ; free virtual = 84466
INFO: [Opt 31-389] Phase Retarget created 168 cells and removed 178 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 22 load pin(s).
Phase 2 Constant propagation | Checksum: 10976d723

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3504.684 ; gain = 24.012 ; free physical = 13725 ; free virtual = 84487
INFO: [Opt 31-389] Phase Constant propagation created 33 cells and removed 43 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 176bf24a2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3504.684 ; gain = 24.012 ; free physical = 13703 ; free virtual = 84465
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 45 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 176bf24a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3536.699 ; gain = 56.027 ; free physical = 13704 ; free virtual = 84466
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 176bf24a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3536.699 ; gain = 56.027 ; free physical = 13704 ; free virtual = 84466
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 176bf24a2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3536.699 ; gain = 56.027 ; free physical = 13687 ; free virtual = 84449
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             168  |             178  |                                              0  |
|  Constant propagation         |              33  |              43  |                                              0  |
|  Sweep                        |               0  |              45  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3536.699 ; gain = 0.000 ; free physical = 13701 ; free virtual = 84463
Ending Logic Optimization Task | Checksum: e61f80b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 3536.699 ; gain = 56.027 ; free physical = 13701 ; free virtual = 84463

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 208 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 5 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 26 Total Ports: 416
Ending PowerOpt Patch Enables Task | Checksum: 143f04f21

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.93 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13167 ; free virtual = 83933
Ending Power Optimization Task | Checksum: 143f04f21

Time (s): cpu = 00:00:38 ; elapsed = 00:00:23 . Memory (MB): peak = 4263.637 ; gain = 726.938 ; free physical = 13198 ; free virtual = 83964

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 18531e487

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13234 ; free virtual = 84000
Ending Final Cleanup Task | Checksum: 18531e487

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13219 ; free virtual = 83985

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13219 ; free virtual = 83985
Ending Netlist Obfuscation Task | Checksum: 18531e487

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13219 ; free virtual = 83985
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:03 ; elapsed = 00:00:39 . Memory (MB): peak = 4263.637 ; gain = 1088.684 ; free physical = 13219 ; free virtual = 83985
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4263.637 ; gain = 0.000 ; free physical = 13112 ; free virtual = 83886
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:52 ; elapsed = 00:00:33 . Memory (MB): peak = 5069.832 ; gain = 806.195 ; free physical = 12708 ; free virtual = 83486
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12781 ; free virtual = 83559
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ce9b50f1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12781 ; free virtual = 83559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12781 ; free virtual = 83559

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6af3678c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12839 ; free virtual = 83618

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 115ebf24a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12784 ; free virtual = 83564

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 115ebf24a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12806 ; free virtual = 83587
Phase 1 Placer Initialization | Checksum: 115ebf24a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12805 ; free virtual = 83585

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: fb67a8ce

Time (s): cpu = 00:00:51 ; elapsed = 00:00:24 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12802 ; free virtual = 83584

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: fb67a8ce

Time (s): cpu = 00:00:51 ; elapsed = 00:00:25 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12831 ; free virtual = 83612

Phase 2.1.1.3 PBP: Discrete Incremental
Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 164fe8de7

Time (s): cpu = 00:00:52 ; elapsed = 00:00:25 . Memory (MB): peak = 5069.832 ; gain = 0.000 ; free physical = 12777 ; free virtual = 83559

Phase 2.1.1.4 PBP: Compute Congestion
Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 164fe8de7

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 5106.191 ; gain = 36.359 ; free physical = 12704 ; free virtual = 83538

Phase 2.1.1.5 PBP: Macro Placement
Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1356b2137

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 5106.191 ; gain = 36.359 ; free physical = 12734 ; free virtual = 83569

Phase 2.1.1.6 PBP: UpdateTiming
Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 15358cc7b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12706 ; free virtual = 83541

Phase 2.1.1.7 PBP: Add part constraints
Phase 2.1.1.7 PBP: Add part constraints | Checksum: 15358cc7b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12706 ; free virtual = 83541
Phase 2.1.1 Partition Driven Placement | Checksum: 15358cc7b

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12708 ; free virtual = 83543
Phase 2.1 Floorplanning | Checksum: e26517a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12708 ; free virtual = 83543

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: e26517a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12708 ; free virtual = 83543

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: e26517a6

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12708 ; free virtual = 83543

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18eef9b6a

Time (s): cpu = 00:01:47 ; elapsed = 00:00:48 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12780 ; free virtual = 83615

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 526 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 235 nets or LUTs. Breaked 0 LUT, combined 235 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 17 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 17 nets.  Re-placed 51 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 17 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 51 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.1 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12779 ; free virtual = 83617
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12764 ; free virtual = 83602

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            235  |                   235  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                    17  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            235  |                   252  |           0  |           5  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 193104417

Time (s): cpu = 00:01:52 ; elapsed = 00:00:51 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12820 ; free virtual = 83658
Phase 2.4 Global Placement Core | Checksum: 11c8d0fb5

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12809 ; free virtual = 83647
Phase 2 Global Placement | Checksum: 11c8d0fb5

Time (s): cpu = 00:01:56 ; elapsed = 00:00:53 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12821 ; free virtual = 83660

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 160c8b515

Time (s): cpu = 00:02:00 ; elapsed = 00:00:55 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12779 ; free virtual = 83618

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1d36d164f

Time (s): cpu = 00:02:04 ; elapsed = 00:00:56 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12832 ; free virtual = 83670

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 187887c08

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12824 ; free virtual = 83663

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 132f2265c

Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12823 ; free virtual = 83661

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1ca481972

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12813 ; free virtual = 83652
Phase 3.3.3 Slice Area Swap | Checksum: 1ca481972

Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12810 ; free virtual = 83649
Phase 3.3 Small Shape DP | Checksum: 20abe1448

Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12820 ; free virtual = 83659

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 19a06eca3

Time (s): cpu = 00:02:13 ; elapsed = 00:01:02 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12813 ; free virtual = 83652

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 205200579

Time (s): cpu = 00:02:13 ; elapsed = 00:01:02 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12813 ; free virtual = 83652
Phase 3 Detail Placement | Checksum: 205200579

Time (s): cpu = 00:02:14 ; elapsed = 00:01:02 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12814 ; free virtual = 83652

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1db2830d6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.982 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1efc5a27e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.29 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12786 ; free virtual = 83625
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1d8f55d67

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.5 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12763 ; free virtual = 83602
Phase 4.1.1.1 BUFG Insertion | Checksum: 1db2830d6

Time (s): cpu = 00:02:32 ; elapsed = 00:01:08 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12754 ; free virtual = 83593

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.982. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 19bf91aea

Time (s): cpu = 00:02:33 ; elapsed = 00:01:08 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12754 ; free virtual = 83593

Time (s): cpu = 00:02:33 ; elapsed = 00:01:08 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12754 ; free virtual = 83593
Phase 4.1 Post Commit Optimization | Checksum: 19bf91aea

Time (s): cpu = 00:02:33 ; elapsed = 00:01:08 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12732 ; free virtual = 83572

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 19bf91aea

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12809 ; free virtual = 83648

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 19bf91aea

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12810 ; free virtual = 83649
Phase 4.3 Placer Reporting | Checksum: 19bf91aea

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12811 ; free virtual = 83650

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12811 ; free virtual = 83650

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12811 ; free virtual = 83650
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 203dfd752

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12811 ; free virtual = 83650
Ending Placer Task | Checksum: 14cd6b376

Time (s): cpu = 00:02:38 ; elapsed = 00:01:12 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12795 ; free virtual = 83634
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:23 . Memory (MB): peak = 5138.207 ; gain = 68.375 ; free physical = 12873 ; free virtual = 83712
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12863 ; free virtual = 83734
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12863 ; free virtual = 83714
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12832 ; free virtual = 83681
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12808 ; free virtual = 83658
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12804 ; free virtual = 83654
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12679 ; free virtual = 83562
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: df67f4b1 ConstDB: 0 ShapeSum: 6d6ebec5 RouteDB: 0
Nodegraph reading from file.  Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.82 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12700 ; free virtual = 83565
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem0_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem0_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_bvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_bvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[64]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[64]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[68]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[68]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[70]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[70]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[120]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[120]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[72]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[72]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[92]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[92]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[108]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[108]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[124]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[124]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[138]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[138]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[140]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[140]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[76]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[76]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[114]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[114]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[128]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[128]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[78]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[78]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[80]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[80]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[90]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[90]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[131]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[131]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[133]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[133]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[81]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[81]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[84]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[84]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[93]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[93]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[107]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[107]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[125]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[125]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[127]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[127]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[137]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[137]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[139]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[139]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[79]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[79]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[101]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[101]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[117]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[117]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[135]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[135]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[85]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[85]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[87]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[87]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[504]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[504]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[505]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[505]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[506]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[506]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[507]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[507]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[508]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[508]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[509]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[509]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[510]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[510]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[434]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[434]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[438]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[438]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[450]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[450]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[464]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[464]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[470]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[470]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[511]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[511]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[436]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[436]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[448]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[448]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[460]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[460]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[466]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[466]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[488]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[488]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "m_axi_gmem1_rdata[502]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axi_gmem1_rdata[502]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Post Restoration Checksum: NetGraph: 129f47e5 NumContArr: 80f71160 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 93965945

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12701 ; free virtual = 83567

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 93965945

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12651 ; free virtual = 83517

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 93965945

Time (s): cpu = 00:00:17 ; elapsed = 00:00:08 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12652 ; free virtual = 83518

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 93965945

Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12649 ; free virtual = 83516

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: dcbc8349

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12614 ; free virtual = 83481
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.068  | TNS=0.000  | WHS=0.027  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 21152
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18116
  Number of Partially Routed Nets     = 3036
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1007802a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12612 ; free virtual = 83478

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1007802a7

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12612 ; free virtual = 83479
Phase 3 Initial Routing | Checksum: 1ae54a056

Time (s): cpu = 00:00:53 ; elapsed = 00:00:20 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12578 ; free virtual = 83445

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3636
 Number of Nodes with overlaps = 248
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.108  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1fdbdacd1

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12467 ; free virtual = 83334

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 24bc7ffea

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12440 ; free virtual = 83307
Phase 4 Rip-up And Reroute | Checksum: 24bc7ffea

Time (s): cpu = 00:01:55 ; elapsed = 00:00:42 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12480 ; free virtual = 83347

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 24bc7ffea

Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12440 ; free virtual = 83307

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 24bc7ffea

Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12440 ; free virtual = 83307
Phase 5 Delay and Skew Optimization | Checksum: 24bc7ffea

Time (s): cpu = 00:01:56 ; elapsed = 00:00:43 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12440 ; free virtual = 83307

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2580c530d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12468 ; free virtual = 83335
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.108  | TNS=0.000  | WHS=0.053  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2580c530d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12449 ; free virtual = 83317
Phase 6 Post Hold Fix | Checksum: 2580c530d

Time (s): cpu = 00:02:03 ; elapsed = 00:00:46 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12487 ; free virtual = 83354

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.07401 %
  Global Horizontal Routing Utilization  = 3.14048 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23f6fc004

Time (s): cpu = 00:02:04 ; elapsed = 00:00:46 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12447 ; free virtual = 83314

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 23f6fc004

Time (s): cpu = 00:02:04 ; elapsed = 00:00:46 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12445 ; free virtual = 83312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23f6fc004

Time (s): cpu = 00:02:07 ; elapsed = 00:00:48 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12413 ; free virtual = 83281

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 23f6fc004

Time (s): cpu = 00:02:07 ; elapsed = 00:00:48 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12416 ; free virtual = 83284

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.108  | TNS=0.000  | WHS=0.053  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 23f6fc004

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12407 ; free virtual = 83275
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:10 ; elapsed = 00:00:49 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12477 ; free virtual = 83344

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:35 ; elapsed = 00:00:59 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12477 ; free virtual = 83344
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12442 ; free virtual = 83347
INFO: [Common 17-1381] The checkpoint '/data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12454 ; free virtual = 83335
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:36 ; elapsed = 00:00:11 . Memory (MB): peak = 5138.207 ; gain = 0.000 ; free physical = 12380 ; free virtual = 83260
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
114 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 5162.219 ; gain = 24.012 ; free physical = 12317 ; free virtual = 83209
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:41:35 2025...
[Mon Sep 29 22:41:51 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:05:26 . Memory (MB): peak = 4660.906 ; gain = 0.000 ; free physical = 15807 ; free virtual = 86699
TIMESTAMP: HLS-REPORT: implementation open_run: 2025-09-29 22:41:51 CST
INFO: HLS-REPORT: Opening implementation design database: open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.31 . Memory (MB): peak = 4660.906 ; gain = 0.000 ; free physical = 15620 ; free virtual = 86513
INFO: [Netlist 29-17] Analyzing 1688 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4711.430 ; gain = 17.672 ; free physical = 15399 ; free virtual = 86291
Restored from archive | CPU: 2.630000 secs | Memory: 26.408524 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4711.430 ; gain = 17.672 ; free physical = 15399 ; free virtual = 86291
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4711.430 ; gain = 0.000 ; free physical = 15380 ; free virtual = 86273
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 10 instances
  DSP48E1 => DSP48E2 (inverted pins: ALUMODE[1], ALUMODE[0]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 2 instances
  DSP48E1 => DSP48E2 (inverted pins: OPMODE[3], OPMODE[2]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 8 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 4711.430 ; gain = 50.523 ; free physical = 15375 ; free virtual = 86268
TIMESTAMP: HLS-REPORT: implementation generate_reports_vivado: 2025-09-29 22:42:03 CST
INFO: HLS-REPORT: Running report: report_utilization -file ./report/activation_accelerator_utilization_routed.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 8 -file ./report/activation_accelerator_utilization_hierarchical_routed.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/activation_accelerator_timing_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 4818.559 ; gain = 107.129 ; free physical = 15359 ; free virtual = 86251
INFO: HLS-REPORT: Running report: report_route_status -file ./report/activation_accelerator_status_routed.rpt
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/activation_accelerator_timing_paths_routed.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/activation_accelerator_design_analysis_routed.rpt
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report impl -file ./report/activation_accelerator_failfast_routed.rpt
 -I- design metrics completed in 1 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 1 seconds
 -I- utilization metrics completed in 1 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 2 seconds (0 modules)
 -I- non-FD high fanout nets completed in 2 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | impl_1                                                                                  |
#  | xck26-sfvc784-2LV-c                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 9.13%  | OK     |
#  | FD                                                        | 50%       | 3.56%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 1.68%  | OK     |
#  | CARRY8                                                    | 25%       | 1.84%  | OK     |
#  | MUXF7                                                     | 15%       | 2.31%  | OK     |
#  | DSP                                                       | 80%       | 1.68%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 87.15% | REVIEW |
#  | URAM                                                      | 80%       | 0.00%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 44.42% | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 2196      | 194    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.391ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.263ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/activation_accelerator_failfast_routed.rpt
 -I- Number of criteria to review: 1
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 10 seconds
TIMESTAMP: HLS-REPORT: implementation gen_data_dict_vivado: 2025-09-29 22:42:21 CST
TIMESTAMP: HLS-REPORT: impl extract_util_hier: 2025-09-29 22:42:21 CST
TIMESTAMP: HLS-REPORT: impl get_cell_hier_data: 2025-09-29 22:42:21 CST
TIMESTAMP: HLS-REPORT: impl get_timing_paths: 2025-09-29 22:42:21 CST
TIMESTAMP: HLS-REPORT: impl process timing paths: 2025-09-29 22:42:22 CST
TIMESTAMP: HLS-REPORT: impl get_all_vv_rpt_files: 2025-09-29 22:42:22 CST
TIMESTAMP: HLS-REPORT: implementation write_reports_vivado: 2025-09-29 22:42:22 CST
HLS EXTRACTION: impl area_totals:  0 117120 234240 1248 288 14640 64
HLS EXTRACTION: impl area_current: 0 10694 8337 21 251 0 967 2131 0 0
HLS EXTRACTION: impl resources_dict: AVAIL_LUT 117120 LUT 10694 AVAIL_FF 234240 FF 8337 AVAIL_DSP 1248 DSP 21 AVAIL_BRAM 288 BRAM 251 AVAIL_URAM 64 URAM 0 LATCH 0 SRL 967 AVAIL_CLB 14640 CLB 2131
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/verilog/report/vivado_impl.xml
INFO: HLS-REPORT: generated /data1/jcz/activation_accelerator_tutorial/prj/baseline/kernel_hls/activation_accelerator/baseline/impl/report/verilog/activation_accelerator_export.rpt


Implementation tool: Xilinx Vivado v.2022.2
Project:             activation_accelerator
Solution:            baseline
Device target:       xck26-sfvc784-2LV-c
Report date:         Mon Sep 29 22:42:22 CST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:          10694
FF:            8337
DSP:             21
BRAM:           251
URAM:             0
LATCH:            0
SRL:            967
CLB:           2131

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      4.981
CP achieved post-implementation: 6.893
Timing met

TIMESTAMP: HLS-REPORT: implementation end: 2025-09-29 22:42:22 CST
INFO: HLS-REPORT: impl run complete: worst setup slack (WNS)=3.107296, worst hold slack (WHS)=0.053000, total pulse width slack(TPWS)=0.000000, number of unrouted nets=0
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-09-29 22:42:22 CST
INFO: [Common 17-206] Exiting Vivado at Mon Sep 29 22:42:22 2025...
INFO: [HLS 200-802] Generated output file activation_accelerator/baseline/impl/export.zip
WARNING: [HLS 200-484] The 'export_design -evaluate' command is deprecated and will be removed in a future release.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 501.54 seconds. CPU system time: 54.1 seconds. Elapsed time: 879.63 seconds; current allocated memory: 16.391 MB.
INFO: [HLS 200-112] Total CPU user time: 1677.88 seconds. Total CPU system time: 72.19 seconds. Total elapsed time: 1962.99 seconds; peak allocated memory: 1.408 GB.
INFO: [Common 17-206] Exiting vitis_hls at Mon Sep 29 22:42:42 2025...
