|AM_MODE
clk => clk.IN2
rst_n => rst_n.IN1
dac_clk <= FskMod:FskMod_inst.dac_clk
adc_clk <= clk.DB_MAX_OUTPUT_PORT_TYPE
am[0] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[1] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[2] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[3] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[4] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[5] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[6] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[7] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[8] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[9] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[10] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[11] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[12] <= am_u.DB_MAX_OUTPUT_PORT_TYPE
am[13] <= am_u.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|add:add_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
dataa[8] => dataa[8].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[1] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[2] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[3] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[4] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[5] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[6] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[7] <= lpm_add_sub:LPM_ADD_SUB_component.result
result[8] <= lpm_add_sub:LPM_ADD_SUB_component.result


|AM_MODE|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component
dataa[0] => add_sub_shh:auto_generated.dataa[0]
dataa[1] => add_sub_shh:auto_generated.dataa[1]
dataa[2] => add_sub_shh:auto_generated.dataa[2]
dataa[3] => add_sub_shh:auto_generated.dataa[3]
dataa[4] => add_sub_shh:auto_generated.dataa[4]
dataa[5] => add_sub_shh:auto_generated.dataa[5]
dataa[6] => add_sub_shh:auto_generated.dataa[6]
dataa[7] => add_sub_shh:auto_generated.dataa[7]
dataa[8] => add_sub_shh:auto_generated.dataa[8]
datab[0] => add_sub_shh:auto_generated.datab[0]
datab[1] => add_sub_shh:auto_generated.datab[1]
datab[2] => add_sub_shh:auto_generated.datab[2]
datab[3] => add_sub_shh:auto_generated.datab[3]
datab[4] => add_sub_shh:auto_generated.datab[4]
datab[5] => add_sub_shh:auto_generated.datab[5]
datab[6] => add_sub_shh:auto_generated.datab[6]
datab[7] => add_sub_shh:auto_generated.datab[7]
datab[8] => add_sub_shh:auto_generated.datab[8]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_shh:auto_generated.result[0]
result[1] <= add_sub_shh:auto_generated.result[1]
result[2] <= add_sub_shh:auto_generated.result[2]
result[3] <= add_sub_shh:auto_generated.result[3]
result[4] <= add_sub_shh:auto_generated.result[4]
result[5] <= add_sub_shh:auto_generated.result[5]
result[6] <= add_sub_shh:auto_generated.result[6]
result[7] <= add_sub_shh:auto_generated.result[7]
result[8] <= add_sub_shh:auto_generated.result[8]
cout <= <GND>
overflow <= <GND>


|AM_MODE|add:add_inst|lpm_add_sub:LPM_ADD_SUB_component|add_sub_shh:auto_generated
dataa[0] => op_1.IN16
dataa[1] => op_1.IN14
dataa[2] => op_1.IN12
dataa[3] => op_1.IN10
dataa[4] => op_1.IN8
dataa[5] => op_1.IN6
dataa[6] => op_1.IN4
dataa[7] => op_1.IN2
dataa[8] => op_1.IN0
datab[0] => op_1.IN17
datab[1] => op_1.IN15
datab[2] => op_1.IN13
datab[3] => op_1.IN11
datab[4] => op_1.IN9
datab[5] => op_1.IN7
datab[6] => op_1.IN5
datab[7] => op_1.IN3
datab[8] => op_1.IN1
result[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|mult:mult_inst
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
datab[8] => datab[8].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result


|AM_MODE|mult:mult_inst|lpm_mult:lpm_mult_component
dataa[0] => mult_o5n:auto_generated.dataa[0]
dataa[1] => mult_o5n:auto_generated.dataa[1]
dataa[2] => mult_o5n:auto_generated.dataa[2]
dataa[3] => mult_o5n:auto_generated.dataa[3]
dataa[4] => mult_o5n:auto_generated.dataa[4]
dataa[5] => mult_o5n:auto_generated.dataa[5]
datab[0] => mult_o5n:auto_generated.datab[0]
datab[1] => mult_o5n:auto_generated.datab[1]
datab[2] => mult_o5n:auto_generated.datab[2]
datab[3] => mult_o5n:auto_generated.datab[3]
datab[4] => mult_o5n:auto_generated.datab[4]
datab[5] => mult_o5n:auto_generated.datab[5]
datab[6] => mult_o5n:auto_generated.datab[6]
datab[7] => mult_o5n:auto_generated.datab[7]
datab[8] => mult_o5n:auto_generated.datab[8]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
sclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_o5n:auto_generated.result[0]
result[1] <= mult_o5n:auto_generated.result[1]
result[2] <= mult_o5n:auto_generated.result[2]
result[3] <= mult_o5n:auto_generated.result[3]
result[4] <= mult_o5n:auto_generated.result[4]
result[5] <= mult_o5n:auto_generated.result[5]
result[6] <= mult_o5n:auto_generated.result[6]
result[7] <= mult_o5n:auto_generated.result[7]
result[8] <= mult_o5n:auto_generated.result[8]
result[9] <= mult_o5n:auto_generated.result[9]
result[10] <= mult_o5n:auto_generated.result[10]
result[11] <= mult_o5n:auto_generated.result[11]
result[12] <= mult_o5n:auto_generated.result[12]
result[13] <= mult_o5n:auto_generated.result[13]
result[14] <= mult_o5n:auto_generated.result[14]


|AM_MODE|mult:mult_inst|lpm_mult:lpm_mult_component|mult_o5n:auto_generated
dataa[0] => mac_mult1.DATAA
dataa[1] => mac_mult1.DATAA1
dataa[2] => mac_mult1.DATAA2
dataa[3] => mac_mult1.DATAA3
dataa[4] => mac_mult1.DATAA4
dataa[5] => mac_mult1.DATAA5
datab[0] => mac_mult1.DATAB
datab[1] => mac_mult1.DATAB1
datab[2] => mac_mult1.DATAB2
datab[3] => mac_mult1.DATAB3
datab[4] => mac_mult1.DATAB4
datab[5] => mac_mult1.DATAB5
datab[6] => mac_mult1.DATAB6
datab[7] => mac_mult1.DATAB7
datab[8] => mac_mult1.DATAB8
result[0] <= mac_out2.DATAOUT
result[1] <= mac_out2.DATAOUT1
result[2] <= mac_out2.DATAOUT2
result[3] <= mac_out2.DATAOUT3
result[4] <= mac_out2.DATAOUT4
result[5] <= mac_out2.DATAOUT5
result[6] <= mac_out2.DATAOUT6
result[7] <= mac_out2.DATAOUT7
result[8] <= mac_out2.DATAOUT8
result[9] <= mac_out2.DATAOUT9
result[10] <= mac_out2.DATAOUT10
result[11] <= mac_out2.DATAOUT11
result[12] <= mac_out2.DATAOUT12
result[13] <= mac_out2.DATAOUT13
result[14] <= mac_out2.DATAOUT14


|AM_MODE|adda_out:adda_out_inst
clk => clk.IN2
dacdata[0] <= save_data[1].DB_MAX_OUTPUT_PORT_TYPE
dacdata[1] <= save_data[2].DB_MAX_OUTPUT_PORT_TYPE
dacdata[2] <= save_data[3].DB_MAX_OUTPUT_PORT_TYPE
dacdata[3] <= save_data[4].DB_MAX_OUTPUT_PORT_TYPE
dacdata[4] <= save_data[5].DB_MAX_OUTPUT_PORT_TYPE
dacdata[5] <= save_data[6].DB_MAX_OUTPUT_PORT_TYPE
dacdata[6] <= save_data[7].DB_MAX_OUTPUT_PORT_TYPE
dacdata[7] <= <GND>
rst_n => rst_n.IN1


|AM_MODE|adda_out:adda_out_inst|addr_ctrl:addr_ctrl_inst
clk_50M => cnt[0].CLK
clk_50M => cnt[1].CLK
clk_50M => cnt[2].CLK
clk_50M => cnt[3].CLK
clk_50M => cnt[4].CLK
clk_50M => cnt[5].CLK
clk_50M => cnt[6].CLK
clk_50M => cnt[7].CLK
clk_50M => cnt[8].CLK
clk_50M => cnt[9].CLK
clk_50M => cnt[10].CLK
clk_50M => cnt[11].CLK
clk_50M => cnt[12].CLK
clk_50M => cnt[13].CLK
clk_50M => cnt[14].CLK
clk_50M => cnt[15].CLK
clk_50M => cnt[16].CLK
clk_50M => cnt[17].CLK
clk_50M => cnt[18].CLK
clk_50M => cnt[19].CLK
clk_50M => cnt[20].CLK
clk_50M => cnt[21].CLK
clk_50M => cnt[22].CLK
clk_50M => cnt[23].CLK
clk_50M => cnt[24].CLK
clk_50M => cnt[25].CLK
clk_50M => cnt[26].CLK
clk_50M => cnt[27].CLK
clk_50M => cnt[28].CLK
clk_50M => cnt[29].CLK
clk_50M => cnt[30].CLK
clk_50M => cnt[31].CLK
rst_n => cnt[0].ACLR
rst_n => cnt[1].ACLR
rst_n => cnt[2].ACLR
rst_n => cnt[3].ACLR
rst_n => cnt[4].ACLR
rst_n => cnt[5].ACLR
rst_n => cnt[6].ACLR
rst_n => cnt[7].ACLR
rst_n => cnt[8].ACLR
rst_n => cnt[9].ACLR
rst_n => cnt[10].ACLR
rst_n => cnt[11].ACLR
rst_n => cnt[12].ACLR
rst_n => cnt[13].ACLR
rst_n => cnt[14].ACLR
rst_n => cnt[15].ACLR
rst_n => cnt[16].ACLR
rst_n => cnt[17].ACLR
rst_n => cnt[18].ACLR
rst_n => cnt[19].ACLR
rst_n => cnt[20].ACLR
rst_n => cnt[21].ACLR
rst_n => cnt[22].ACLR
rst_n => cnt[23].ACLR
rst_n => cnt[24].ACLR
rst_n => cnt[25].ACLR
rst_n => cnt[26].ACLR
rst_n => cnt[27].ACLR
rst_n => cnt[28].ACLR
rst_n => cnt[29].ACLR
rst_n => cnt[30].ACLR
rst_n => cnt[31].ACLR
addr[0] <= cnt[24].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= cnt[25].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= cnt[26].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= cnt[27].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= cnt[28].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= cnt[29].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= cnt[30].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= cnt[31].DB_MAX_OUTPUT_PORT_TYPE
freqctrl[0] => Add0.IN32
freqctrl[1] => Add0.IN31
freqctrl[2] => Add0.IN30
freqctrl[3] => Add0.IN29
freqctrl[4] => Add0.IN28
freqctrl[5] => Add0.IN27
freqctrl[6] => Add0.IN26
freqctrl[7] => Add0.IN25
freqctrl[8] => Add0.IN24
freqctrl[9] => Add0.IN23
freqctrl[10] => Add0.IN22
freqctrl[11] => Add0.IN21
freqctrl[12] => Add0.IN20
freqctrl[13] => Add0.IN19
freqctrl[14] => Add0.IN18
freqctrl[15] => Add0.IN17
freqctrl[16] => Add0.IN16
freqctrl[17] => Add0.IN15
freqctrl[18] => Add0.IN14
freqctrl[19] => Add0.IN13
freqctrl[20] => Add0.IN12
freqctrl[21] => Add0.IN11
freqctrl[22] => Add0.IN10
freqctrl[23] => Add0.IN9
freqctrl[24] => Add0.IN8
freqctrl[25] => Add0.IN7
freqctrl[26] => Add0.IN6
freqctrl[27] => Add0.IN5
freqctrl[28] => Add0.IN4
freqctrl[29] => Add0.IN3
freqctrl[30] => Add0.IN2
freqctrl[31] => Add0.IN1


|AM_MODE|adda_out:adda_out_inst|sin:sin_inst
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a


|AM_MODE|adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_qr91:auto_generated.address_a[0]
address_a[1] => altsyncram_qr91:auto_generated.address_a[1]
address_a[2] => altsyncram_qr91:auto_generated.address_a[2]
address_a[3] => altsyncram_qr91:auto_generated.address_a[3]
address_a[4] => altsyncram_qr91:auto_generated.address_a[4]
address_a[5] => altsyncram_qr91:auto_generated.address_a[5]
address_a[6] => altsyncram_qr91:auto_generated.address_a[6]
address_a[7] => altsyncram_qr91:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_qr91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_qr91:auto_generated.q_a[0]
q_a[1] <= altsyncram_qr91:auto_generated.q_a[1]
q_a[2] <= altsyncram_qr91:auto_generated.q_a[2]
q_a[3] <= altsyncram_qr91:auto_generated.q_a[3]
q_a[4] <= altsyncram_qr91:auto_generated.q_a[4]
q_a[5] <= altsyncram_qr91:auto_generated.q_a[5]
q_a[6] <= altsyncram_qr91:auto_generated.q_a[6]
q_a[7] <= altsyncram_qr91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AM_MODE|adda_out:adda_out_inst|sin:sin_inst|altsyncram:altsyncram_component|altsyncram_qr91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|AM_MODE|FskMod:FskMod_inst
rst => reset_n.IN1
clk => clk.IN1
din => frequency_df[24].IN1
din => frequency_df[23].IN1
din => frequency_df[22].IN1
din => frequency_df[21].IN1
din => frequency_df[20].IN1
din => frequency_df[19].IN1
din => frequency_df[18].IN1
din => frequency_df[17].IN1
din => frequency_df[16].IN1
din => frequency_df[15].IN1
din => frequency_df[14].IN1
din => frequency_df[13].IN1
din => frequency_df[12].IN1
din => frequency_df[11].IN1
din => frequency_df[10].IN1
din => frequency_df[9].IN1
din => frequency_df[8].IN1
din => frequency_df[7].IN1
din => frequency_df[6].IN1
din => frequency_df[5].IN1
din => frequency_df[4].IN1
dout[0] <= fsk:u0.fsin_o
dout[1] <= fsk:u0.fsin_o
dout[2] <= fsk:u0.fsin_o
dout[3] <= fsk:u0.fsin_o
dout[4] <= fsk:u0.fsin_o
dout[5] <= fsk:u0.fsin_o
dout[6] <= fsk:u0.fsin_o
dout[7] <= fsk:u0.fsin_o
dout[8] <= fsk:u0.fsin_o
dout[9] <= fsk:u0.fsin_o
dout[10] <= fsk:u0.fsin_o
dout[11] <= fsk:u0.fsin_o
dout[12] <= fsk:u0.fsin_o
dout[13] <= fsk:u0.fsin_o
dac_clk <= clk_200M.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0
clk => clk.IN1
clken => clken.IN1
phi_inc_i[0] => phi_inc_i[0].IN1
phi_inc_i[1] => phi_inc_i[1].IN1
phi_inc_i[2] => phi_inc_i[2].IN1
phi_inc_i[3] => phi_inc_i[3].IN1
phi_inc_i[4] => phi_inc_i[4].IN1
phi_inc_i[5] => phi_inc_i[5].IN1
phi_inc_i[6] => phi_inc_i[6].IN1
phi_inc_i[7] => phi_inc_i[7].IN1
phi_inc_i[8] => phi_inc_i[8].IN1
phi_inc_i[9] => phi_inc_i[9].IN1
phi_inc_i[10] => phi_inc_i[10].IN1
phi_inc_i[11] => phi_inc_i[11].IN1
phi_inc_i[12] => phi_inc_i[12].IN1
phi_inc_i[13] => phi_inc_i[13].IN1
phi_inc_i[14] => phi_inc_i[14].IN1
phi_inc_i[15] => phi_inc_i[15].IN1
phi_inc_i[16] => phi_inc_i[16].IN1
phi_inc_i[17] => phi_inc_i[17].IN1
phi_inc_i[18] => phi_inc_i[18].IN1
phi_inc_i[19] => phi_inc_i[19].IN1
phi_inc_i[20] => phi_inc_i[20].IN1
phi_inc_i[21] => phi_inc_i[21].IN1
phi_inc_i[22] => phi_inc_i[22].IN1
phi_inc_i[23] => phi_inc_i[23].IN1
phi_inc_i[24] => phi_inc_i[24].IN1
phi_inc_i[25] => phi_inc_i[25].IN1
phi_inc_i[26] => phi_inc_i[26].IN1
phi_inc_i[27] => phi_inc_i[27].IN1
phi_inc_i[28] => phi_inc_i[28].IN1
phi_inc_i[29] => phi_inc_i[29].IN1
phi_inc_i[30] => phi_inc_i[30].IN1
phi_inc_i[31] => phi_inc_i[31].IN1
freq_mod_i[0] => freq_mod_i[0].IN1
freq_mod_i[1] => freq_mod_i[1].IN1
freq_mod_i[2] => freq_mod_i[2].IN1
freq_mod_i[3] => freq_mod_i[3].IN1
freq_mod_i[4] => freq_mod_i[4].IN1
freq_mod_i[5] => freq_mod_i[5].IN1
freq_mod_i[6] => freq_mod_i[6].IN1
freq_mod_i[7] => freq_mod_i[7].IN1
freq_mod_i[8] => freq_mod_i[8].IN1
freq_mod_i[9] => freq_mod_i[9].IN1
freq_mod_i[10] => freq_mod_i[10].IN1
freq_mod_i[11] => freq_mod_i[11].IN1
freq_mod_i[12] => freq_mod_i[12].IN1
freq_mod_i[13] => freq_mod_i[13].IN1
freq_mod_i[14] => freq_mod_i[14].IN1
freq_mod_i[15] => freq_mod_i[15].IN1
freq_mod_i[16] => freq_mod_i[16].IN1
freq_mod_i[17] => freq_mod_i[17].IN1
freq_mod_i[18] => freq_mod_i[18].IN1
freq_mod_i[19] => freq_mod_i[19].IN1
freq_mod_i[20] => freq_mod_i[20].IN1
freq_mod_i[21] => freq_mod_i[21].IN1
freq_mod_i[22] => freq_mod_i[22].IN1
freq_mod_i[23] => freq_mod_i[23].IN1
freq_mod_i[24] => freq_mod_i[24].IN1
fsin_o[0] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[1] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[2] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[3] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[4] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[5] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[6] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[7] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[8] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[9] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[10] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[11] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[12] <= fsk_nco_ii_0:nco_ii_0.fsin_o
fsin_o[13] <= fsk_nco_ii_0:nco_ii_0.fsin_o
out_valid <= fsk_nco_ii_0:nco_ii_0.out_valid
reset_n => reset_n.IN1


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0
clk => clk.IN12
reset_n => reset_pipelined[0].IN10
clken => clken_pipelined[0].IN12
phi_inc_i[0] => phi_acc_w_fmi[0].IN1
phi_inc_i[1] => phi_acc_w_fmi[1].IN1
phi_inc_i[2] => phi_acc_w_fmi[2].IN1
phi_inc_i[3] => phi_acc_w_fmi[3].IN1
phi_inc_i[4] => phi_acc_w_fmi[4].IN1
phi_inc_i[5] => phi_acc_w_fmi[5].IN1
phi_inc_i[6] => phi_acc_w_fmi[6].IN1
phi_inc_i[7] => phi_acc_w_fmi[7].IN1
phi_inc_i[8] => phi_acc_w_fmi[8].IN1
phi_inc_i[9] => phi_acc_w_fmi[9].IN1
phi_inc_i[10] => phi_acc_w_fmi[10].IN1
phi_inc_i[11] => phi_acc_w_fmi[11].IN1
phi_inc_i[12] => phi_acc_w_fmi[12].IN1
phi_inc_i[13] => phi_acc_w_fmi[13].IN1
phi_inc_i[14] => phi_acc_w_fmi[14].IN1
phi_inc_i[15] => phi_acc_w_fmi[15].IN1
phi_inc_i[16] => phi_acc_w_fmi[16].IN1
phi_inc_i[17] => phi_acc_w_fmi[17].IN1
phi_inc_i[18] => phi_acc_w_fmi[18].IN1
phi_inc_i[19] => phi_acc_w_fmi[19].IN1
phi_inc_i[20] => phi_acc_w_fmi[20].IN1
phi_inc_i[21] => phi_acc_w_fmi[21].IN1
phi_inc_i[22] => phi_acc_w_fmi[22].IN1
phi_inc_i[23] => phi_acc_w_fmi[23].IN1
phi_inc_i[24] => phi_acc_w_fmi[24].IN1
phi_inc_i[25] => phi_acc_w_fmi[25].IN1
phi_inc_i[26] => phi_acc_w_fmi[26].IN1
phi_inc_i[27] => phi_acc_w_fmi[27].IN1
phi_inc_i[28] => phi_acc_w_fmi[28].IN1
phi_inc_i[29] => phi_acc_w_fmi[29].IN1
phi_inc_i[30] => phi_acc_w_fmi[30].IN1
phi_inc_i[31] => phi_acc_w_fmi[31].IN1
freq_mod_i[0] => freq_mod_i_w[0].IN1
freq_mod_i[1] => freq_mod_i_w[1].IN1
freq_mod_i[2] => freq_mod_i_w[2].IN1
freq_mod_i[3] => freq_mod_i_w[3].IN1
freq_mod_i[4] => freq_mod_i_w[4].IN1
freq_mod_i[5] => freq_mod_i_w[5].IN1
freq_mod_i[6] => freq_mod_i_w[6].IN1
freq_mod_i[7] => freq_mod_i_w[7].IN1
freq_mod_i[8] => freq_mod_i_w[8].IN1
freq_mod_i[9] => freq_mod_i_w[9].IN1
freq_mod_i[10] => freq_mod_i_w[10].IN1
freq_mod_i[11] => freq_mod_i_w[11].IN1
freq_mod_i[12] => freq_mod_i_w[12].IN1
freq_mod_i[13] => freq_mod_i_w[13].IN1
freq_mod_i[14] => freq_mod_i_w[14].IN1
freq_mod_i[15] => freq_mod_i_w[15].IN1
freq_mod_i[16] => freq_mod_i_w[16].IN1
freq_mod_i[17] => freq_mod_i_w[17].IN1
freq_mod_i[18] => freq_mod_i_w[18].IN1
freq_mod_i[19] => freq_mod_i_w[19].IN1
freq_mod_i[20] => freq_mod_i_w[20].IN1
freq_mod_i[21] => freq_mod_i_w[21].IN1
freq_mod_i[22] => freq_mod_i_w[22].IN1
freq_mod_i[23] => freq_mod_i_w[23].IN1
freq_mod_i[24] => freq_mod_i_w[24].IN1
fsin_o[0] <= asj_nco_mob_rw:ux122.data_out
fsin_o[1] <= asj_nco_mob_rw:ux122.data_out
fsin_o[2] <= asj_nco_mob_rw:ux122.data_out
fsin_o[3] <= asj_nco_mob_rw:ux122.data_out
fsin_o[4] <= asj_nco_mob_rw:ux122.data_out
fsin_o[5] <= asj_nco_mob_rw:ux122.data_out
fsin_o[6] <= asj_nco_mob_rw:ux122.data_out
fsin_o[7] <= asj_nco_mob_rw:ux122.data_out
fsin_o[8] <= asj_nco_mob_rw:ux122.data_out
fsin_o[9] <= asj_nco_mob_rw:ux122.data_out
fsin_o[10] <= asj_nco_mob_rw:ux122.data_out
fsin_o[11] <= asj_nco_mob_rw:ux122.data_out
fsin_o[12] <= asj_nco_mob_rw:ux122.data_out
fsin_o[13] <= asj_nco_mob_rw:ux122.data_out
out_valid <= asj_nco_isdr:ux710isdr.data_ready


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_xnqg:u011
phi_a[0] => ~NO_FANOUT~
phi_a[1] => ~NO_FANOUT~
phi_a[2] => ~NO_FANOUT~
phi_a[3] => ~NO_FANOUT~
phi_a[4] => ~NO_FANOUT~
phi_a[5] => ~NO_FANOUT~
phi_a[6] => ~NO_FANOUT~
phi_a[7] => ~NO_FANOUT~
phi_a[8] => ~NO_FANOUT~
phi_a[9] => ~NO_FANOUT~
phi_a[10] => ~NO_FANOUT~
phi_a[11] => ~NO_FANOUT~
phi_a[12] => ~NO_FANOUT~
phi_a[13] => ~NO_FANOUT~
phi_a[14] => ~NO_FANOUT~
phi_a[15] => ~NO_FANOUT~
phi_a[16] => ~NO_FANOUT~
phi_a[17] => xnq[0].DATAIN
phi_a[18] => xnq[1].DATAIN
phi_a[19] => xnq[2].DATAIN
xnq[0] <= phi_a[17].DB_MAX_OUTPUT_PORT_TYPE
xnq[1] <= phi_a[18].DB_MAX_OUTPUT_PORT_TYPE
xnq[2] <= phi_a[19].DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_arr_tdl:tdl
clk => seg_rot[0]~reg0.CLK
clk => seg_rot[1]~reg0.CLK
clk => seg_rot[2]~reg0.CLK
clk => segment_arr[0][0].CLK
clk => segment_arr[0][1].CLK
clk => segment_arr[0][2].CLK
clk => segment_arr[1][0].CLK
clk => segment_arr[1][1].CLK
clk => segment_arr[1][2].CLK
clk => segment_arr[2][0].CLK
clk => segment_arr[2][1].CLK
clk => segment_arr[2][2].CLK
clk => segment_arr[3][0].CLK
clk => segment_arr[3][1].CLK
clk => segment_arr[3][2].CLK
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => segment_arr.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
clken => seg_rot.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => segment_arr.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
reset => seg_rot.OUTPUTSELECT
current_seg[0] => segment_arr.DATAB
current_seg[1] => segment_arr.DATAB
current_seg[2] => segment_arr.DATAB
seg_rot[0] <= seg_rot[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[1] <= seg_rot[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
seg_rot[2] <= seg_rot[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_acc[0] => phi_inc_i_w[0].IN1
phi_acc[1] => phi_inc_i_w[1].IN1
phi_acc[2] => phi_inc_i_w[2].IN1
phi_acc[3] => phi_inc_i_w[3].IN1
phi_acc[4] => phi_inc_i_w[4].IN1
phi_acc[5] => phi_inc_i_w[5].IN1
phi_acc[6] => phi_inc_i_w[6].IN1
phi_acc[7] => phi_inc_i_w[7].IN1
phi_acc[8] => phi_inc_i_w[8].IN1
phi_acc[9] => phi_inc_i_w[9].IN1
phi_acc[10] => phi_inc_i_w[10].IN1
phi_acc[11] => phi_inc_i_w[11].IN1
phi_acc[12] => phi_inc_i_w[12].IN1
phi_acc[13] => phi_inc_i_w[13].IN1
phi_acc[14] => phi_inc_i_w[14].IN1
phi_acc[15] => phi_inc_i_w[15].IN1
phi_acc[16] => phi_inc_i_w[16].IN1
phi_acc[17] => phi_inc_i_w[17].IN1
phi_acc[18] => phi_inc_i_w[18].IN1
phi_acc[19] => phi_inc_i_w[19].IN1
phi_acc[20] => phi_inc_i_w[20].IN1
phi_acc[21] => phi_inc_i_w[21].IN1
phi_acc[22] => phi_inc_i_w[22].IN1
phi_acc[23] => phi_inc_i_w[23].IN1
phi_acc[24] => phi_inc_i_w[24].IN1
phi_acc[25] => phi_inc_i_w[25].IN1
phi_acc[26] => phi_inc_i_w[26].IN1
phi_acc[27] => phi_inc_i_w[27].IN1
phi_acc[28] => phi_inc_i_w[28].IN1
phi_acc[29] => phi_inc_i_w[29].IN1
phi_acc[30] => phi_inc_i_w[30].IN1
phi_acc[31] => phi_inc_i_w[31].IN1
phi_mod_int[0] => phi_mod_w[0].IN1
phi_mod_int[1] => phi_mod_w[1].IN1
phi_mod_int[2] => phi_mod_w[2].IN1
phi_mod_int[3] => phi_mod_w[3].IN1
phi_mod_int[4] => phi_mod_w[4].IN1
phi_mod_int[5] => phi_mod_w[5].IN1
phi_mod_int[6] => phi_mod_w[6].IN1
phi_mod_int[7] => phi_mod_w[7].IN1
phi_mod_int[8] => phi_mod_w[8].IN1
phi_mod_int[9] => phi_mod_w[9].IN1
phi_mod_int[10] => phi_mod_w[10].IN1
phi_mod_int[11] => phi_mod_w[11].IN1
phi_mod_int[12] => phi_mod_w[12].IN1
phi_mod_int[13] => phi_mod_w[13].IN1
phi_mod_int[14] => phi_mod_w[14].IN1
phi_mod_int[15] => phi_mod_w[15].IN1
phi_mod_int[16] => phi_mod_w[16].IN1
phi_mod_int[17] => phi_mod_w[17].IN1
phi_mod_int[18] => phi_mod_w[18].IN1
phi_mod_int[19] => phi_mod_w[19].IN1
phi_mod_int[20] => phi_mod_w[20].IN1
phi_mod_int[21] => phi_mod_w[21].IN1
phi_mod_int[22] => phi_mod_w[22].IN1
phi_mod_int[23] => phi_mod_w[23].IN1
phi_mod_int[24] => phi_mod_w[24].IN8
phi_out[0] <= lpm_add_sub:acc.result
phi_out[1] <= lpm_add_sub:acc.result
phi_out[2] <= lpm_add_sub:acc.result
phi_out[3] <= lpm_add_sub:acc.result
phi_out[4] <= lpm_add_sub:acc.result
phi_out[5] <= lpm_add_sub:acc.result
phi_out[6] <= lpm_add_sub:acc.result
phi_out[7] <= lpm_add_sub:acc.result
phi_out[8] <= lpm_add_sub:acc.result
phi_out[9] <= lpm_add_sub:acc.result
phi_out[10] <= lpm_add_sub:acc.result
phi_out[11] <= lpm_add_sub:acc.result
phi_out[12] <= lpm_add_sub:acc.result
phi_out[13] <= lpm_add_sub:acc.result
phi_out[14] <= lpm_add_sub:acc.result
phi_out[15] <= lpm_add_sub:acc.result
phi_out[16] <= lpm_add_sub:acc.result
phi_out[17] <= lpm_add_sub:acc.result
phi_out[18] <= lpm_add_sub:acc.result
phi_out[19] <= lpm_add_sub:acc.result
phi_out[20] <= lpm_add_sub:acc.result
phi_out[21] <= lpm_add_sub:acc.result
phi_out[22] <= lpm_add_sub:acc.result
phi_out[23] <= lpm_add_sub:acc.result
phi_out[24] <= lpm_add_sub:acc.result
phi_out[25] <= lpm_add_sub:acc.result
phi_out[26] <= lpm_add_sub:acc.result
phi_out[27] <= lpm_add_sub:acc.result
phi_out[28] <= lpm_add_sub:acc.result
phi_out[29] <= lpm_add_sub:acc.result
phi_out[30] <= lpm_add_sub:acc.result
phi_out[31] <= lpm_add_sub:acc.result


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc
dataa[0] => add_sub_88h:auto_generated.dataa[0]
dataa[1] => add_sub_88h:auto_generated.dataa[1]
dataa[2] => add_sub_88h:auto_generated.dataa[2]
dataa[3] => add_sub_88h:auto_generated.dataa[3]
dataa[4] => add_sub_88h:auto_generated.dataa[4]
dataa[5] => add_sub_88h:auto_generated.dataa[5]
dataa[6] => add_sub_88h:auto_generated.dataa[6]
dataa[7] => add_sub_88h:auto_generated.dataa[7]
dataa[8] => add_sub_88h:auto_generated.dataa[8]
dataa[9] => add_sub_88h:auto_generated.dataa[9]
dataa[10] => add_sub_88h:auto_generated.dataa[10]
dataa[11] => add_sub_88h:auto_generated.dataa[11]
dataa[12] => add_sub_88h:auto_generated.dataa[12]
dataa[13] => add_sub_88h:auto_generated.dataa[13]
dataa[14] => add_sub_88h:auto_generated.dataa[14]
dataa[15] => add_sub_88h:auto_generated.dataa[15]
dataa[16] => add_sub_88h:auto_generated.dataa[16]
dataa[17] => add_sub_88h:auto_generated.dataa[17]
dataa[18] => add_sub_88h:auto_generated.dataa[18]
dataa[19] => add_sub_88h:auto_generated.dataa[19]
dataa[20] => add_sub_88h:auto_generated.dataa[20]
dataa[21] => add_sub_88h:auto_generated.dataa[21]
dataa[22] => add_sub_88h:auto_generated.dataa[22]
dataa[23] => add_sub_88h:auto_generated.dataa[23]
dataa[24] => add_sub_88h:auto_generated.dataa[24]
dataa[25] => add_sub_88h:auto_generated.dataa[25]
dataa[26] => add_sub_88h:auto_generated.dataa[26]
dataa[27] => add_sub_88h:auto_generated.dataa[27]
dataa[28] => add_sub_88h:auto_generated.dataa[28]
dataa[29] => add_sub_88h:auto_generated.dataa[29]
dataa[30] => add_sub_88h:auto_generated.dataa[30]
dataa[31] => add_sub_88h:auto_generated.dataa[31]
datab[0] => add_sub_88h:auto_generated.datab[0]
datab[1] => add_sub_88h:auto_generated.datab[1]
datab[2] => add_sub_88h:auto_generated.datab[2]
datab[3] => add_sub_88h:auto_generated.datab[3]
datab[4] => add_sub_88h:auto_generated.datab[4]
datab[5] => add_sub_88h:auto_generated.datab[5]
datab[6] => add_sub_88h:auto_generated.datab[6]
datab[7] => add_sub_88h:auto_generated.datab[7]
datab[8] => add_sub_88h:auto_generated.datab[8]
datab[9] => add_sub_88h:auto_generated.datab[9]
datab[10] => add_sub_88h:auto_generated.datab[10]
datab[11] => add_sub_88h:auto_generated.datab[11]
datab[12] => add_sub_88h:auto_generated.datab[12]
datab[13] => add_sub_88h:auto_generated.datab[13]
datab[14] => add_sub_88h:auto_generated.datab[14]
datab[15] => add_sub_88h:auto_generated.datab[15]
datab[16] => add_sub_88h:auto_generated.datab[16]
datab[17] => add_sub_88h:auto_generated.datab[17]
datab[18] => add_sub_88h:auto_generated.datab[18]
datab[19] => add_sub_88h:auto_generated.datab[19]
datab[20] => add_sub_88h:auto_generated.datab[20]
datab[21] => add_sub_88h:auto_generated.datab[21]
datab[22] => add_sub_88h:auto_generated.datab[22]
datab[23] => add_sub_88h:auto_generated.datab[23]
datab[24] => add_sub_88h:auto_generated.datab[24]
datab[25] => add_sub_88h:auto_generated.datab[25]
datab[26] => add_sub_88h:auto_generated.datab[26]
datab[27] => add_sub_88h:auto_generated.datab[27]
datab[28] => add_sub_88h:auto_generated.datab[28]
datab[29] => add_sub_88h:auto_generated.datab[29]
datab[30] => add_sub_88h:auto_generated.datab[30]
datab[31] => add_sub_88h:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => add_sub_88h:auto_generated.add_sub
clock => add_sub_88h:auto_generated.clock
aclr => add_sub_88h:auto_generated.aclr
clken => add_sub_88h:auto_generated.clken
result[0] <= add_sub_88h:auto_generated.result[0]
result[1] <= add_sub_88h:auto_generated.result[1]
result[2] <= add_sub_88h:auto_generated.result[2]
result[3] <= add_sub_88h:auto_generated.result[3]
result[4] <= add_sub_88h:auto_generated.result[4]
result[5] <= add_sub_88h:auto_generated.result[5]
result[6] <= add_sub_88h:auto_generated.result[6]
result[7] <= add_sub_88h:auto_generated.result[7]
result[8] <= add_sub_88h:auto_generated.result[8]
result[9] <= add_sub_88h:auto_generated.result[9]
result[10] <= add_sub_88h:auto_generated.result[10]
result[11] <= add_sub_88h:auto_generated.result[11]
result[12] <= add_sub_88h:auto_generated.result[12]
result[13] <= add_sub_88h:auto_generated.result[13]
result[14] <= add_sub_88h:auto_generated.result[14]
result[15] <= add_sub_88h:auto_generated.result[15]
result[16] <= add_sub_88h:auto_generated.result[16]
result[17] <= add_sub_88h:auto_generated.result[17]
result[18] <= add_sub_88h:auto_generated.result[18]
result[19] <= add_sub_88h:auto_generated.result[19]
result[20] <= add_sub_88h:auto_generated.result[20]
result[21] <= add_sub_88h:auto_generated.result[21]
result[22] <= add_sub_88h:auto_generated.result[22]
result[23] <= add_sub_88h:auto_generated.result[23]
result[24] <= add_sub_88h:auto_generated.result[24]
result[25] <= add_sub_88h:auto_generated.result[25]
result[26] <= add_sub_88h:auto_generated.result[26]
result[27] <= add_sub_88h:auto_generated.result[27]
result[28] <= add_sub_88h:auto_generated.result[28]
result[29] <= add_sub_88h:auto_generated.result[29]
result[30] <= add_sub_88h:auto_generated.result[30]
result[31] <= add_sub_88h:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_fxx:ux003|lpm_add_sub:acc|add_sub_88h:auto_generated
aclr => pipeline_dffe[31].IN0
add_sub => ~NO_FANOUT~
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
phi_inc_int[0] => phi_int_arr_reg.DATAB
phi_inc_int[1] => phi_int_arr_reg.DATAB
phi_inc_int[2] => phi_int_arr_reg.DATAB
phi_inc_int[3] => phi_int_arr_reg.DATAB
phi_inc_int[4] => phi_int_arr_reg.DATAB
phi_inc_int[5] => phi_int_arr_reg.DATAB
phi_inc_int[6] => phi_int_arr_reg.DATAB
phi_inc_int[7] => phi_int_arr_reg.DATAB
phi_inc_int[8] => phi_int_arr_reg.DATAB
phi_inc_int[9] => phi_int_arr_reg.DATAB
phi_inc_int[10] => phi_int_arr_reg.DATAB
phi_inc_int[11] => phi_int_arr_reg.DATAB
phi_inc_int[12] => phi_int_arr_reg.DATAB
phi_inc_int[13] => phi_int_arr_reg.DATAB
phi_inc_int[14] => phi_int_arr_reg.DATAB
phi_inc_int[15] => phi_int_arr_reg.DATAB
phi_inc_int[16] => phi_int_arr_reg.DATAB
phi_inc_int[17] => phi_int_arr_reg.DATAB
phi_inc_int[18] => phi_int_arr_reg.DATAB
phi_inc_int[19] => phi_int_arr_reg.DATAB
phi_inc_int[20] => phi_int_arr_reg.DATAB
phi_inc_int[21] => phi_int_arr_reg.DATAB
phi_inc_int[22] => phi_int_arr_reg.DATAB
phi_inc_int[23] => phi_int_arr_reg.DATAB
phi_inc_int[24] => phi_int_arr_reg.DATAB
phi_inc_int[25] => phi_int_arr_reg.DATAB
phi_inc_int[26] => phi_int_arr_reg.DATAB
phi_inc_int[27] => phi_int_arr_reg.DATAB
phi_inc_int[28] => phi_int_arr_reg.DATAB
phi_inc_int[29] => phi_int_arr_reg.DATAB
phi_inc_int[30] => phi_int_arr_reg.DATAB
phi_inc_int[31] => phi_int_arr_reg.DATAB
phi_acc_reg[0] <= phi_out_w[0].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[1] <= phi_out_w[1].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[2] <= phi_out_w[2].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[3] <= phi_out_w[3].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[4] <= phi_out_w[4].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[5] <= phi_out_w[5].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[6] <= phi_out_w[6].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[7] <= phi_out_w[7].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[8] <= phi_out_w[8].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[9] <= phi_out_w[9].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[10] <= phi_out_w[10].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[11] <= phi_out_w[11].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[12] <= phi_out_w[12].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[13] <= phi_out_w[13].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[14] <= phi_out_w[14].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[15] <= phi_out_w[15].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[16] <= phi_out_w[16].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[17] <= phi_out_w[17].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[18] <= phi_out_w[18].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[19] <= phi_out_w[19].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[20] <= phi_out_w[20].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[21] <= phi_out_w[21].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[22] <= phi_out_w[22].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[23] <= phi_out_w[23].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[24] <= phi_out_w[24].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[25] <= phi_out_w[25].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[26] <= phi_out_w[26].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[27] <= phi_out_w[27].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[28] <= phi_out_w[28].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[29] <= phi_out_w[29].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[30] <= phi_out_w[30].DB_MAX_OUTPUT_PORT_TYPE
phi_acc_reg[31] <= phi_out_w[31].DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc
dataa[0] => add_sub_v4i:auto_generated.dataa[0]
dataa[1] => add_sub_v4i:auto_generated.dataa[1]
dataa[2] => add_sub_v4i:auto_generated.dataa[2]
dataa[3] => add_sub_v4i:auto_generated.dataa[3]
dataa[4] => add_sub_v4i:auto_generated.dataa[4]
dataa[5] => add_sub_v4i:auto_generated.dataa[5]
dataa[6] => add_sub_v4i:auto_generated.dataa[6]
dataa[7] => add_sub_v4i:auto_generated.dataa[7]
dataa[8] => add_sub_v4i:auto_generated.dataa[8]
dataa[9] => add_sub_v4i:auto_generated.dataa[9]
dataa[10] => add_sub_v4i:auto_generated.dataa[10]
dataa[11] => add_sub_v4i:auto_generated.dataa[11]
dataa[12] => add_sub_v4i:auto_generated.dataa[12]
dataa[13] => add_sub_v4i:auto_generated.dataa[13]
dataa[14] => add_sub_v4i:auto_generated.dataa[14]
dataa[15] => add_sub_v4i:auto_generated.dataa[15]
dataa[16] => add_sub_v4i:auto_generated.dataa[16]
dataa[17] => add_sub_v4i:auto_generated.dataa[17]
dataa[18] => add_sub_v4i:auto_generated.dataa[18]
dataa[19] => add_sub_v4i:auto_generated.dataa[19]
dataa[20] => add_sub_v4i:auto_generated.dataa[20]
dataa[21] => add_sub_v4i:auto_generated.dataa[21]
dataa[22] => add_sub_v4i:auto_generated.dataa[22]
dataa[23] => add_sub_v4i:auto_generated.dataa[23]
dataa[24] => add_sub_v4i:auto_generated.dataa[24]
dataa[25] => add_sub_v4i:auto_generated.dataa[25]
dataa[26] => add_sub_v4i:auto_generated.dataa[26]
dataa[27] => add_sub_v4i:auto_generated.dataa[27]
dataa[28] => add_sub_v4i:auto_generated.dataa[28]
dataa[29] => add_sub_v4i:auto_generated.dataa[29]
dataa[30] => add_sub_v4i:auto_generated.dataa[30]
dataa[31] => add_sub_v4i:auto_generated.dataa[31]
datab[0] => add_sub_v4i:auto_generated.datab[0]
datab[1] => add_sub_v4i:auto_generated.datab[1]
datab[2] => add_sub_v4i:auto_generated.datab[2]
datab[3] => add_sub_v4i:auto_generated.datab[3]
datab[4] => add_sub_v4i:auto_generated.datab[4]
datab[5] => add_sub_v4i:auto_generated.datab[5]
datab[6] => add_sub_v4i:auto_generated.datab[6]
datab[7] => add_sub_v4i:auto_generated.datab[7]
datab[8] => add_sub_v4i:auto_generated.datab[8]
datab[9] => add_sub_v4i:auto_generated.datab[9]
datab[10] => add_sub_v4i:auto_generated.datab[10]
datab[11] => add_sub_v4i:auto_generated.datab[11]
datab[12] => add_sub_v4i:auto_generated.datab[12]
datab[13] => add_sub_v4i:auto_generated.datab[13]
datab[14] => add_sub_v4i:auto_generated.datab[14]
datab[15] => add_sub_v4i:auto_generated.datab[15]
datab[16] => add_sub_v4i:auto_generated.datab[16]
datab[17] => add_sub_v4i:auto_generated.datab[17]
datab[18] => add_sub_v4i:auto_generated.datab[18]
datab[19] => add_sub_v4i:auto_generated.datab[19]
datab[20] => add_sub_v4i:auto_generated.datab[20]
datab[21] => add_sub_v4i:auto_generated.datab[21]
datab[22] => add_sub_v4i:auto_generated.datab[22]
datab[23] => add_sub_v4i:auto_generated.datab[23]
datab[24] => add_sub_v4i:auto_generated.datab[24]
datab[25] => add_sub_v4i:auto_generated.datab[25]
datab[26] => add_sub_v4i:auto_generated.datab[26]
datab[27] => add_sub_v4i:auto_generated.datab[27]
datab[28] => add_sub_v4i:auto_generated.datab[28]
datab[29] => add_sub_v4i:auto_generated.datab[29]
datab[30] => add_sub_v4i:auto_generated.datab[30]
datab[31] => add_sub_v4i:auto_generated.datab[31]
cin => ~NO_FANOUT~
add_sub => ~NO_FANOUT~
clock => add_sub_v4i:auto_generated.clock
aclr => add_sub_v4i:auto_generated.aclr
clken => add_sub_v4i:auto_generated.clken
result[0] <= add_sub_v4i:auto_generated.result[0]
result[1] <= add_sub_v4i:auto_generated.result[1]
result[2] <= add_sub_v4i:auto_generated.result[2]
result[3] <= add_sub_v4i:auto_generated.result[3]
result[4] <= add_sub_v4i:auto_generated.result[4]
result[5] <= add_sub_v4i:auto_generated.result[5]
result[6] <= add_sub_v4i:auto_generated.result[6]
result[7] <= add_sub_v4i:auto_generated.result[7]
result[8] <= add_sub_v4i:auto_generated.result[8]
result[9] <= add_sub_v4i:auto_generated.result[9]
result[10] <= add_sub_v4i:auto_generated.result[10]
result[11] <= add_sub_v4i:auto_generated.result[11]
result[12] <= add_sub_v4i:auto_generated.result[12]
result[13] <= add_sub_v4i:auto_generated.result[13]
result[14] <= add_sub_v4i:auto_generated.result[14]
result[15] <= add_sub_v4i:auto_generated.result[15]
result[16] <= add_sub_v4i:auto_generated.result[16]
result[17] <= add_sub_v4i:auto_generated.result[17]
result[18] <= add_sub_v4i:auto_generated.result[18]
result[19] <= add_sub_v4i:auto_generated.result[19]
result[20] <= add_sub_v4i:auto_generated.result[20]
result[21] <= add_sub_v4i:auto_generated.result[21]
result[22] <= add_sub_v4i:auto_generated.result[22]
result[23] <= add_sub_v4i:auto_generated.result[23]
result[24] <= add_sub_v4i:auto_generated.result[24]
result[25] <= add_sub_v4i:auto_generated.result[25]
result[26] <= add_sub_v4i:auto_generated.result[26]
result[27] <= add_sub_v4i:auto_generated.result[27]
result[28] <= add_sub_v4i:auto_generated.result[28]
result[29] <= add_sub_v4i:auto_generated.result[29]
result[30] <= add_sub_v4i:auto_generated.result[30]
result[31] <= add_sub_v4i:auto_generated.result[31]
cout <= <GND>
overflow <= <GND>


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_v4i:auto_generated
aclr => pipeline_dffe[31].IN0
clken => pipeline_dffe[31].ENA
clken => pipeline_dffe[30].ENA
clken => pipeline_dffe[29].ENA
clken => pipeline_dffe[28].ENA
clken => pipeline_dffe[27].ENA
clken => pipeline_dffe[26].ENA
clken => pipeline_dffe[25].ENA
clken => pipeline_dffe[24].ENA
clken => pipeline_dffe[23].ENA
clken => pipeline_dffe[22].ENA
clken => pipeline_dffe[21].ENA
clken => pipeline_dffe[20].ENA
clken => pipeline_dffe[19].ENA
clken => pipeline_dffe[18].ENA
clken => pipeline_dffe[17].ENA
clken => pipeline_dffe[16].ENA
clken => pipeline_dffe[15].ENA
clken => pipeline_dffe[14].ENA
clken => pipeline_dffe[13].ENA
clken => pipeline_dffe[12].ENA
clken => pipeline_dffe[11].ENA
clken => pipeline_dffe[10].ENA
clken => pipeline_dffe[9].ENA
clken => pipeline_dffe[8].ENA
clken => pipeline_dffe[7].ENA
clken => pipeline_dffe[6].ENA
clken => pipeline_dffe[5].ENA
clken => pipeline_dffe[4].ENA
clken => pipeline_dffe[3].ENA
clken => pipeline_dffe[2].ENA
clken => pipeline_dffe[1].ENA
clken => pipeline_dffe[0].ENA
clock => pipeline_dffe[31].CLK
clock => pipeline_dffe[30].CLK
clock => pipeline_dffe[29].CLK
clock => pipeline_dffe[28].CLK
clock => pipeline_dffe[27].CLK
clock => pipeline_dffe[26].CLK
clock => pipeline_dffe[25].CLK
clock => pipeline_dffe[24].CLK
clock => pipeline_dffe[23].CLK
clock => pipeline_dffe[22].CLK
clock => pipeline_dffe[21].CLK
clock => pipeline_dffe[20].CLK
clock => pipeline_dffe[19].CLK
clock => pipeline_dffe[18].CLK
clock => pipeline_dffe[17].CLK
clock => pipeline_dffe[16].CLK
clock => pipeline_dffe[15].CLK
clock => pipeline_dffe[14].CLK
clock => pipeline_dffe[13].CLK
clock => pipeline_dffe[12].CLK
clock => pipeline_dffe[11].CLK
clock => pipeline_dffe[10].CLK
clock => pipeline_dffe[9].CLK
clock => pipeline_dffe[8].CLK
clock => pipeline_dffe[7].CLK
clock => pipeline_dffe[6].CLK
clock => pipeline_dffe[5].CLK
clock => pipeline_dffe[4].CLK
clock => pipeline_dffe[3].CLK
clock => pipeline_dffe[2].CLK
clock => pipeline_dffe[1].CLK
clock => pipeline_dffe[0].CLK
dataa[0] => op_1.IN62
dataa[1] => op_1.IN60
dataa[2] => op_1.IN58
dataa[3] => op_1.IN56
dataa[4] => op_1.IN54
dataa[5] => op_1.IN52
dataa[6] => op_1.IN50
dataa[7] => op_1.IN48
dataa[8] => op_1.IN46
dataa[9] => op_1.IN44
dataa[10] => op_1.IN42
dataa[11] => op_1.IN40
dataa[12] => op_1.IN38
dataa[13] => op_1.IN36
dataa[14] => op_1.IN34
dataa[15] => op_1.IN32
dataa[16] => op_1.IN30
dataa[17] => op_1.IN28
dataa[18] => op_1.IN26
dataa[19] => op_1.IN24
dataa[20] => op_1.IN22
dataa[21] => op_1.IN20
dataa[22] => op_1.IN18
dataa[23] => op_1.IN16
dataa[24] => op_1.IN14
dataa[25] => op_1.IN12
dataa[26] => op_1.IN10
dataa[27] => op_1.IN8
dataa[28] => op_1.IN6
dataa[29] => op_1.IN4
dataa[30] => op_1.IN2
dataa[31] => op_1.IN0
datab[0] => op_1.IN63
datab[1] => op_1.IN61
datab[2] => op_1.IN59
datab[3] => op_1.IN57
datab[4] => op_1.IN55
datab[5] => op_1.IN53
datab[6] => op_1.IN51
datab[7] => op_1.IN49
datab[8] => op_1.IN47
datab[9] => op_1.IN45
datab[10] => op_1.IN43
datab[11] => op_1.IN41
datab[12] => op_1.IN39
datab[13] => op_1.IN37
datab[14] => op_1.IN35
datab[15] => op_1.IN33
datab[16] => op_1.IN31
datab[17] => op_1.IN29
datab[18] => op_1.IN27
datab[19] => op_1.IN25
datab[20] => op_1.IN23
datab[21] => op_1.IN21
datab[22] => op_1.IN19
datab[23] => op_1.IN17
datab[24] => op_1.IN15
datab[25] => op_1.IN13
datab[26] => op_1.IN11
datab[27] => op_1.IN9
datab[28] => op_1.IN7
datab[29] => op_1.IN5
datab[30] => op_1.IN3
datab[31] => op_1.IN1
result[0] <= pipeline_dffe[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= pipeline_dffe[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= pipeline_dffe[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= pipeline_dffe[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= pipeline_dffe[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= pipeline_dffe[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= pipeline_dffe[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= pipeline_dffe[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= pipeline_dffe[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= pipeline_dffe[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= pipeline_dffe[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= pipeline_dffe[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= pipeline_dffe[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= pipeline_dffe[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= pipeline_dffe[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= pipeline_dffe[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= pipeline_dffe[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= pipeline_dffe[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= pipeline_dffe[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= pipeline_dffe[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= pipeline_dffe[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= pipeline_dffe[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= pipeline_dffe[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= pipeline_dffe[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= pipeline_dffe[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= pipeline_dffe[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= pipeline_dffe[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= pipeline_dffe[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= pipeline_dffe[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= pipeline_dffe[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= pipeline_dffe[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= pipeline_dffe[31].DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx_g:ux001
clk => dxxrv[0]~reg0.CLK
clk => dxxrv[1]~reg0.CLK
clk => dxxrv[2]~reg0.CLK
clk => dxxrv[3]~reg0.CLK
clk => lsfr_reg[0].CLK
clk => lsfr_reg[1].CLK
clk => lsfr_reg[2].CLK
clk => lsfr_reg[3].CLK
clk => lsfr_reg[4].CLK
clk => lsfr_reg[5].CLK
clk => lsfr_reg[6].CLK
clk => lsfr_reg[7].CLK
clk => lsfr_reg[8].CLK
clk => lsfr_reg[9].CLK
clk => lsfr_reg[10].CLK
clk => lsfr_reg[11].CLK
clk => lsfr_reg[12].CLK
clk => lsfr_reg[13].CLK
clk => lsfr_reg[14].CLK
clk => lsfr_reg[15].CLK
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => lsfr_reg.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
clken => dxxrv.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => lsfr_reg.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
reset => dxxrv.OUTPUTSELECT
dxxrv[0] <= dxxrv[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[1] <= dxxrv[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[2] <= dxxrv[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxrv[3] <= dxxrv[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_dxx:ux002
clk => dxxpdo[0]~reg0.CLK
clk => dxxpdo[1]~reg0.CLK
clk => dxxpdo[2]~reg0.CLK
clk => dxxpdo[3]~reg0.CLK
clk => dxxpdo[4]~reg0.CLK
clk => dxxpdo[5]~reg0.CLK
clk => dxxpdo[6]~reg0.CLK
clk => dxxpdo[7]~reg0.CLK
clk => dxxpdo[8]~reg0.CLK
clk => dxxpdo[9]~reg0.CLK
clk => dxxpdo[10]~reg0.CLK
clk => dxxpdo[11]~reg0.CLK
clk => dxxpdo[12]~reg0.CLK
clk => dxxpdo[13]~reg0.CLK
clk => dxxpdo[14]~reg0.CLK
clk => dxxpdo[15]~reg0.CLK
clk => dxxpdo[16]~reg0.CLK
clk => dxxpdo[17]~reg0.CLK
clk => dxxpdo[18]~reg0.CLK
clk => dxxpdo[19]~reg0.CLK
clk => phi_dither_out_w[0].CLK
clk => phi_dither_out_w[1].CLK
clk => phi_dither_out_w[2].CLK
clk => phi_dither_out_w[3].CLK
clk => phi_dither_out_w[4].CLK
clk => phi_dither_out_w[5].CLK
clk => phi_dither_out_w[6].CLK
clk => phi_dither_out_w[7].CLK
clk => phi_dither_out_w[8].CLK
clk => phi_dither_out_w[9].CLK
clk => phi_dither_out_w[10].CLK
clk => phi_dither_out_w[11].CLK
clk => phi_dither_out_w[12].CLK
clk => phi_dither_out_w[13].CLK
clk => phi_dither_out_w[14].CLK
clk => phi_dither_out_w[15].CLK
clk => phi_dither_out_w[16].CLK
clk => phi_dither_out_w[17].CLK
clk => phi_dither_out_w[18].CLK
clk => phi_dither_out_w[19].CLK
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => phi_dither_out_w.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
clken => dxxpdo.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => phi_dither_out_w.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
reset => dxxpdo.OUTPUTSELECT
dxxpdi[0] => Add0.IN37
dxxpdi[1] => Add0.IN36
dxxpdi[2] => Add0.IN35
dxxpdi[3] => Add0.IN34
dxxpdi[4] => Add0.IN33
dxxpdi[5] => Add0.IN32
dxxpdi[6] => Add0.IN31
dxxpdi[7] => Add0.IN30
dxxpdi[8] => Add0.IN29
dxxpdi[9] => Add0.IN28
dxxpdi[10] => Add0.IN27
dxxpdi[11] => Add0.IN26
dxxpdi[12] => Add0.IN25
dxxpdi[13] => Add0.IN24
dxxpdi[14] => Add0.IN23
dxxpdi[15] => Add0.IN22
dxxpdi[16] => Add0.IN21
dxxpdi[17] => Add0.IN20
dxxpdi[18] => Add0.IN19
dxxpdi[19] => Add0.IN18
rval[0] => Add0.IN40
rval[1] => Add0.IN39
rval[2] => Add0.IN38
rval[3] => Add0.IN1
rval[3] => Add0.IN2
rval[3] => Add0.IN3
rval[3] => Add0.IN4
rval[3] => Add0.IN5
rval[3] => Add0.IN6
rval[3] => Add0.IN7
rval[3] => Add0.IN8
rval[3] => Add0.IN9
rval[3] => Add0.IN10
rval[3] => Add0.IN11
rval[3] => Add0.IN12
rval[3] => Add0.IN13
rval[3] => Add0.IN14
rval[3] => Add0.IN15
rval[3] => Add0.IN16
rval[3] => Add0.IN17
dxxpdo[0] <= dxxpdo[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[1] <= dxxpdo[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[2] <= dxxpdo[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[3] <= dxxpdo[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[4] <= dxxpdo[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[5] <= dxxpdo[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[6] <= dxxpdo[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[7] <= dxxpdo[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[8] <= dxxpdo[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[9] <= dxxpdo[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[10] <= dxxpdo[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[11] <= dxxpdo[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[12] <= dxxpdo[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[13] <= dxxpdo[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[14] <= dxxpdo[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[15] <= dxxpdo[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[16] <= dxxpdo[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[17] <= dxxpdo[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[18] <= dxxpdo[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dxxpdo[19] <= dxxpdo[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_apr_dxx:ux0219
pcc_w[0] => ~NO_FANOUT~
pcc_w[1] => ~NO_FANOUT~
pcc_w[2] => ~NO_FANOUT~
pcc_w[3] => ~NO_FANOUT~
pcc_w[4] => ~NO_FANOUT~
pcc_w[5] => ~NO_FANOUT~
pcc_w[6] => ~NO_FANOUT~
pcc_w[7] => ~NO_FANOUT~
pcc_w[8] => ~NO_FANOUT~
pcc_w[9] => ~NO_FANOUT~
pcc_w[10] => ~NO_FANOUT~
pcc_w[11] => ~NO_FANOUT~
pcc_w[12] => pcc_d[0].DATAIN
pcc_w[13] => pcc_d[1].DATAIN
pcc_w[14] => pcc_d[2].DATAIN
pcc_w[15] => pcc_d[3].DATAIN
pcc_w[16] => pcc_d[4].DATAIN
pcc_w[17] => pcc_d[5].DATAIN
pcc_w[18] => pcc_d[6].DATAIN
pcc_w[19] => pcc_d[7].DATAIN
pcc_w[20] => pcc_d[8].DATAIN
pcc_w[21] => pcc_d[9].DATAIN
pcc_w[22] => pcc_d[10].DATAIN
pcc_w[23] => pcc_d[11].DATAIN
pcc_w[24] => pcc_d[12].DATAIN
pcc_w[25] => pcc_d[13].DATAIN
pcc_w[26] => pcc_d[14].DATAIN
pcc_w[27] => pcc_d[15].DATAIN
pcc_w[28] => pcc_d[16].DATAIN
pcc_w[29] => pcc_d[17].DATAIN
pcc_w[30] => pcc_d[18].DATAIN
pcc_w[31] => pcc_d[19].DATAIN
pcc_d[0] <= pcc_w[12].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[1] <= pcc_w[13].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[2] <= pcc_w[14].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[3] <= pcc_w[15].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[4] <= pcc_w[16].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[5] <= pcc_w[17].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[6] <= pcc_w[18].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[7] <= pcc_w[19].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[8] <= pcc_w[20].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[9] <= pcc_w[21].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[10] <= pcc_w[22].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[11] <= pcc_w[23].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[12] <= pcc_w[24].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[13] <= pcc_w[25].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[14] <= pcc_w[26].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[15] <= pcc_w[27].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[16] <= pcc_w[28].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[17] <= pcc_w[29].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[18] <= pcc_w[30].DB_MAX_OUTPUT_PORT_TYPE
pcc_d[19] <= pcc_w[31].DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_gar:ux007
clk => rom_add[0]~reg0.CLK
clk => rom_add[1]~reg0.CLK
clk => rom_add[2]~reg0.CLK
clk => rom_add[3]~reg0.CLK
clk => rom_add[4]~reg0.CLK
clk => rom_add[5]~reg0.CLK
clk => rom_add[6]~reg0.CLK
clk => rom_add[7]~reg0.CLK
clk => rom_add[8]~reg0.CLK
clk => rom_add[9]~reg0.CLK
clk => rom_add[10]~reg0.CLK
clk => rom_add[11]~reg0.CLK
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
reset => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
clken => rom_add.OUTPUTSELECT
phi_acc_w[0] => rom_add.DATAB
phi_acc_w[0] => rom_add.DATAA
phi_acc_w[1] => rom_add.DATAB
phi_acc_w[1] => rom_add.DATAA
phi_acc_w[2] => rom_add.DATAB
phi_acc_w[2] => rom_add.DATAA
phi_acc_w[3] => rom_add.DATAB
phi_acc_w[3] => rom_add.DATAA
phi_acc_w[4] => rom_add.DATAB
phi_acc_w[4] => rom_add.DATAA
phi_acc_w[5] => rom_add.DATAB
phi_acc_w[5] => rom_add.DATAA
phi_acc_w[6] => rom_add.DATAB
phi_acc_w[6] => rom_add.DATAA
phi_acc_w[7] => rom_add.DATAB
phi_acc_w[7] => rom_add.DATAA
phi_acc_w[8] => rom_add.DATAB
phi_acc_w[8] => rom_add.DATAA
phi_acc_w[9] => rom_add.DATAB
phi_acc_w[9] => rom_add.DATAA
phi_acc_w[10] => rom_add.DATAB
phi_acc_w[10] => rom_add.DATAA
phi_acc_w[11] => rom_add.DATAB
phi_acc_w[11] => rom_add.DATAA
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
segment_lsb => rom_add.OUTPUTSELECT
rom_add[0] <= rom_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[1] <= rom_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[2] <= rom_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[3] <= rom_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[4] <= rom_add[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[5] <= rom_add[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[6] <= rom_add[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[7] <= rom_add[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[8] <= rom_add[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[9] <= rom_add[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[10] <= rom_add[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_add[11] <= rom_add[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|sid_2c_1p:sid2c
clk => cos_rom_d[0]~reg0.CLK
clk => cos_rom_d[1]~reg0.CLK
clk => cos_rom_d[2]~reg0.CLK
clk => cos_rom_d[3]~reg0.CLK
clk => cos_rom_d[4]~reg0.CLK
clk => cos_rom_d[5]~reg0.CLK
clk => cos_rom_d[6]~reg0.CLK
clk => cos_rom_d[7]~reg0.CLK
clk => cos_rom_d[8]~reg0.CLK
clk => cos_rom_d[9]~reg0.CLK
clk => cos_rom_d[10]~reg0.CLK
clk => cos_rom_d[11]~reg0.CLK
clk => cos_rom_d[12]~reg0.CLK
clk => sin_rom_d[0]~reg0.CLK
clk => sin_rom_d[1]~reg0.CLK
clk => sin_rom_d[2]~reg0.CLK
clk => sin_rom_d[3]~reg0.CLK
clk => sin_rom_d[4]~reg0.CLK
clk => sin_rom_d[5]~reg0.CLK
clk => sin_rom_d[6]~reg0.CLK
clk => sin_rom_d[7]~reg0.CLK
clk => sin_rom_d[8]~reg0.CLK
clk => sin_rom_d[9]~reg0.CLK
clk => sin_rom_d[10]~reg0.CLK
clk => sin_rom_d[11]~reg0.CLK
clk => sin_rom_d[12]~reg0.CLK
clk => cos_rom_2c[0]~reg0.CLK
clk => cos_rom_2c[1]~reg0.CLK
clk => cos_rom_2c[2]~reg0.CLK
clk => cos_rom_2c[3]~reg0.CLK
clk => cos_rom_2c[4]~reg0.CLK
clk => cos_rom_2c[5]~reg0.CLK
clk => cos_rom_2c[6]~reg0.CLK
clk => cos_rom_2c[7]~reg0.CLK
clk => cos_rom_2c[8]~reg0.CLK
clk => cos_rom_2c[9]~reg0.CLK
clk => cos_rom_2c[10]~reg0.CLK
clk => cos_rom_2c[11]~reg0.CLK
clk => cos_rom_2c[12]~reg0.CLK
clk => cos_rom_2c[13]~reg0.CLK
clk => sin_rom_2c[0]~reg0.CLK
clk => sin_rom_2c[1]~reg0.CLK
clk => sin_rom_2c[2]~reg0.CLK
clk => sin_rom_2c[3]~reg0.CLK
clk => sin_rom_2c[4]~reg0.CLK
clk => sin_rom_2c[5]~reg0.CLK
clk => sin_rom_2c[6]~reg0.CLK
clk => sin_rom_2c[7]~reg0.CLK
clk => sin_rom_2c[8]~reg0.CLK
clk => sin_rom_2c[9]~reg0.CLK
clk => sin_rom_2c[10]~reg0.CLK
clk => sin_rom_2c[11]~reg0.CLK
clk => sin_rom_2c[12]~reg0.CLK
clk => sin_rom_2c[13]~reg0.CLK
clk => cos_reg[0].CLK
clk => cos_reg[1].CLK
clk => cos_reg[2].CLK
clk => cos_reg[3].CLK
clk => cos_reg[4].CLK
clk => cos_reg[5].CLK
clk => cos_reg[6].CLK
clk => cos_reg[7].CLK
clk => cos_reg[8].CLK
clk => cos_reg[9].CLK
clk => cos_reg[10].CLK
clk => cos_reg[11].CLK
clk => cos_reg[12].CLK
clk => sin_reg[0].CLK
clk => sin_reg[1].CLK
clk => sin_reg[2].CLK
clk => sin_reg[3].CLK
clk => sin_reg[4].CLK
clk => sin_reg[5].CLK
clk => sin_reg[6].CLK
clk => sin_reg[7].CLK
clk => sin_reg[8].CLK
clk => sin_reg[9].CLK
clk => sin_reg[10].CLK
clk => sin_reg[11].CLK
clk => sin_reg[12].CLK
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => sin_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => cos_reg.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => sin_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => cos_rom_2c.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => sin_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
reset => cos_rom_d.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => sin_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => cos_reg.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => sin_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => cos_rom_2c.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => sin_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
clken => cos_rom_d.OUTPUTSELECT
sin_rom[0] => sin_reg.DATAB
sin_rom[1] => sin_reg.DATAB
sin_rom[2] => sin_reg.DATAB
sin_rom[3] => sin_reg.DATAB
sin_rom[4] => sin_reg.DATAB
sin_rom[5] => sin_reg.DATAB
sin_rom[6] => sin_reg.DATAB
sin_rom[7] => sin_reg.DATAB
sin_rom[8] => sin_reg.DATAB
sin_rom[9] => sin_reg.DATAB
sin_rom[10] => sin_reg.DATAB
sin_rom[11] => sin_reg.DATAB
sin_rom[12] => sin_reg.DATAB
cos_rom[0] => cos_reg.DATAB
cos_rom[1] => cos_reg.DATAB
cos_rom[2] => cos_reg.DATAB
cos_rom[3] => cos_reg.DATAB
cos_rom[4] => cos_reg.DATAB
cos_rom[5] => cos_reg.DATAB
cos_rom[6] => cos_reg.DATAB
cos_rom[7] => cos_reg.DATAB
cos_rom[8] => cos_reg.DATAB
cos_rom[9] => cos_reg.DATAB
cos_rom[10] => cos_reg.DATAB
cos_rom[11] => cos_reg.DATAB
cos_rom[12] => cos_reg.DATAB
sin_rom_2c[0] <= sin_rom_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[1] <= sin_rom_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[2] <= sin_rom_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[3] <= sin_rom_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[4] <= sin_rom_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[5] <= sin_rom_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[6] <= sin_rom_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[7] <= sin_rom_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[8] <= sin_rom_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[9] <= sin_rom_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[10] <= sin_rom_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[11] <= sin_rom_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[12] <= sin_rom_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_2c[13] <= sin_rom_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[0] <= cos_rom_2c[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[1] <= cos_rom_2c[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[2] <= cos_rom_2c[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[3] <= cos_rom_2c[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[4] <= cos_rom_2c[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[5] <= cos_rom_2c[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[6] <= cos_rom_2c[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[7] <= cos_rom_2c[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[8] <= cos_rom_2c[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[9] <= cos_rom_2c[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[10] <= cos_rom_2c[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[11] <= cos_rom_2c[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[12] <= cos_rom_2c[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_2c[13] <= cos_rom_2c[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[0] <= sin_rom_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[1] <= sin_rom_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[2] <= sin_rom_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[3] <= sin_rom_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[4] <= sin_rom_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[5] <= sin_rom_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[6] <= sin_rom_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[7] <= sin_rom_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[8] <= sin_rom_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[9] <= sin_rom_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[10] <= sin_rom_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[11] <= sin_rom_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_rom_d[12] <= sin_rom_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[0] <= cos_rom_d[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[1] <= cos_rom_d[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[2] <= cos_rom_d[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[3] <= cos_rom_d[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[4] <= cos_rom_d[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[5] <= cos_rom_d[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[6] <= cos_rom_d[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[7] <= cos_rom_d[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[8] <= cos_rom_d[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[9] <= cos_rom_d[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[10] <= cos_rom_d[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[11] <= cos_rom_d[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_rom_d[12] <= cos_rom_d[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
raxx[8] => raxx_w[8].IN1
raxx[9] => raxx_w[9].IN1
raxx[10] => raxx_w[10].IN1
raxx[11] => raxx_w[11].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_lo91:auto_generated.address_a[0]
address_a[1] => altsyncram_lo91:auto_generated.address_a[1]
address_a[2] => altsyncram_lo91:auto_generated.address_a[2]
address_a[3] => altsyncram_lo91:auto_generated.address_a[3]
address_a[4] => altsyncram_lo91:auto_generated.address_a[4]
address_a[5] => altsyncram_lo91:auto_generated.address_a[5]
address_a[6] => altsyncram_lo91:auto_generated.address_a[6]
address_a[7] => altsyncram_lo91:auto_generated.address_a[7]
address_a[8] => altsyncram_lo91:auto_generated.address_a[8]
address_a[9] => altsyncram_lo91:auto_generated.address_a[9]
address_a[10] => altsyncram_lo91:auto_generated.address_a[10]
address_a[11] => altsyncram_lo91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_lo91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_lo91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_lo91:auto_generated.q_a[0]
q_a[1] <= altsyncram_lo91:auto_generated.q_a[1]
q_a[2] <= altsyncram_lo91:auto_generated.q_a[2]
q_a[3] <= altsyncram_lo91:auto_generated.q_a[3]
q_a[4] <= altsyncram_lo91:auto_generated.q_a[4]
q_a[5] <= altsyncram_lo91:auto_generated.q_a[5]
q_a[6] <= altsyncram_lo91:auto_generated.q_a[6]
q_a[7] <= altsyncram_lo91:auto_generated.q_a[7]
q_a[8] <= altsyncram_lo91:auto_generated.q_a[8]
q_a[9] <= altsyncram_lo91:auto_generated.q_a[9]
q_a[10] <= altsyncram_lo91:auto_generated.q_a[10]
q_a[11] <= altsyncram_lo91:auto_generated.q_a[11]
q_a[12] <= altsyncram_lo91:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_lo91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121
clk => clk.IN1
clken => clken.IN1
raxx[0] => raxx_w[0].IN1
raxx[1] => raxx_w[1].IN1
raxx[2] => raxx_w[2].IN1
raxx[3] => raxx_w[3].IN1
raxx[4] => raxx_w[4].IN1
raxx[5] => raxx_w[5].IN1
raxx[6] => raxx_w[6].IN1
raxx[7] => raxx_w[7].IN1
raxx[8] => raxx_w[8].IN1
raxx[9] => raxx_w[9].IN1
raxx[10] => raxx_w[10].IN1
raxx[11] => raxx_w[11].IN1
srw_int_res[0] <= altsyncram:altsyncram_component0.q_a
srw_int_res[1] <= altsyncram:altsyncram_component0.q_a
srw_int_res[2] <= altsyncram:altsyncram_component0.q_a
srw_int_res[3] <= altsyncram:altsyncram_component0.q_a
srw_int_res[4] <= altsyncram:altsyncram_component0.q_a
srw_int_res[5] <= altsyncram:altsyncram_component0.q_a
srw_int_res[6] <= altsyncram:altsyncram_component0.q_a
srw_int_res[7] <= altsyncram:altsyncram_component0.q_a
srw_int_res[8] <= altsyncram:altsyncram_component0.q_a
srw_int_res[9] <= altsyncram:altsyncram_component0.q_a
srw_int_res[10] <= altsyncram:altsyncram_component0.q_a
srw_int_res[11] <= altsyncram:altsyncram_component0.q_a
srw_int_res[12] <= altsyncram:altsyncram_component0.q_a


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_go91:auto_generated.address_a[0]
address_a[1] => altsyncram_go91:auto_generated.address_a[1]
address_a[2] => altsyncram_go91:auto_generated.address_a[2]
address_a[3] => altsyncram_go91:auto_generated.address_a[3]
address_a[4] => altsyncram_go91:auto_generated.address_a[4]
address_a[5] => altsyncram_go91:auto_generated.address_a[5]
address_a[6] => altsyncram_go91:auto_generated.address_a[6]
address_a[7] => altsyncram_go91:auto_generated.address_a[7]
address_a[8] => altsyncram_go91:auto_generated.address_a[8]
address_a[9] => altsyncram_go91:auto_generated.address_a[9]
address_a[10] => altsyncram_go91:auto_generated.address_a[10]
address_a[11] => altsyncram_go91:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_go91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_go91:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_go91:auto_generated.q_a[0]
q_a[1] <= altsyncram_go91:auto_generated.q_a[1]
q_a[2] <= altsyncram_go91:auto_generated.q_a[2]
q_a[3] <= altsyncram_go91:auto_generated.q_a[3]
q_a[4] <= altsyncram_go91:auto_generated.q_a[4]
q_a[5] <= altsyncram_go91:auto_generated.q_a[5]
q_a[6] <= altsyncram_go91:auto_generated.q_a[6]
q_a[7] <= altsyncram_go91:auto_generated.q_a[7]
q_a[8] <= altsyncram_go91:auto_generated.q_a[8]
q_a[9] <= altsyncram_go91:auto_generated.q_a[9]
q_a[10] <= altsyncram_go91:auto_generated.q_a[10]
q_a[11] <= altsyncram_go91:auto_generated.q_a[11]
q_a[12] <= altsyncram_go91:auto_generated.q_a[12]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_go91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|segment_sel:rot
clk => cos_o[0]~reg0.CLK
clk => cos_o[1]~reg0.CLK
clk => cos_o[2]~reg0.CLK
clk => cos_o[3]~reg0.CLK
clk => cos_o[4]~reg0.CLK
clk => cos_o[5]~reg0.CLK
clk => cos_o[6]~reg0.CLK
clk => cos_o[7]~reg0.CLK
clk => cos_o[8]~reg0.CLK
clk => cos_o[9]~reg0.CLK
clk => cos_o[10]~reg0.CLK
clk => cos_o[11]~reg0.CLK
clk => cos_o[12]~reg0.CLK
clk => cos_o[13]~reg0.CLK
clk => sin_o[0]~reg0.CLK
clk => sin_o[1]~reg0.CLK
clk => sin_o[2]~reg0.CLK
clk => sin_o[3]~reg0.CLK
clk => sin_o[4]~reg0.CLK
clk => sin_o[5]~reg0.CLK
clk => sin_o[6]~reg0.CLK
clk => sin_o[7]~reg0.CLK
clk => sin_o[8]~reg0.CLK
clk => sin_o[9]~reg0.CLK
clk => sin_o[10]~reg0.CLK
clk => sin_o[11]~reg0.CLK
clk => sin_o[12]~reg0.CLK
clk => sin_o[13]~reg0.CLK
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => sin_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
reset => cos_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => sin_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
clken => cos_o.OUTPUTSELECT
segment[0] => Mux0.IN6
segment[0] => Mux1.IN2
segment[0] => Mux2.IN2
segment[0] => Mux3.IN2
segment[0] => Mux4.IN2
segment[0] => Mux5.IN2
segment[0] => Mux6.IN2
segment[0] => Mux7.IN2
segment[0] => Mux8.IN2
segment[0] => Mux9.IN2
segment[0] => Mux10.IN2
segment[0] => Mux11.IN2
segment[0] => Mux12.IN2
segment[0] => Mux13.IN2
segment[0] => Mux14.IN6
segment[0] => Mux15.IN2
segment[0] => Mux16.IN2
segment[0] => Mux17.IN2
segment[0] => Mux18.IN2
segment[0] => Mux19.IN2
segment[0] => Mux20.IN2
segment[0] => Mux21.IN2
segment[0] => Mux22.IN2
segment[0] => Mux23.IN2
segment[0] => Mux24.IN2
segment[0] => Mux25.IN2
segment[0] => Mux26.IN2
segment[0] => Mux27.IN2
segment[1] => Mux0.IN5
segment[1] => Mux1.IN1
segment[1] => Mux2.IN1
segment[1] => Mux3.IN1
segment[1] => Mux4.IN1
segment[1] => Mux5.IN1
segment[1] => Mux6.IN1
segment[1] => Mux7.IN1
segment[1] => Mux8.IN1
segment[1] => Mux9.IN1
segment[1] => Mux10.IN1
segment[1] => Mux11.IN1
segment[1] => Mux12.IN1
segment[1] => Mux13.IN1
segment[1] => Mux14.IN5
segment[1] => Mux15.IN1
segment[1] => Mux16.IN1
segment[1] => Mux17.IN1
segment[1] => Mux18.IN1
segment[1] => Mux19.IN1
segment[1] => Mux20.IN1
segment[1] => Mux21.IN1
segment[1] => Mux22.IN1
segment[1] => Mux23.IN1
segment[1] => Mux24.IN1
segment[1] => Mux25.IN1
segment[1] => Mux26.IN1
segment[1] => Mux27.IN1
segment[2] => Mux0.IN4
segment[2] => Mux1.IN0
segment[2] => Mux2.IN0
segment[2] => Mux3.IN0
segment[2] => Mux4.IN0
segment[2] => Mux5.IN0
segment[2] => Mux6.IN0
segment[2] => Mux7.IN0
segment[2] => Mux8.IN0
segment[2] => Mux9.IN0
segment[2] => Mux10.IN0
segment[2] => Mux11.IN0
segment[2] => Mux12.IN0
segment[2] => Mux13.IN0
segment[2] => Mux14.IN4
segment[2] => Mux15.IN0
segment[2] => Mux16.IN0
segment[2] => Mux17.IN0
segment[2] => Mux18.IN0
segment[2] => Mux19.IN0
segment[2] => Mux20.IN0
segment[2] => Mux21.IN0
segment[2] => Mux22.IN0
segment[2] => Mux23.IN0
segment[2] => Mux24.IN0
segment[2] => Mux25.IN0
segment[2] => Mux26.IN0
segment[2] => Mux27.IN0
sin_rom_d[0] => Mux13.IN3
sin_rom_d[0] => Mux13.IN4
sin_rom_d[0] => Mux27.IN3
sin_rom_d[0] => Mux27.IN4
sin_rom_d[1] => Mux12.IN3
sin_rom_d[1] => Mux12.IN4
sin_rom_d[1] => Mux26.IN3
sin_rom_d[1] => Mux26.IN4
sin_rom_d[2] => Mux11.IN3
sin_rom_d[2] => Mux11.IN4
sin_rom_d[2] => Mux25.IN3
sin_rom_d[2] => Mux25.IN4
sin_rom_d[3] => Mux10.IN3
sin_rom_d[3] => Mux10.IN4
sin_rom_d[3] => Mux24.IN3
sin_rom_d[3] => Mux24.IN4
sin_rom_d[4] => Mux9.IN3
sin_rom_d[4] => Mux9.IN4
sin_rom_d[4] => Mux23.IN3
sin_rom_d[4] => Mux23.IN4
sin_rom_d[5] => Mux8.IN3
sin_rom_d[5] => Mux8.IN4
sin_rom_d[5] => Mux22.IN3
sin_rom_d[5] => Mux22.IN4
sin_rom_d[6] => Mux7.IN3
sin_rom_d[6] => Mux7.IN4
sin_rom_d[6] => Mux21.IN3
sin_rom_d[6] => Mux21.IN4
sin_rom_d[7] => Mux6.IN3
sin_rom_d[7] => Mux6.IN4
sin_rom_d[7] => Mux20.IN3
sin_rom_d[7] => Mux20.IN4
sin_rom_d[8] => Mux5.IN3
sin_rom_d[8] => Mux5.IN4
sin_rom_d[8] => Mux19.IN3
sin_rom_d[8] => Mux19.IN4
sin_rom_d[9] => Mux4.IN3
sin_rom_d[9] => Mux4.IN4
sin_rom_d[9] => Mux18.IN3
sin_rom_d[9] => Mux18.IN4
sin_rom_d[10] => Mux3.IN3
sin_rom_d[10] => Mux3.IN4
sin_rom_d[10] => Mux17.IN3
sin_rom_d[10] => Mux17.IN4
sin_rom_d[11] => Mux2.IN3
sin_rom_d[11] => Mux2.IN4
sin_rom_d[11] => Mux16.IN3
sin_rom_d[11] => Mux16.IN4
sin_rom_d[12] => Mux1.IN3
sin_rom_d[12] => Mux1.IN4
sin_rom_d[12] => Mux15.IN3
sin_rom_d[12] => Mux15.IN4
cos_rom_d[0] => Mux13.IN5
cos_rom_d[0] => Mux13.IN6
cos_rom_d[0] => Mux27.IN5
cos_rom_d[0] => Mux27.IN6
cos_rom_d[1] => Mux12.IN5
cos_rom_d[1] => Mux12.IN6
cos_rom_d[1] => Mux26.IN5
cos_rom_d[1] => Mux26.IN6
cos_rom_d[2] => Mux11.IN5
cos_rom_d[2] => Mux11.IN6
cos_rom_d[2] => Mux25.IN5
cos_rom_d[2] => Mux25.IN6
cos_rom_d[3] => Mux10.IN5
cos_rom_d[3] => Mux10.IN6
cos_rom_d[3] => Mux24.IN5
cos_rom_d[3] => Mux24.IN6
cos_rom_d[4] => Mux9.IN5
cos_rom_d[4] => Mux9.IN6
cos_rom_d[4] => Mux23.IN5
cos_rom_d[4] => Mux23.IN6
cos_rom_d[5] => Mux8.IN5
cos_rom_d[5] => Mux8.IN6
cos_rom_d[5] => Mux22.IN5
cos_rom_d[5] => Mux22.IN6
cos_rom_d[6] => Mux7.IN5
cos_rom_d[6] => Mux7.IN6
cos_rom_d[6] => Mux21.IN5
cos_rom_d[6] => Mux21.IN6
cos_rom_d[7] => Mux6.IN5
cos_rom_d[7] => Mux6.IN6
cos_rom_d[7] => Mux20.IN5
cos_rom_d[7] => Mux20.IN6
cos_rom_d[8] => Mux5.IN5
cos_rom_d[8] => Mux5.IN6
cos_rom_d[8] => Mux19.IN5
cos_rom_d[8] => Mux19.IN6
cos_rom_d[9] => Mux4.IN5
cos_rom_d[9] => Mux4.IN6
cos_rom_d[9] => Mux18.IN5
cos_rom_d[9] => Mux18.IN6
cos_rom_d[10] => Mux3.IN5
cos_rom_d[10] => Mux3.IN6
cos_rom_d[10] => Mux17.IN5
cos_rom_d[10] => Mux17.IN6
cos_rom_d[11] => Mux2.IN5
cos_rom_d[11] => Mux2.IN6
cos_rom_d[11] => Mux16.IN5
cos_rom_d[11] => Mux16.IN6
cos_rom_d[12] => Mux1.IN5
cos_rom_d[12] => Mux1.IN6
cos_rom_d[12] => Mux15.IN5
cos_rom_d[12] => Mux15.IN6
sin_rom_2c[0] => Mux13.IN7
sin_rom_2c[0] => Mux13.IN8
sin_rom_2c[0] => Mux27.IN7
sin_rom_2c[0] => Mux27.IN8
sin_rom_2c[1] => Mux12.IN7
sin_rom_2c[1] => Mux12.IN8
sin_rom_2c[1] => Mux26.IN7
sin_rom_2c[1] => Mux26.IN8
sin_rom_2c[2] => Mux11.IN7
sin_rom_2c[2] => Mux11.IN8
sin_rom_2c[2] => Mux25.IN7
sin_rom_2c[2] => Mux25.IN8
sin_rom_2c[3] => Mux10.IN7
sin_rom_2c[3] => Mux10.IN8
sin_rom_2c[3] => Mux24.IN7
sin_rom_2c[3] => Mux24.IN8
sin_rom_2c[4] => Mux9.IN7
sin_rom_2c[4] => Mux9.IN8
sin_rom_2c[4] => Mux23.IN7
sin_rom_2c[4] => Mux23.IN8
sin_rom_2c[5] => Mux8.IN7
sin_rom_2c[5] => Mux8.IN8
sin_rom_2c[5] => Mux22.IN7
sin_rom_2c[5] => Mux22.IN8
sin_rom_2c[6] => Mux7.IN7
sin_rom_2c[6] => Mux7.IN8
sin_rom_2c[6] => Mux21.IN7
sin_rom_2c[6] => Mux21.IN8
sin_rom_2c[7] => Mux6.IN7
sin_rom_2c[7] => Mux6.IN8
sin_rom_2c[7] => Mux20.IN7
sin_rom_2c[7] => Mux20.IN8
sin_rom_2c[8] => Mux5.IN7
sin_rom_2c[8] => Mux5.IN8
sin_rom_2c[8] => Mux19.IN7
sin_rom_2c[8] => Mux19.IN8
sin_rom_2c[9] => Mux4.IN7
sin_rom_2c[9] => Mux4.IN8
sin_rom_2c[9] => Mux18.IN7
sin_rom_2c[9] => Mux18.IN8
sin_rom_2c[10] => Mux3.IN7
sin_rom_2c[10] => Mux3.IN8
sin_rom_2c[10] => Mux17.IN7
sin_rom_2c[10] => Mux17.IN8
sin_rom_2c[11] => Mux2.IN7
sin_rom_2c[11] => Mux2.IN8
sin_rom_2c[11] => Mux16.IN7
sin_rom_2c[11] => Mux16.IN8
sin_rom_2c[12] => Mux1.IN7
sin_rom_2c[12] => Mux1.IN8
sin_rom_2c[12] => Mux15.IN7
sin_rom_2c[12] => Mux15.IN8
sin_rom_2c[13] => Mux0.IN7
sin_rom_2c[13] => Mux0.IN8
sin_rom_2c[13] => Mux14.IN7
sin_rom_2c[13] => Mux14.IN8
cos_rom_2c[0] => Mux13.IN9
cos_rom_2c[0] => Mux13.IN10
cos_rom_2c[0] => Mux27.IN9
cos_rom_2c[0] => Mux27.IN10
cos_rom_2c[1] => Mux12.IN9
cos_rom_2c[1] => Mux12.IN10
cos_rom_2c[1] => Mux26.IN9
cos_rom_2c[1] => Mux26.IN10
cos_rom_2c[2] => Mux11.IN9
cos_rom_2c[2] => Mux11.IN10
cos_rom_2c[2] => Mux25.IN9
cos_rom_2c[2] => Mux25.IN10
cos_rom_2c[3] => Mux10.IN9
cos_rom_2c[3] => Mux10.IN10
cos_rom_2c[3] => Mux24.IN9
cos_rom_2c[3] => Mux24.IN10
cos_rom_2c[4] => Mux9.IN9
cos_rom_2c[4] => Mux9.IN10
cos_rom_2c[4] => Mux23.IN9
cos_rom_2c[4] => Mux23.IN10
cos_rom_2c[5] => Mux8.IN9
cos_rom_2c[5] => Mux8.IN10
cos_rom_2c[5] => Mux22.IN9
cos_rom_2c[5] => Mux22.IN10
cos_rom_2c[6] => Mux7.IN9
cos_rom_2c[6] => Mux7.IN10
cos_rom_2c[6] => Mux21.IN9
cos_rom_2c[6] => Mux21.IN10
cos_rom_2c[7] => Mux6.IN9
cos_rom_2c[7] => Mux6.IN10
cos_rom_2c[7] => Mux20.IN9
cos_rom_2c[7] => Mux20.IN10
cos_rom_2c[8] => Mux5.IN9
cos_rom_2c[8] => Mux5.IN10
cos_rom_2c[8] => Mux19.IN9
cos_rom_2c[8] => Mux19.IN10
cos_rom_2c[9] => Mux4.IN9
cos_rom_2c[9] => Mux4.IN10
cos_rom_2c[9] => Mux18.IN9
cos_rom_2c[9] => Mux18.IN10
cos_rom_2c[10] => Mux3.IN9
cos_rom_2c[10] => Mux3.IN10
cos_rom_2c[10] => Mux17.IN9
cos_rom_2c[10] => Mux17.IN10
cos_rom_2c[11] => Mux2.IN9
cos_rom_2c[11] => Mux2.IN10
cos_rom_2c[11] => Mux16.IN9
cos_rom_2c[11] => Mux16.IN10
cos_rom_2c[12] => Mux1.IN9
cos_rom_2c[12] => Mux1.IN10
cos_rom_2c[12] => Mux15.IN9
cos_rom_2c[12] => Mux15.IN10
cos_rom_2c[13] => Mux0.IN9
cos_rom_2c[13] => Mux0.IN10
cos_rom_2c[13] => Mux14.IN9
cos_rom_2c[13] => Mux14.IN10
sin_o[0] <= sin_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[1] <= sin_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[2] <= sin_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[3] <= sin_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[4] <= sin_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[5] <= sin_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[6] <= sin_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[7] <= sin_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[8] <= sin_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[9] <= sin_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[10] <= sin_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[11] <= sin_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[12] <= sin_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sin_o[13] <= sin_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[0] <= cos_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[1] <= cos_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[2] <= cos_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[3] <= cos_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[4] <= cos_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[5] <= cos_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[6] <= cos_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[7] <= cos_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[8] <= cos_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[9] <= cos_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[10] <= cos_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[11] <= cos_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[12] <= cos_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cos_o[13] <= cos_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_mob_rw:ux122
clk => data_out[0]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[11]~reg0.CLK
clk => data_out[12]~reg0.CLK
clk => data_out[13]~reg0.CLK
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
reset => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
clken => data_out.OUTPUTSELECT
data_in[0] => data_out.DATAB
data_in[1] => data_out.DATAB
data_in[2] => data_out.DATAB
data_in[3] => data_out.DATAB
data_in[4] => data_out.DATAB
data_in[5] => data_out.DATAB
data_in[6] => data_out.DATAB
data_in[7] => data_out.DATAB
data_in[8] => data_out.DATAB
data_in[9] => data_out.DATAB
data_in[10] => data_out.DATAB
data_in[11] => data_out.DATAB
data_in[12] => data_out.DATAB
data_in[13] => data_out.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr
clk => clk.IN1
reset => reset.IN1
clken => clken.IN1
data_ready <= data_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
clock => cntr_asi:auto_generated.clock
clk_en => cntr_asi:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_asi:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_asi:auto_generated.q[0]
q[1] <= cntr_asi:auto_generated.q[1]
q[2] <= cntr_asi:auto_generated.q[2]
q[3] <= cntr_asi:auto_generated.q[3]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|AM_MODE|FskMod:FskMod_inst|fsk:u0|fsk_nco_ii_0:nco_ii_0|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_asi:auto_generated
clk_en => counter_reg_bit[3].IN0
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk


|AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component
inclk[0] => pll200_altpll:auto_generated.inclk[0]
inclk[1] => pll200_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|AM_MODE|FskMod:FskMod_inst|pll200:pll200_inst|altpll:altpll_component|pll200_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1


