# testlist generated on 2026-02-12 08:31 GMT
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cadd-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cadd
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cadd-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - caddi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi16sp-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - caddi16sp
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi16sp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/caddi4spn-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - caddi4spn
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/caddi4spn-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cand-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cand
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cand-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/candi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - candi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/candi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cbeqz-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cbeqz
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbeqz-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cbnez-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cbnez
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cbnez-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cebreak-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cebreak
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cebreak-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cj-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cj
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cj-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cjal
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjal-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cjalr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cjr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cjr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cjr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - clui
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - clw
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/clwsp-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - clwsp
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/clwsp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cmv-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cmv
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cmv-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cnop-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cnop
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cnop-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cslli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cslli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cslli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csrai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - csrai
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csrli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - csrli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csrli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - csub
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/csw-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - csw
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/csw-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cswsp-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cswsp
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cswsp-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/C/src/cxor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - cxor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/C/src/cxor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - add
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/add-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - addi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/addi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - and
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/and-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - andi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/andi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - auipc
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/auipc-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/beq-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - beq
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/beq-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bge-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bge
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bge-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bgeu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bgeu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bgeu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/blt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - blt
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/blt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bltu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/bne-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - bne
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/bne-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - fence
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/fence-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/jal-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jal
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jal-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - jalr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/jalr-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lb-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lb-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lbu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lbu-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lbu-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lh-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lh-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lhu-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lhu-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lhu-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lui
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/lw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - lw-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/lw-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - or
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/or-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - ori
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/ori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sb-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sb-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sb-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sh-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sh-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sh-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sll
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sll-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slt
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - slti
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/slti-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltiu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltiu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sltu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sra
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sra-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srai
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srl
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srl-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - srli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/srli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sub
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/sw-align-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - sw-align
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/sw-align-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/I/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - xori
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/I/src/xori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/div-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - div
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/div-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/divu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - divu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/divu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mul-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mul
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mul-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulh-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulh
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulh-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulhsu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhsu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhsu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/mulhu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - mulhu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/mulhu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/rem-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - rem
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/rem-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/M/src/remu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IM
  coverage_labels:
  - remu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/M/src/remu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/Zifencei/src/Fencei.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zifencei
  coverage_labels:
  - fencei
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/Zifencei/src/Fencei.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/add-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - add
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/add-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/addi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - addi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/addi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/and-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - and
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/and-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/andi-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - andi
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/andi-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/auipc-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - auipc
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/auipc-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/fence-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - fence
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/fence-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/lui-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - lui
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/lui-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/or-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - or
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/or-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/ori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - ori
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/ori-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sll-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sll
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sll-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - slli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slt-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - slt
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slt-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/slti-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - slti
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/slti-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sltiu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sltiu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltiu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sltu-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sltu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sltu-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sra-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sra
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sra-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srai-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - srai
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srai-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srl-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - srl
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srl-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/srli-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - srli
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/srli-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/sub-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - sub
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/sub-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/xor-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - xor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xor-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/hints/src/xori-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - xori
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/hints/src/xori-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmp64
  - cp_pmp64
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-02.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-02.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmp64
  - cp_pmp64
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-02.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-03.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-03.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmp64
  - cp_pmp64
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-03.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-04.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_all_entries_check-04.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmp64
  - cp_pmp64
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_all_entries_check-04.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_all.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_all
  - cp_cfg_A_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_off_all.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_off_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_off_all
  - cp_cfg_A_off_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_off_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_bot.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_tor_bot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor_bot
  - cp_cfg_A_tor_bot
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_bot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_zero.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_A_tor_zero.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor0
  - cp_cfg_A_tor0
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_A_tor_zero.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_access_all.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_access_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_L_access_all
  - cp_none
  - cp_cfg_L_access_all
  - cp_none
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_access_all.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_napot.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_napot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_L_modify
  - cp_cfg_L_modify
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_napot.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_off.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_L_modify
  - cp_cfg_L_modify
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_off.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_tor.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_L_modify_tor.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_L_modify
  - cp_cfg_L_modify
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_L_modify_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-02.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-02.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-03.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-03.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-03.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-04.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_XWR_all-04.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  - cp_cfg_X0_all
  - cp_cfg_X1_all
  - cp_cfg_RW00_all
  - cp_cfg_RW10_all
  - cp_cfg_RW11_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_XWR_all-04.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_na4_all.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_na4_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_na4_all
  - cp_cfg_A_na4_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_na4_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_napot_all.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_napot_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_napot_all
  - cp_cfg_A_napot_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_napot_all.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_all.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_all.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor_all
  - cp_cfg_A_tor_all
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_all.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor_nonoverlap
  - cp_cfg_A_tor_nonoverlap
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-02.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-02.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor_nonoverlap
  - cp_cfg_A_tor_nonoverlap
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-02.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-03.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_cfg_tor_check-03.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor_nonoverlap
  - cp_cfg_A_tor_nonoverlap
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_cfg_tor_check-03.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_csr_walk.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_csr_walk.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmpaddr_walk
  - cp_pmpcfg_walk
  - cp_pmpaddr_walk
  - cp_pmpcfg_walk
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_csr_walk.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_grain.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_grain
  - cp_grain
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain_check.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_grain_check.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_grain_check
  - cp_grain_check
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_grain_check.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_na4.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_na4.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_misaligned_na4
  - cp_misaligned_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_na4.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_napot.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_napot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_misaligned_napot
  - cp_misaligned_napot
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_off.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_misaligned_off
  - cp_misaligned_off
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_tor.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_misaligned_tor.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_misaligned_tor
  - cp_misaligned_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_misaligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_na4_legal_lwxr.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_na4_legal_lwxr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_na4
  - cp_cfg_A_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_na4_legal_lwxr.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_napot_legal_lwxr.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_napot_legal_lwxr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_napot
  - cp_cfg_X
  - cp_cfg_RW
  - cp_cfg_A_napot
  - cp_cfg_X
  - cp_cfg_RW
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_napot_legal_lwxr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_priority.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_priority
  - cp_priority
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority_off.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_priority_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_priority_off
  - cp_priority_off
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_priority_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_tor_legal_lwxr.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpm_tor_legal_lwxr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor
  - cp_cfg_A_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpm_tor_legal_lwxr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_A_off.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_cfg_A_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_off
  - cp_cfg_A_off
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_A_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_XWR.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_cfg_XWR.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_X
  - cp_cfg_RW
  - cp_cfg_X
  - cp_cfg_RW
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_cfg_XWR.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_csr_access.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_csr_access.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_pmpaddr_access_u
  - cp_pmpcfg_access_u
  - cp_pmpaddr_access_u
  - cp_pmpcfg_access_u
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_csr_access.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-01.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_mprv_check-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_mprv
  - cp_mprv
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-01.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-02.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_mprv_check-02.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_mprv
  - cp_mprv
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_mprv_check-02.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_na4_legal_lxwr.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_na4_legal_lxwr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_na4
  - cp_cfg_A_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_na4_legal_lxwr.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_napot_legal_lxwr.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_napot_legal_lxwr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_napot
  - cp_cfg_X
  - cp_cfg_RW
  - cp_cfg_A_napot
  - cp_cfg_X
  - cp_cfg_RW
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_napot_legal_lxwr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_none.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_none.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_none
  - cp_none
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_none.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_tor_legal_lxwr.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpu_tor_legal_lxwr.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - cp_cfg_A_tor
  - cp_cfg_A_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpu_tor_legal_lxwr.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_na4.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_na4.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_na4
  - cp_misaligned_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_na4.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_napot.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_napot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_napot
  - cp_misaligned_napot
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_off.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_off
  - cp_misaligned_off
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_off.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_tor.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_aligned_tor.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_tor
  - cp_misaligned_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_aligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_na4.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_na4.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_cret_na4
  - cp_cret_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_na4.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_napot.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_napot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_cret_napot
  - cp_cret_napot
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_napot.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_tor.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_cret_tor.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_cret_tor
  - cp_cret_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_cret_tor.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_na4.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_na4.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_na4
  - cp_misaligned_na4
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_na4.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_napot.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_napot.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_napot
  - cp_misaligned_napot
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_napot.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_off.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_off.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_off
  - cp_misaligned_off
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_off.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_tor.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/pmp/src/pmpzca_misaligned_tor.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC_Zicsr
  coverage_labels:
  - cp_misaligned_tor
  - cp_misaligned_tor
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/pmp/src/pmpzca_misaligned_tor.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/ebreak.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - ebreak
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ebreak.S
/home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S:
  commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/ecall.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - ecall
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/ecall.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-beq-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-beq
  - misalign-beq
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-beq-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bge-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bge
  - misalign-bge
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bge-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bgeu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bgeu
  - misalign-bgeu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bgeu-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-blt-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-blt
  - misalign-blt
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-blt-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bltu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bltu
  - misalign-bltu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bltu-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-bne-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-bne
  - misalign-bne
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-bne-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-jal-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-jal
  - misalign-jal
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-jal-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lh-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lh
  - misalign-lh
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lh-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lhu-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lhu
  - misalign-lhu
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lhu-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-lw-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-lw
  - misalign-lw
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-lw-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-sh-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-sh
  - misalign-sh
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sh-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign-sw-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign-sw
  - misalign-sw
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign-sw-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-cjalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - misalign1-cjalr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjalr-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-cjr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32IC
  coverage_labels:
  - misalign1-cjr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-cjr-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign1-jalr-01.S
  macros:
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I
  coverage_labels:
  - misalign1-jalr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign1-jalr-01.S
? /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
: commit_id: '-'
  work_dir: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscof_work/privilege/src/misalign2-jalr-01.S
  macros:
  - rvtest_mtrap_routine=True
  - TEST_CASE_1=True
  - XLEN=32
  isa: RV32I_Zicsr
  coverage_labels:
  - misalign2-jalr
  - misalign2-jalr
  test_path: 
    /home/srivathsa/projects/riscv_compliance_workspace/riscv-arch-test/riscv-test-suite/rv32i_m/privilege/src/misalign2-jalr-01.S
