// Seed: 790291021
module module_0 (
    input  wand id_0,
    output wire id_1,
    input  wand id_2,
    output tri  id_3
);
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1
);
  assign id_3 = id_0;
  module_0(
      id_3, id_3, id_1, id_3
  );
  assign id_3 = ~1;
  assign id_3 = id_3;
endmodule
macromodule module_2 (
    input  tri0  id_0,
    output tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    output tri1  id_4,
    output tri0  id_5,
    output wor   id_6,
    input  uwire id_7,
    input  tri0  id_8,
    input  tri   id_9
);
  wire id_11;
  wire id_12;
  module_0(
      id_8, id_4, id_8, id_5
  );
endmodule
