// Seed: 3477226900
module module_0 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    output wire id_3,
    input tri id_4,
    input wire id_5,
    output wand id_6,
    output tri0 id_7,
    input wire id_8,
    input wire id_9,
    input wor id_10,
    output tri1 id_11,
    output tri1 id_12,
    input uwire id_13,
    input tri1 id_14,
    output tri id_15,
    input uwire id_16
);
endmodule
module module_1 #(
    parameter id_4 = 32'd21
) (
    output supply1 id_0,
    output tri id_1,
    inout supply1 id_2,
    output wor id_3,
    output wor _id_4,
    input uwire id_5,
    input wor id_6,
    output supply1 id_7
);
  logic [id_4 : 1] id_9, id_10, id_11, id_12 = 1;
  parameter id_13 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_3,
      id_5,
      id_6,
      id_3,
      id_7,
      id_5,
      id_6,
      id_6,
      id_1,
      id_3,
      id_6,
      id_2,
      id_0,
      id_5
  );
  assign modCall_1.id_9 = 0;
endmodule
