<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SIInsertSkips.cpp source code [llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SIInsertSkips.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SIInsertSkips.cpp.html'>SIInsertSkips.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SIInsertSkips.cpp - Use predicates for control flow ---------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass inserts branches on the 0 exec mask over divergent branches</i></td></tr>
<tr><th id="11">11</th><td><i>/// branches when it's expected that jumping over the untaken control flow will</i></td></tr>
<tr><th id="12">12</th><td><i>/// be cheaper than having every workitem no-op through it.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/DepthFirstIterator.h.html">"llvm/ADT/DepthFirstIterator.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineDominators.h.html">"llvm/CodeGen/MachineDominators.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/InitializePasses.h.html">"llvm/InitializePasses.h"</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="24">24</th><td></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-insert-skips"</u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>unsigned</em>&gt; <dfn class="tu decl def" id="SkipThresholdFlag" title='SkipThresholdFlag' data-type='cl::opt&lt;unsigned int&gt;' data-ref="SkipThresholdFlag" data-ref-filename="SkipThresholdFlag">SkipThresholdFlag</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a></td></tr>
<tr><th id="28">28</th><td>  <q>"amdgpu-skip-threshold-legacy"</q>,</td></tr>
<tr><th id="29">29</th><td>  <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Number of instructions before jumping over divergent control flow"</q>),</td></tr>
<tr><th id="30">30</th><td>  <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<var>12</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>);</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><b>namespace</b> {</td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="35">35</th><td><b>private</b>:</td></tr>
<tr><th id="36">36</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::TRI" title='(anonymous namespace)::SIInsertSkips::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SIInsertSkips::TRI" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="37">37</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="38">38</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-type='unsigned int' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold" data-ref-filename="(anonymousnamespace)..SIInsertSkips..SkipThreshold">SkipThreshold</dfn> = <var>0</var>;</td></tr>
<tr><th id="39">39</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-type='llvm::MachineDominatorTree *' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-type='llvm::MachineBasicBlock *' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="42">42</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" title='(anonymous namespace)::SIInsertSkips::EarlyExitClearsExec' data-type='bool' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitClearsExec">EarlyExitClearsExec</dfn> = <b>false</b>;</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-type='bool (anonymous namespace)::SIInsertSkips::shouldSkip(const llvm::MachineBasicBlock &amp; From, const llvm::MachineBasicBlock &amp; To) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" data-ref-filename="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</a>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="1From" title='From' data-type='const llvm::MachineBasicBlock &amp;' data-ref="1From" data-ref-filename="1From">From</dfn>,</td></tr>
<tr><th id="45">45</th><td>                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="2To" title='To' data-type='const llvm::MachineBasicBlock &amp;' data-ref="2To" data-ref-filename="2To">To</dfn>) <em>const</em>;</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::dominatesAllReachable' data-type='bool (anonymous namespace)::SIInsertSkips::dominatesAllReachable(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE">dominatesAllReachable</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="3MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="3MBB" data-ref-filename="3MBB">MBB</dfn>);</td></tr>
<tr><th id="48">48</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock' data-type='void (anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock(llvm::MachineBasicBlock &amp; MBB, bool ClearExec)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb">ensureEarlyExitBlock</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="4MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="4MBB" data-ref-filename="4MBB">MBB</dfn>, <em>bool</em> <dfn class="local col5 decl" id="5ClearExec" title='ClearExec' data-type='bool' data-ref="5ClearExec" data-ref-filename="5ClearExec">ClearExec</dfn>);</td></tr>
<tr><th id="49">49</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-type='void (anonymous namespace)::SIInsertSkips::skipIfDead(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::DebugLoc DL)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">skipIfDead</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="7I" title='I' data-type='MachineBasicBlock::iterator' data-ref="7I" data-ref-filename="7I">I</dfn>,</td></tr>
<tr><th id="50">50</th><td>                  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="8DL" title='DL' data-type='llvm::DebugLoc' data-ref="8DL" data-ref-filename="8DL">DL</dfn>);</td></tr>
<tr><th id="51">51</th><td></td></tr>
<tr><th id="52">52</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-type='bool (anonymous namespace)::SIInsertSkips::kill(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="9MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="9MI" data-ref-filename="9MI">MI</dfn>);</td></tr>
<tr><th id="53">53</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::earlyTerm' data-type='void (anonymous namespace)::SIInsertSkips::earlyTerm(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE">earlyTerm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="10MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="10MI" data-ref-filename="10MI">MI</dfn>);</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-type='bool (anonymous namespace)::SIInsertSkips::skipMaskBranch(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB" data-ref-filename="12MBB">MBB</dfn>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>public</b>:</td></tr>
<tr><th id="58">58</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertSkips::ID" data-ref-filename="(anonymousnamespace)..SIInsertSkips..ID">ID</dfn>;</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev" title='(anonymous namespace)::SIInsertSkips::SIInsertSkips' data-type='void (anonymous namespace)::SIInsertSkips::SIInsertSkips()' data-ref="_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkipsC1Ev">SIInsertSkips</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-use='a' data-ref="(anonymousnamespace)::SIInsertSkips::ID" data-ref-filename="(anonymousnamespace)..SIInsertSkips..ID">ID</a>) {}</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertSkips::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertSkips::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="13MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="13MF" data-ref-filename="13MF">MF</dfn>) override;</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113SIInsertSkips11getPassNameEv" title='(anonymous namespace)::SIInsertSkips::getPassName' data-type='llvm::StringRef (anonymous namespace)::SIInsertSkips::getPassName() const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_113SIInsertSkips11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="65">65</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert s_cbranch_execz instructions"</q>;</td></tr>
<tr><th id="66">66</th><td>  }</td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_113SIInsertSkips16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SIInsertSkips::getAnalysisUsage' data-type='void (anonymous namespace)::SIInsertSkips::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_113SIInsertSkips16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col4 decl" id="14AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="14AU" data-ref-filename="14AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="69">69</th><td>    <a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU" data-ref-filename="14AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage11addRequiredEv" title='llvm::AnalysisUsage::addRequired' data-ref="_ZN4llvm13AnalysisUsage11addRequiredEv" data-ref-filename="_ZN4llvm13AnalysisUsage11addRequiredEv">addRequired</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="70">70</th><td>    <a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU" data-ref-filename="14AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="71">71</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col4 ref" href="#14AU" title='AU' data-ref="14AU" data-ref-filename="14AU">AU</a></span>);</td></tr>
<tr><th id="72">72</th><td>  }</td></tr>
<tr><th id="73">73</th><td>};</td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-type='char' data-ref="(anonymousnamespace)::SIInsertSkips::ID" data-ref-filename="(anonymousnamespace)..SIInsertSkips..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#51" title="static void *initializeSIInsertSkipsPassOnce(PassRegistry &amp;Registry) {" data-ref="_M/INITIALIZE_PASS_BEGIN">INITIALIZE_PASS_BEGIN</a>(SIInsertSkips, DEBUG_TYPE,</td></tr>
<tr><th id="80">80</th><td>                      <q>"SI insert s_cbranch_execz instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="81">81</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#54" title="initializeMachineDominatorTreePass(Registry);" data-ref="_M/INITIALIZE_PASS_DEPENDENCY">INITIALIZE_PASS_DEPENDENCY</a>(MachineDominatorTree)</td></tr>
<tr><th id="82">82</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#58" title="PassInfo *PI = new PassInfo( &quot;SI insert s_cbranch_execz instructions&quot;, &quot;si-insert-skips&quot;, &amp;SIInsertSkips::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SIInsertSkips&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSIInsertSkipsPassFlag; void llvm::initializeSIInsertSkipsPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSIInsertSkipsPassFlag, initializeSIInsertSkipsPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS_END">INITIALIZE_PASS_END</a>(<a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>, <a class="macro" href="#25" title="&quot;si-insert-skips&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="83">83</th><td>                    <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI insert s_cbranch_execz instructions"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SIInsertSkipsPassID" title='llvm::SIInsertSkipsPassID' data-ref="llvm::SIInsertSkipsPassID" data-ref-filename="llvm..SIInsertSkipsPassID">SIInsertSkipsPassID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<a class="tu ref" href="#(anonymousnamespace)::SIInsertSkips::ID" title='(anonymous namespace)::SIInsertSkips::ID' data-ref="(anonymousnamespace)::SIInsertSkips::ID" data-ref-filename="(anonymousnamespace)..SIInsertSkips..ID">ID</a>;</td></tr>
<tr><th id="86">86</th><td></td></tr>
<tr><th id="87">87</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" title='opcodeEmitsNoInsts' data-type='bool opcodeEmitsNoInsts(const llvm::MachineInstr &amp; MI)' data-ref="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" data-ref-filename="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE">opcodeEmitsNoInsts</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="15MI" data-ref-filename="15MI">MI</dfn>) {</td></tr>
<tr><th id="88">88</th><td>  <b>if</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isMetaInstructionEv" title='llvm::MachineInstr::isMetaInstruction' data-ref="_ZNK4llvm12MachineInstr17isMetaInstructionEv" data-ref-filename="_ZNK4llvm12MachineInstr17isMetaInstructionEv">isMetaInstruction</a>())</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i>// Handle target specific opcodes.</i></td></tr>
<tr><th id="92">92</th><td>  <b>switch</b> (<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI" data-ref-filename="15MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>:</td></tr>
<tr><th id="94">94</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="95">95</th><td>  <b>default</b>:</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="97">97</th><td>  }</td></tr>
<tr><th id="98">98</th><td>}</td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-type='bool (anonymous namespace)::SIInsertSkips::shouldSkip(const llvm::MachineBasicBlock &amp; From, const llvm::MachineBasicBlock &amp; To) const' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" data-ref-filename="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16From" title='From' data-type='const llvm::MachineBasicBlock &amp;' data-ref="16From" data-ref-filename="16From">From</dfn>,</td></tr>
<tr><th id="101">101</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17To" title='To' data-type='const llvm::MachineBasicBlock &amp;' data-ref="17To" data-ref-filename="17To">To</dfn>) <em>const</em> {</td></tr>
<tr><th id="102">102</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="18NumInstr" title='NumInstr' data-type='unsigned int' data-ref="18NumInstr" data-ref-filename="18NumInstr">NumInstr</dfn> = <var>0</var>;</td></tr>
<tr><th id="103">103</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col9 decl" id="19MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="19MF" data-ref-filename="19MF">MF</dfn> = <a class="local col6 ref" href="#16From" title='From' data-ref="16From" data-ref-filename="16From">From</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZNK4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::const_iterator" title='llvm::MachineFunction::const_iterator' data-type='BasicBlockListType::const_iterator' data-ref="llvm::MachineFunction::const_iterator" data-ref-filename="llvm..MachineFunction..const_iterator">const_iterator</a> <dfn class="local col0 decl" id="20MBBI" title='MBBI' data-type='MachineFunction::const_iterator' data-ref="20MBBI" data-ref-filename="20MBBI">MBBI</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col6 ref" href="#16From" title='From' data-ref="16From" data-ref-filename="16From">From</a>), <dfn class="local col1 decl" id="21ToI" title='ToI' data-type='MachineFunction::const_iterator' data-ref="21ToI" data-ref-filename="21ToI">ToI</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a>&amp;<a class="local col7 ref" href="#17To" title='To' data-ref="17To" data-ref-filename="17To">To</a>), <dfn class="local col2 decl" id="22End" title='End' data-type='MachineFunction::const_iterator' data-ref="22End" data-ref-filename="22End">End</dfn> = <a class="local col9 ref" href="#19MF" title='MF' data-ref="19MF" data-ref-filename="19MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZNK4llvm15MachineFunction3endEv" data-ref-filename="_ZNK4llvm15MachineFunction3endEv">end</a>();</td></tr>
<tr><th id="106">106</th><td>       <a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI" data-ref-filename="20MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#22End" title='End' data-ref="22End" data-ref-filename="22End">End</a> &amp;&amp; <a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI" data-ref-filename="20MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col1 ref" href="#21ToI" title='ToI' data-ref="21ToI" data-ref-filename="21ToI">ToI</a>; <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI" data-ref-filename="20MBBI">MBBI</a>) {</td></tr>
<tr><th id="107">107</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="23MBB" title='MBB' data-type='const llvm::MachineBasicBlock &amp;' data-ref="23MBB" data-ref-filename="23MBB">MBB</dfn> = <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col0 ref" href="#20MBBI" title='MBBI' data-ref="20MBBI" data-ref-filename="20MBBI">MBBI</a>;</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td>    <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::const_iterator" title='llvm::MachineBasicBlock::const_iterator' data-type='MachineInstrBundleIterator&lt;const llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::const_iterator" data-ref-filename="llvm..MachineBasicBlock..const_iterator">const_iterator</a> <dfn class="local col4 decl" id="24I" title='I' data-type='MachineBasicBlock::const_iterator' data-ref="24I" data-ref-filename="24I">I</dfn> = <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB" data-ref-filename="23MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZNK4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col5 decl" id="25E" title='E' data-type='MachineBasicBlock::const_iterator' data-ref="25E" data-ref-filename="25E">E</dfn> = <a class="local col3 ref" href="#23MBB" title='MBB' data-ref="23MBB" data-ref-filename="23MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZNK4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="110">110</th><td>         <a class="local col8 ref" href="#18NumInstr" title='NumInstr' data-ref="18NumInstr" data-ref-filename="18NumInstr">NumInstr</a> &lt; <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold" data-ref-filename="(anonymousnamespace)..SIInsertSkips..SkipThreshold">SkipThreshold</a> &amp;&amp; <a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#25E" title='E' data-ref="25E" data-ref-filename="25E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>) {</td></tr>
<tr><th id="111">111</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" title='opcodeEmitsNoInsts' data-use='c' data-ref="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE" data-ref-filename="_ZL18opcodeEmitsNoInstsRKN4llvm12MachineInstrE">opcodeEmitsNoInsts</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>))</td></tr>
<tr><th id="112">112</th><td>        <b>continue</b>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>      <i>// FIXME: Since this is required for correctness, this should be inserted</i></td></tr>
<tr><th id="115">115</th><td><i>      // during SILowerControlFlow.</i></td></tr>
<tr><th id="116">116</th><td><i></i></td></tr>
<tr><th id="117">117</th><td><i>      // When a uniform loop is inside non-uniform control flow, the branch</i></td></tr>
<tr><th id="118">118</th><td><i>      // leaving the loop might be an S_CBRANCH_VCCNZ, which is never taken</i></td></tr>
<tr><th id="119">119</th><td><i>      // when EXEC = 0. We should skip the loop lest it becomes infinite.</i></td></tr>
<tr><th id="120">120</th><td>      <b>if</b> (<a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCNZ" title='llvm::AMDGPU::S_CBRANCH_VCCNZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCNZ">S_CBRANCH_VCCNZ</a> ||</td></tr>
<tr><th id="121">121</th><td>          <a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_VCCZ" title='llvm::AMDGPU::S_CBRANCH_VCCZ' data-ref="llvm::AMDGPU::S_CBRANCH_VCCZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_VCCZ">S_CBRANCH_VCCZ</a>)</td></tr>
<tr><th id="122">122</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" title='llvm::SIInstrInfo::hasUnwantedEffectsWhenEXECEmpty' data-ref="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo31hasUnwantedEffectsWhenEXECEmptyERKNS_12MachineInstrE">hasUnwantedEffectsWhenEXECEmpty</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>))</td></tr>
<tr><th id="125">125</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>      <i>// These instructions are potentially expensive even if EXEC = 0.</i></td></tr>
<tr><th id="128">128</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isSMRD' data-ref="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isSMRDERKNS_12MachineInstrE">isSMRD</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>) || <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVMEM' data-ref="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVMEMERKNS_12MachineInstrE">isVMEM</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>) || <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isFLAT' data-ref="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isFLATERKNS_12MachineInstrE">isFLAT</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a>) ||</td></tr>
<tr><th id="129">129</th><td>          <a class="local col4 ref" href="#24I" title='I' data-ref="24I" data-ref-filename="24I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_WAITCNT" title='llvm::AMDGPU::S_WAITCNT' data-ref="llvm::AMDGPU::S_WAITCNT" data-ref-filename="llvm..AMDGPU..S_WAITCNT">S_WAITCNT</a>)</td></tr>
<tr><th id="130">130</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>      ++<a class="local col8 ref" href="#18NumInstr" title='NumInstr' data-ref="18NumInstr" data-ref-filename="18NumInstr">NumInstr</a>;</td></tr>
<tr><th id="133">133</th><td>      <b>if</b> (<a class="local col8 ref" href="#18NumInstr" title='NumInstr' data-ref="18NumInstr" data-ref-filename="18NumInstr">NumInstr</a> &gt;= <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold" data-ref-filename="(anonymousnamespace)..SIInsertSkips..SkipThreshold">SkipThreshold</a>)</td></tr>
<tr><th id="134">134</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="135">135</th><td>    }</td></tr>
<tr><th id="136">136</th><td>  }</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="139">139</th><td>}</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE">/// Check whether<span class="command"> \p</span> <span class="arg">MBB</span> dominates all blocks that are reachable from it.</i></td></tr>
<tr><th id="142">142</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::dominatesAllReachable' data-type='bool (anonymous namespace)::SIInsertSkips::dominatesAllReachable(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE">dominatesAllReachable</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="26MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="26MBB" data-ref-filename="26MBB">MBB</dfn>) {</td></tr>
<tr><th id="143">143</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="27Other" title='Other' data-type='llvm::MachineBasicBlock *' data-ref="27Other" data-ref-filename="27Other">Other</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/DepthFirstIterator.h.html#_ZN4llvm11depth_firstERKT_" title='llvm::depth_first' data-ref="_ZN4llvm11depth_firstERKT_" data-ref-filename="_ZN4llvm11depth_firstERKT_">depth_first</a>(&amp;<a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>)) {</td></tr>
<tr><th id="144">144</th><td>    <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" title='llvm::MachineDominatorTree::dominates' data-ref="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_" data-ref-filename="_ZNK4llvm20MachineDominatorTree9dominatesEPKNS_17MachineBasicBlockES3_">dominates</a>(&amp;<a class="local col6 ref" href="#26MBB" title='MBB' data-ref="26MBB" data-ref-filename="26MBB">MBB</a>, <a class="local col7 ref" href="#27Other" title='Other' data-ref="27Other" data-ref-filename="27Other">Other</a>))</td></tr>
<tr><th id="145">145</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="146">146</th><td>  }</td></tr>
<tr><th id="147">147</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" title='generateEndPgm' data-type='void generateEndPgm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::DebugLoc DL, const llvm::SIInstrInfo * TII, bool IsPS)' data-ref="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" data-ref-filename="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb">generateEndPgm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="28MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="28MBB" data-ref-filename="28MBB">MBB</dfn>,</td></tr>
<tr><th id="151">151</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="29I" title='I' data-type='MachineBasicBlock::iterator' data-ref="29I" data-ref-filename="29I">I</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="30DL" title='DL' data-type='llvm::DebugLoc' data-ref="30DL" data-ref-filename="30DL">DL</dfn>,</td></tr>
<tr><th id="152">152</th><td>                           <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col1 decl" id="31TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="31TII" data-ref-filename="31TII">TII</dfn>, <em>bool</em> <dfn class="local col2 decl" id="32IsPS" title='IsPS' data-type='bool' data-ref="32IsPS" data-ref-filename="32IsPS">IsPS</dfn>) {</td></tr>
<tr><th id="153">153</th><td>  <i>// "null export"</i></td></tr>
<tr><th id="154">154</th><td>  <b>if</b> (<a class="local col2 ref" href="#32IsPS" title='IsPS' data-ref="32IsPS" data-ref-filename="32IsPS">IsPS</a>) {</td></tr>
<tr><th id="155">155</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a>, <a class="local col0 ref" href="#30DL" title='DL' data-ref="30DL" data-ref-filename="30DL">DL</a>, <a class="local col1 ref" href="#31TII" title='TII' data-ref="31TII" data-ref-filename="31TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::EXP_DONE" title='llvm::AMDGPU::EXP_DONE' data-ref="llvm::AMDGPU::EXP_DONE" data-ref-filename="llvm..AMDGPU..EXP_DONE">EXP_DONE</a>))</td></tr>
<tr><th id="156">156</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">AMDGPU::Exp::</span><a class="enum" href="SIDefines.h.html#llvm::AMDGPU::Exp::ET_NULL" title='llvm::AMDGPU::Exp::ET_NULL' data-ref="llvm::AMDGPU::Exp::ET_NULL" data-ref-filename="llvm..AMDGPU..Exp..ET_NULL">ET_NULL</a>)</td></tr>
<tr><th id="157">157</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="158">158</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="159">159</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="160">160</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VGPR0" title='llvm::AMDGPU::VGPR0' data-ref="llvm::AMDGPU::VGPR0" data-ref-filename="llvm..AMDGPU..VGPR0">VGPR0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="161">161</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)  <i>// vm</i></td></tr>
<tr><th id="162">162</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)  <i>// compr</i></td></tr>
<tr><th id="163">163</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// en</i></td></tr>
<tr><th id="164">164</th><td>  }</td></tr>
<tr><th id="165">165</th><td>  <i>// s_endpgm</i></td></tr>
<tr><th id="166">166</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#28MBB" title='MBB' data-ref="28MBB" data-ref-filename="28MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#29I" title='I' data-ref="29I" data-ref-filename="29I">I</a>, <a class="local col0 ref" href="#30DL" title='DL' data-ref="30DL" data-ref-filename="30DL">DL</a>, <a class="local col1 ref" href="#31TII" title='TII' data-ref="31TII" data-ref-filename="31TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ENDPGM" title='llvm::AMDGPU::S_ENDPGM' data-ref="llvm::AMDGPU::S_ENDPGM" data-ref-filename="llvm..AMDGPU..S_ENDPGM">S_ENDPGM</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="167">167</th><td>}</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock' data-type='void (anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock(llvm::MachineBasicBlock &amp; MBB, bool ClearExec)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb">ensureEarlyExitBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="33MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="33MBB" data-ref-filename="33MBB">MBB</dfn>,</td></tr>
<tr><th id="170">170</th><td>                                         <em>bool</em> <dfn class="local col4 decl" id="34ClearExec" title='ClearExec' data-type='bool' data-ref="34ClearExec" data-ref-filename="34ClearExec">ClearExec</dfn>) {</td></tr>
<tr><th id="171">171</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="35MF" title='MF' data-type='llvm::MachineFunction *' data-ref="35MF" data-ref-filename="35MF">MF</dfn> = <a class="local col3 ref" href="#33MBB" title='MBB' data-ref="33MBB" data-ref-filename="33MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="172">172</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#_ZN4llvm8DebugLocC1Ev" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1Ev" data-ref-filename="_ZN4llvm8DebugLocC1Ev"></a><dfn class="local col6 decl" id="36DL" title='DL' data-type='llvm::DebugLoc' data-ref="36DL" data-ref-filename="36DL">DL</dfn>;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>) {</td></tr>
<tr><th id="175">175</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a> = <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>();</td></tr>
<tr><th id="176">176</th><td>    <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(), <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="177">177</th><td>    <a class="tu ref fn" href="#_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" title='generateEndPgm' data-use='c' data-ref="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" data-ref-filename="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb">generateEndPgm</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#36DL" title='DL' data-ref="36DL" data-ref-filename="36DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>,</td></tr>
<tr><th id="178">178</th><td>                   <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() ==</td></tr>
<tr><th id="179">179</th><td>                       <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>);</td></tr>
<tr><th id="180">180</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" title='(anonymous namespace)::SIInsertSkips::EarlyExitClearsExec' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitClearsExec">EarlyExitClearsExec</a> = <b>false</b>;</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>if</b> (<a class="local col4 ref" href="#34ClearExec" title='ClearExec' data-ref="34ClearExec" data-ref-filename="34ClearExec">ClearExec</a> &amp;&amp; !<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" title='(anonymous namespace)::SIInsertSkips::EarlyExitClearsExec' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitClearsExec">EarlyExitClearsExec</a>) {</td></tr>
<tr><th id="184">184</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col7 decl" id="37ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="37ST" data-ref-filename="37ST">ST</dfn> = <a class="local col5 ref" href="#35MF" title='MF' data-ref="35MF" data-ref-filename="35MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="185">185</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38Mov" title='Mov' data-type='unsigned int' data-ref="38Mov" data-ref-filename="38Mov">Mov</dfn> = <a class="local col7 ref" href="#37ST" title='ST' data-ref="37ST" data-ref-filename="37ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>;</td></tr>
<tr><th id="186">186</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39Exec" title='Exec' data-type='llvm::Register' data-ref="39Exec" data-ref-filename="39Exec">Exec</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#37ST" title='ST' data-ref="37ST" data-ref-filename="37ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="187">187</th><td>    <em>auto</em> <dfn class="local col0 decl" id="40ExitI" title='ExitI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="40ExitI" data-ref-filename="40ExitI">ExitI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" title='llvm::MachineBasicBlock::getFirstNonPHI' data-ref="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv" data-ref-filename="_ZN4llvm17MachineBasicBlock14getFirstNonPHIEv">getFirstNonPHI</a>();</td></tr>
<tr><th id="188">188</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#40ExitI" title='ExitI' data-ref="40ExitI" data-ref-filename="40ExitI">ExitI</a>, <a class="local col6 ref" href="#36DL" title='DL' data-ref="36DL" data-ref-filename="36DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#38Mov" title='Mov' data-ref="38Mov" data-ref-filename="38Mov">Mov</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39Exec" title='Exec' data-ref="39Exec" data-ref-filename="39Exec">Exec</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="189">189</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" title='(anonymous namespace)::SIInsertSkips::EarlyExitClearsExec' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitClearsExec" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitClearsExec">EarlyExitClearsExec</a> = <b>true</b>;</td></tr>
<tr><th id="190">190</th><td>  }</td></tr>
<tr><th id="191">191</th><td>}</td></tr>
<tr><th id="192">192</th><td></td></tr>
<tr><th id="193">193</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='splitBlock' data-type='void splitBlock(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr &amp; MI, llvm::MachineDominatorTree * MDT)' data-ref="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE">splitBlock</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="41MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="41MBB" data-ref-filename="41MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="42MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="42MI" data-ref-filename="42MI">MI</dfn>,</td></tr>
<tr><th id="194">194</th><td>                       <a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a> *<dfn class="local col3 decl" id="43MDT" title='MDT' data-type='llvm::MachineDominatorTree *' data-ref="43MDT" data-ref-filename="43MDT">MDT</dfn>) {</td></tr>
<tr><th id="195">195</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="44SplitBB" title='SplitBB' data-type='llvm::MachineBasicBlock *' data-ref="44SplitBB" data-ref-filename="44SplitBB">SplitBB</dfn> = <a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE" title='llvm::MachineBasicBlock::splitAt' data-ref="_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE" data-ref-filename="_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE">splitAt</a>(<span class='refarg'><a class="local col2 ref" href="#42MI" title='MI' data-ref="42MI" data-ref-filename="42MI">MI</a></span>, <i>/*UpdateLiveIns*/</i> <b>true</b>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <i>// Update dominator tree</i></td></tr>
<tr><th id="198">198</th><td>  <b>using</b> <dfn class="local col5 typedef" id="45DomTreeT" title='DomTreeT' data-type='DomTreeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="45DomTreeT" data-ref-filename="45DomTreeT">DomTreeT</dfn> = <a class="type" href="../../../include/llvm/Support/GenericDomTree.h.html#llvm::DomTreeBase" title='llvm::DomTreeBase' data-ref="llvm::DomTreeBase" data-ref-filename="llvm..DomTreeBase">DomTreeBase</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>&gt;;</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="local col5 typedef" href="#45DomTreeT" title='DomTreeT' data-type='DomTreeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="45DomTreeT" data-ref-filename="45DomTreeT">DomTreeT</a>::<a class="typedef" href="../../../include/llvm/Support/GenericDomTree.h.html#llvm::DominatorTreeBase{llvm::MachineBasicBlock,false}::UpdateType" title='llvm::DominatorTreeBase&lt;llvm::MachineBasicBlock, false&gt;::UpdateType' data-type='cfg::Update&lt;NodePtr&gt;' data-ref="llvm::DominatorTreeBase{llvm::MachineBasicBlock,false}::UpdateType" data-ref-filename="llvm..DominatorTreeBase{llvm..MachineBasicBlock,false}..UpdateType">UpdateType</a>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="46DTUpdates" title='DTUpdates' data-type='SmallVector&lt;DomTreeT::UpdateType, 16&gt;' data-ref="46DTUpdates" data-ref-filename="46DTUpdates">DTUpdates</dfn>;</td></tr>
<tr><th id="200">200</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="47Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="47Succ" data-ref-filename="47Succ">Succ</dfn> : <a class="local col4 ref" href="#44SplitBB" title='SplitBB' data-ref="44SplitBB" data-ref-filename="44SplitBB">SplitBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>()) {</td></tr>
<tr><th id="201">201</th><td>    <a class="local col6 ref" href="#46DTUpdates" title='DTUpdates' data-ref="46DTUpdates" data-ref-filename="46DTUpdates">DTUpdates</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn" href="../../../include/llvm/Support/CFGUpdate.h.html#_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" title='llvm::cfg::Update::Update&lt;NodePtr&gt;' data-ref="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" data-ref-filename="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_">{</a><a class="local col5 typedef" href="#45DomTreeT" title='DomTreeT' data-type='DomTreeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="45DomTreeT" data-ref-filename="45DomTreeT">DomTreeT</a>::<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#llvm::DominatorTreeBase::Insert" title='llvm::DominatorTreeBase::Insert' data-ref="llvm::DominatorTreeBase::Insert" data-ref-filename="llvm..DominatorTreeBase..Insert">Insert</a>, <a class="local col4 ref" href="#44SplitBB" title='SplitBB' data-ref="44SplitBB" data-ref-filename="44SplitBB">SplitBB</a>, <a class="local col7 ref" href="#47Succ" title='Succ' data-ref="47Succ" data-ref-filename="47Succ">Succ</a>});</td></tr>
<tr><th id="202">202</th><td>    <a class="local col6 ref" href="#46DTUpdates" title='DTUpdates' data-ref="46DTUpdates" data-ref-filename="46DTUpdates">DTUpdates</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn" href="../../../include/llvm/Support/CFGUpdate.h.html#_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" title='llvm::cfg::Update::Update&lt;NodePtr&gt;' data-ref="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" data-ref-filename="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_">{</a><a class="local col5 typedef" href="#45DomTreeT" title='DomTreeT' data-type='DomTreeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="45DomTreeT" data-ref-filename="45DomTreeT">DomTreeT</a>::<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#llvm::DominatorTreeBase::Delete" title='llvm::DominatorTreeBase::Delete' data-ref="llvm::DominatorTreeBase::Delete" data-ref-filename="llvm..DominatorTreeBase..Delete">Delete</a>, &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>, <a class="local col7 ref" href="#47Succ" title='Succ' data-ref="47Succ" data-ref-filename="47Succ">Succ</a>});</td></tr>
<tr><th id="203">203</th><td>  }</td></tr>
<tr><th id="204">204</th><td>  <a class="local col6 ref" href="#46DTUpdates" title='DTUpdates' data-ref="46DTUpdates" data-ref-filename="46DTUpdates">DTUpdates</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn" href="../../../include/llvm/Support/CFGUpdate.h.html#_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" title='llvm::cfg::Update::Update&lt;NodePtr&gt;' data-ref="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_" data-ref-filename="_ZN4llvm3cfg6UpdateC1ENS0_10UpdateKindET_S3_">{</a><a class="local col5 typedef" href="#45DomTreeT" title='DomTreeT' data-type='DomTreeBase&lt;llvm::MachineBasicBlock&gt;' data-ref="45DomTreeT" data-ref-filename="45DomTreeT">DomTreeT</a>::<a class="ref" href="../../../include/llvm/Support/GenericDomTree.h.html#llvm::DominatorTreeBase::Insert" title='llvm::DominatorTreeBase::Insert' data-ref="llvm::DominatorTreeBase::Insert" data-ref-filename="llvm..DominatorTreeBase..Insert">Insert</a>, &amp;<a class="local col1 ref" href="#41MBB" title='MBB' data-ref="41MBB" data-ref-filename="41MBB">MBB</a>, <a class="local col4 ref" href="#44SplitBB" title='SplitBB' data-ref="44SplitBB" data-ref-filename="44SplitBB">SplitBB</a>});</td></tr>
<tr><th id="205">205</th><td>  <a class="local col3 ref" href="#43MDT" title='MDT' data-ref="43MDT" data-ref-filename="43MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree7getBaseEv" title='llvm::MachineDominatorTree::getBase' data-ref="_ZN4llvm20MachineDominatorTree7getBaseEv" data-ref-filename="_ZN4llvm20MachineDominatorTree7getBaseEv">getBase</a>().<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm17DominatorTreeBase12applyUpdatesENS_8ArrayRefINS_3cfg6UpdateIPT_EEEE" title='llvm::DominatorTreeBase::applyUpdates' data-ref="_ZN4llvm17DominatorTreeBase12applyUpdatesENS_8ArrayRefINS_3cfg6UpdateIPT_EEEE" data-ref-filename="_ZN4llvm17DominatorTreeBase12applyUpdatesENS_8ArrayRefINS_3cfg6UpdateIPT_EEEE">applyUpdates</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKNS_25SmallVectorTemplateCommonIT_TL0__EE"></a><a class="local col6 ref" href="#46DTUpdates" title='DTUpdates' data-ref="46DTUpdates" data-ref-filename="46DTUpdates">DTUpdates</a>);</td></tr>
<tr><th id="206">206</th><td>}</td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// Insert an "if exec=0 { null export; s_endpgm }" sequence before the given</i></td></tr>
<tr><th id="209">209</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">/// iterator. Only applies to pixel shaders.</i></td></tr>
<tr><th id="210">210</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-type='void (anonymous namespace)::SIInsertSkips::skipIfDead(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I, llvm::DebugLoc DL)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">skipIfDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="48MBB" data-ref-filename="48MBB">MBB</dfn>,</td></tr>
<tr><th id="211">211</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="49I" title='I' data-type='MachineBasicBlock::iterator' data-ref="49I" data-ref-filename="49I">I</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col0 decl" id="50DL" title='DL' data-type='llvm::DebugLoc' data-ref="50DL" data-ref-filename="50DL">DL</dfn>) {</td></tr>
<tr><th id="212">212</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col1 decl" id="51MF" title='MF' data-type='llvm::MachineFunction *' data-ref="51MF" data-ref-filename="51MF">MF</dfn> = <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="213">213</th><td>  (<em>void</em>)<a class="local col1 ref" href="#51MF" title='MF' data-ref="51MF" data-ref-filename="51MF">MF</a>;</td></tr>
<tr><th id="214">214</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF-&gt;getFunction().getCallingConv() == CallingConv::AMDGPU_PS);</td></tr>
<tr><th id="215">215</th><td></td></tr>
<tr><th id="216">216</th><td>  <i>// It is possible for an SI_KILL_*_TERMINATOR to sit at the bottom of a</i></td></tr>
<tr><th id="217">217</th><td><i>  // basic block that has no further successors (e.g., there was an</i></td></tr>
<tr><th id="218">218</th><td><i>  // `unreachable` there in IR). This can happen with original source of the</i></td></tr>
<tr><th id="219">219</th><td><i>  // form:</i></td></tr>
<tr><th id="220">220</th><td><i>  //</i></td></tr>
<tr><th id="221">221</th><td><i>  //   if (uniform_condition) {</i></td></tr>
<tr><th id="222">222</th><td><i>  //     write_to_memory();</i></td></tr>
<tr><th id="223">223</th><td><i>  //     discard;</i></td></tr>
<tr><th id="224">224</th><td><i>  //   }</i></td></tr>
<tr><th id="225">225</th><td><i>  //</i></td></tr>
<tr><th id="226">226</th><td><i>  // In this case, we write the "null_export; s_endpgm" skip code in the</i></td></tr>
<tr><th id="227">227</th><td><i>  // already-existing basic block.</i></td></tr>
<tr><th id="228">228</th><td>  <em>auto</em> <dfn class="local col2 decl" id="52NextBBI" title='NextBBI' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;' data-ref="52NextBBI" data-ref-filename="52NextBBI">NextBBI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="229">229</th><td>  <em>bool</em> <dfn class="local col3 decl" id="53NoSuccessor" title='NoSuccessor' data-type='bool' data-ref="53NoSuccessor" data-ref-filename="53NoSuccessor">NoSuccessor</dfn> =</td></tr>
<tr><th id="230">230</th><td>      <a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm12is_containedEOT_RKT0_" title='llvm::is_contained' data-ref="_ZN4llvm12is_containedEOT_RKT0_" data-ref-filename="_ZN4llvm12is_containedEOT_RKT0_">is_contained</a>(<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZN4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10successorsEv">successors</a>(), &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col2 ref" href="#52NextBBI" title='NextBBI' data-ref="52NextBBI" data-ref-filename="52NextBBI">NextBBI</a>);</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>  <b>if</b> (<a class="local col3 ref" href="#53NoSuccessor" title='NoSuccessor' data-ref="53NoSuccessor" data-ref-filename="53NoSuccessor">NoSuccessor</a>) {</td></tr>
<tr><th id="233">233</th><td>    <a class="tu ref fn" href="#_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" title='generateEndPgm' data-use='c' data-ref="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb" data-ref-filename="_ZL14generateEndPgmRN4llvm17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEENS_8DebugLocEPKNS_11SIInstrInfoEb">generateEndPgm</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>, <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>, <b>true</b>);</td></tr>
<tr><th id="234">234</th><td>  } <b>else</b> {</td></tr>
<tr><th id="235">235</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb">ensureEarlyExitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <b>false</b>);</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="54BranchMI" title='BranchMI' data-type='llvm::MachineInstr *' data-ref="54BranchMI" data-ref-filename="54BranchMI">BranchMI</dfn> =</td></tr>
<tr><th id="238">238</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#49I" title='I' data-ref="49I" data-ref-filename="49I">I</a>, <a class="local col0 ref" href="#50DL" title='DL' data-ref="50DL" data-ref-filename="50DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>))</td></tr>
<tr><th id="239">239</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td>    <i>// Split the block if the branch will not come at the end.</i></td></tr>
<tr><th id="242">242</th><td>    <em>auto</em> <dfn class="local col5 decl" id="55Next" title='Next' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="55Next" data-ref-filename="55Next">Next</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col4 ref" href="#54BranchMI" title='BranchMI' data-ref="54BranchMI" data-ref-filename="54BranchMI">BranchMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="243">243</th><td>    <b>if</b> (<a class="local col5 ref" href="#55Next" title='Next' data-ref="55Next" data-ref-filename="55Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col5 ref" href="#55Next" title='Next' data-ref="55Next" data-ref-filename="55Next">Next</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="244">244</th><td>      <a class="tu ref fn" href="#_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='splitBlock' data-use='c' data-ref="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE">splitBlock</a>(<span class='refarg'><a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#54BranchMI" title='BranchMI' data-ref="54BranchMI" data-ref-filename="54BranchMI">BranchMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a>);</td></tr>
<tr><th id="245">245</th><td></td></tr>
<tr><th id="246">246</th><td>    <a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="247">247</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree7getBaseEv" title='llvm::MachineDominatorTree::getBase' data-ref="_ZN4llvm20MachineDominatorTree7getBaseEv" data-ref-filename="_ZN4llvm20MachineDominatorTree7getBaseEv">getBase</a>().<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_" title='llvm::DominatorTreeBase::insertEdge' data-ref="_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_" data-ref-filename="_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_">insertEdge</a>(&amp;<a class="local col8 ref" href="#48MBB" title='MBB' data-ref="48MBB" data-ref-filename="48MBB">MBB</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="248">248</th><td>  }</td></tr>
<tr><th id="249">249</th><td>}</td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">/// Translate a SI_KILL_*_TERMINATOR into exec-manipulating instructions.</i></td></tr>
<tr><th id="252">252</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">/// Return true unless the terminator is a no-op.</i></td></tr>
<tr><th id="253">253</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-type='bool (anonymous namespace)::SIInsertSkips::kill(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="56MI" data-ref-filename="56MI">MI</dfn>) {</td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="57MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="57MBB" data-ref-filename="57MBB">MBB</dfn> = *<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="255">255</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col8 decl" id="58DL" title='DL' data-type='llvm::DebugLoc' data-ref="58DL" data-ref-filename="58DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <b>switch</b> (<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="258">258</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_TERMINATOR">SI_KILL_F32_COND_IMM_TERMINATOR</a>: {</td></tr>
<tr><th id="259">259</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="59Opcode" title='Opcode' data-type='unsigned int' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</dfn> = <var>0</var>;</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>    <i>// The opcodes are inverted because the inline immediate has to be</i></td></tr>
<tr><th id="262">262</th><td><i>    // the first operand, e.g. from "x &lt; imm" to "imm &gt; x"</i></td></tr>
<tr><th id="263">263</th><td>    <b>switch</b> (<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) {</td></tr>
<tr><th id="264">264</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETOEQ" title='llvm::ISD::SETOEQ' data-ref="llvm::ISD::SETOEQ" data-ref-filename="llvm..ISD..SETOEQ">SETOEQ</a>:</td></tr>
<tr><th id="265">265</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETEQ" title='llvm::ISD::SETEQ' data-ref="llvm::ISD::SETEQ" data-ref-filename="llvm..ISD..SETEQ">SETEQ</a>:</td></tr>
<tr><th id="266">266</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_EQ_F32_e64" title='llvm::AMDGPU::V_CMPX_EQ_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_EQ_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_EQ_F32_e64">V_CMPX_EQ_F32_e64</a>;</td></tr>
<tr><th id="267">267</th><td>      <b>break</b>;</td></tr>
<tr><th id="268">268</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETOGT" title='llvm::ISD::SETOGT' data-ref="llvm::ISD::SETOGT" data-ref-filename="llvm..ISD..SETOGT">SETOGT</a>:</td></tr>
<tr><th id="269">269</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGT" title='llvm::ISD::SETGT' data-ref="llvm::ISD::SETGT" data-ref-filename="llvm..ISD..SETGT">SETGT</a>:</td></tr>
<tr><th id="270">270</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_LT_F32_e64" title='llvm::AMDGPU::V_CMPX_LT_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_LT_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_LT_F32_e64">V_CMPX_LT_F32_e64</a>;</td></tr>
<tr><th id="271">271</th><td>      <b>break</b>;</td></tr>
<tr><th id="272">272</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETOGE" title='llvm::ISD::SETOGE' data-ref="llvm::ISD::SETOGE" data-ref-filename="llvm..ISD..SETOGE">SETOGE</a>:</td></tr>
<tr><th id="273">273</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETGE" title='llvm::ISD::SETGE' data-ref="llvm::ISD::SETGE" data-ref-filename="llvm..ISD..SETGE">SETGE</a>:</td></tr>
<tr><th id="274">274</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_LE_F32_e64" title='llvm::AMDGPU::V_CMPX_LE_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_LE_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_LE_F32_e64">V_CMPX_LE_F32_e64</a>;</td></tr>
<tr><th id="275">275</th><td>      <b>break</b>;</td></tr>
<tr><th id="276">276</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETOLT" title='llvm::ISD::SETOLT' data-ref="llvm::ISD::SETOLT" data-ref-filename="llvm..ISD..SETOLT">SETOLT</a>:</td></tr>
<tr><th id="277">277</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLT" title='llvm::ISD::SETLT' data-ref="llvm::ISD::SETLT" data-ref-filename="llvm..ISD..SETLT">SETLT</a>:</td></tr>
<tr><th id="278">278</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_GT_F32_e64" title='llvm::AMDGPU::V_CMPX_GT_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_GT_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_GT_F32_e64">V_CMPX_GT_F32_e64</a>;</td></tr>
<tr><th id="279">279</th><td>      <b>break</b>;</td></tr>
<tr><th id="280">280</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETOLE" title='llvm::ISD::SETOLE' data-ref="llvm::ISD::SETOLE" data-ref-filename="llvm..ISD..SETOLE">SETOLE</a>:</td></tr>
<tr><th id="281">281</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETLE" title='llvm::ISD::SETLE' data-ref="llvm::ISD::SETLE" data-ref-filename="llvm..ISD..SETLE">SETLE</a>:</td></tr>
<tr><th id="282">282</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_GE_F32_e64" title='llvm::AMDGPU::V_CMPX_GE_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_GE_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_GE_F32_e64">V_CMPX_GE_F32_e64</a>;</td></tr>
<tr><th id="283">283</th><td>      <b>break</b>;</td></tr>
<tr><th id="284">284</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETONE" title='llvm::ISD::SETONE' data-ref="llvm::ISD::SETONE" data-ref-filename="llvm..ISD..SETONE">SETONE</a>:</td></tr>
<tr><th id="285">285</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETNE" title='llvm::ISD::SETNE' data-ref="llvm::ISD::SETNE" data-ref-filename="llvm..ISD..SETNE">SETNE</a>:</td></tr>
<tr><th id="286">286</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_LG_F32_e64" title='llvm::AMDGPU::V_CMPX_LG_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_LG_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_LG_F32_e64">V_CMPX_LG_F32_e64</a>;</td></tr>
<tr><th id="287">287</th><td>      <b>break</b>;</td></tr>
<tr><th id="288">288</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETO" title='llvm::ISD::SETO' data-ref="llvm::ISD::SETO" data-ref-filename="llvm..ISD..SETO">SETO</a>:</td></tr>
<tr><th id="289">289</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_O_F32_e64" title='llvm::AMDGPU::V_CMPX_O_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_O_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_O_F32_e64">V_CMPX_O_F32_e64</a>;</td></tr>
<tr><th id="290">290</th><td>      <b>break</b>;</td></tr>
<tr><th id="291">291</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUO" title='llvm::ISD::SETUO' data-ref="llvm::ISD::SETUO" data-ref-filename="llvm..ISD..SETUO">SETUO</a>:</td></tr>
<tr><th id="292">292</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_U_F32_e64" title='llvm::AMDGPU::V_CMPX_U_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_U_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_U_F32_e64">V_CMPX_U_F32_e64</a>;</td></tr>
<tr><th id="293">293</th><td>      <b>break</b>;</td></tr>
<tr><th id="294">294</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUEQ" title='llvm::ISD::SETUEQ' data-ref="llvm::ISD::SETUEQ" data-ref-filename="llvm..ISD..SETUEQ">SETUEQ</a>:</td></tr>
<tr><th id="295">295</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NLG_F32_e64" title='llvm::AMDGPU::V_CMPX_NLG_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NLG_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NLG_F32_e64">V_CMPX_NLG_F32_e64</a>;</td></tr>
<tr><th id="296">296</th><td>      <b>break</b>;</td></tr>
<tr><th id="297">297</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGT" title='llvm::ISD::SETUGT' data-ref="llvm::ISD::SETUGT" data-ref-filename="llvm..ISD..SETUGT">SETUGT</a>:</td></tr>
<tr><th id="298">298</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NGE_F32_e64" title='llvm::AMDGPU::V_CMPX_NGE_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NGE_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NGE_F32_e64">V_CMPX_NGE_F32_e64</a>;</td></tr>
<tr><th id="299">299</th><td>      <b>break</b>;</td></tr>
<tr><th id="300">300</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUGE" title='llvm::ISD::SETUGE' data-ref="llvm::ISD::SETUGE" data-ref-filename="llvm..ISD..SETUGE">SETUGE</a>:</td></tr>
<tr><th id="301">301</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NGT_F32_e64" title='llvm::AMDGPU::V_CMPX_NGT_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NGT_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NGT_F32_e64">V_CMPX_NGT_F32_e64</a>;</td></tr>
<tr><th id="302">302</th><td>      <b>break</b>;</td></tr>
<tr><th id="303">303</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULT" title='llvm::ISD::SETULT' data-ref="llvm::ISD::SETULT" data-ref-filename="llvm..ISD..SETULT">SETULT</a>:</td></tr>
<tr><th id="304">304</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NLE_F32_e64" title='llvm::AMDGPU::V_CMPX_NLE_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NLE_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NLE_F32_e64">V_CMPX_NLE_F32_e64</a>;</td></tr>
<tr><th id="305">305</th><td>      <b>break</b>;</td></tr>
<tr><th id="306">306</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETULE" title='llvm::ISD::SETULE' data-ref="llvm::ISD::SETULE" data-ref-filename="llvm..ISD..SETULE">SETULE</a>:</td></tr>
<tr><th id="307">307</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NLT_F32_e64" title='llvm::AMDGPU::V_CMPX_NLT_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NLT_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NLT_F32_e64">V_CMPX_NLT_F32_e64</a>;</td></tr>
<tr><th id="308">308</th><td>      <b>break</b>;</td></tr>
<tr><th id="309">309</th><td>    <b>case</b> <span class="namespace">ISD::</span><a class="enum" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::SETUNE" title='llvm::ISD::SETUNE' data-ref="llvm::ISD::SETUNE" data-ref-filename="llvm..ISD..SETUNE">SETUNE</a>:</td></tr>
<tr><th id="310">310</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::V_CMPX_NEQ_F32_e64" title='llvm::AMDGPU::V_CMPX_NEQ_F32_e64' data-ref="llvm::AMDGPU::V_CMPX_NEQ_F32_e64" data-ref-filename="llvm..AMDGPU..V_CMPX_NEQ_F32_e64">V_CMPX_NEQ_F32_e64</a>;</td></tr>
<tr><th id="311">311</th><td>      <b>break</b>;</td></tr>
<tr><th id="312">312</th><td>    <b>default</b>:</td></tr>
<tr><th id="313">313</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid ISD:SET cond code"</q>);</td></tr>
<tr><th id="314">314</th><td>    }</td></tr>
<tr><th id="315">315</th><td></td></tr>
<tr><th id="316">316</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="60ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="60ST" data-ref-filename="60ST">ST</dfn> = <a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="317">317</th><td>    <b>if</b> (<a class="local col0 ref" href="#60ST" title='ST' data-ref="60ST" data-ref-filename="60ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv" title='llvm::GCNSubtarget::hasNoSdstCMPX' data-ref="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv">hasNoSdstCMPX</a>())</td></tr>
<tr><th id="318">318</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt" title='llvm::AMDGPU::getVCMPXNoSDstOp' data-ref="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt" data-ref-filename="_ZN4llvm6AMDGPU16getVCMPXNoSDstOpEt">getVCMPXNoSDstOp</a>(<a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a>);</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getOperand(<var>0</var>).isReg());</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TRI" title='(anonymous namespace)::SIInsertSkips::TRI' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TRI" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" title='llvm::SIRegisterInfo::isVGPR' data-ref="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE" data-ref-filename="_ZNK4llvm14SIRegisterInfo6isVGPRERKNS_19MachineRegisterInfoENS_8RegisterE">isVGPR</a>(<a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>(),</td></tr>
<tr><th id="323">323</th><td>                    <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="324">324</th><td>      <a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a> = <span class="namespace">AMDGPU::</span><a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm6AMDGPU9getVOPe32Et" title='llvm::AMDGPU::getVOPe32' data-ref="_ZN4llvm6AMDGPU9getVOPe32Et" data-ref-filename="_ZN4llvm6AMDGPU9getVOPe32Et">getVOPe32</a>(<a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a>);</td></tr>
<tr><th id="325">325</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL" data-ref-filename="58DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a>))</td></tr>
<tr><th id="326">326</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="327">327</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="328">328</th><td>    } <b>else</b> {</td></tr>
<tr><th id="329">329</th><td>      <em>auto</em> <dfn class="local col1 decl" id="61I" title='I' data-type='llvm::MachineInstrBuilder' data-ref="61I" data-ref-filename="61I">I</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL" data-ref-filename="58DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#59Opcode" title='Opcode' data-ref="59Opcode" data-ref-filename="59Opcode">Opcode</a>));</td></tr>
<tr><th id="330">330</th><td>      <b>if</b> (!<a class="local col0 ref" href="#60ST" title='ST' data-ref="60ST" data-ref-filename="60ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv" title='llvm::GCNSubtarget::hasNoSdstCMPX' data-ref="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv" data-ref-filename="_ZNK4llvm12GCNSubtarget13hasNoSdstCMPXEv">hasNoSdstCMPX</a>())</td></tr>
<tr><th id="331">331</th><td>        <a class="local col1 ref" href="#61I" title='I' data-ref="61I" data-ref-filename="61I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::VCC" title='llvm::AMDGPU::VCC' data-ref="llvm::AMDGPU::VCC" data-ref-filename="llvm..AMDGPU..VCC">VCC</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>      <a class="local col1 ref" href="#61I" title='I' data-ref="61I" data-ref-filename="61I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)  <i>// src0 modifiers</i></td></tr>
<tr><th id="334">334</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="335">335</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)  <i>// src1 modifiers</i></td></tr>
<tr><th id="336">336</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>      <a class="local col1 ref" href="#61I" title='I' data-ref="61I" data-ref-filename="61I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);  <i>// omod</i></td></tr>
<tr><th id="339">339</th><td>    }</td></tr>
<tr><th id="340">340</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="341">341</th><td>  }</td></tr>
<tr><th id="342">342</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_TERMINATOR" title='llvm::AMDGPU::SI_KILL_I1_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_I1_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_TERMINATOR">SI_KILL_I1_TERMINATOR</a>: {</td></tr>
<tr><th id="343">343</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="62MF" title='MF' data-type='const llvm::MachineFunction *' data-ref="62MF" data-ref-filename="62MF">MF</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="344">344</th><td>    <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="63ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="63ST" data-ref-filename="63ST">ST</dfn> = <a class="local col2 ref" href="#62MF" title='MF' data-ref="62MF" data-ref-filename="62MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="345">345</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Exec" title='Exec' data-type='unsigned int' data-ref="64Exec" data-ref-filename="64Exec">Exec</dfn> = <a class="local col3 ref" href="#63ST" title='ST' data-ref="63ST" data-ref-filename="63ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="346">346</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="65Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="65Op" data-ref-filename="65Op">Op</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="347">347</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col6 decl" id="66KillVal" title='KillVal' data-type='int64_t' data-ref="66KillVal" data-ref-filename="66KillVal">KillVal</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="348">348</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(KillVal == <var>0</var> || KillVal == -<var>1</var>);</td></tr>
<tr><th id="349">349</th><td></td></tr>
<tr><th id="350">350</th><td>    <i>// Kill all threads if Op0 is an immediate and equal to the Kill value.</i></td></tr>
<tr><th id="351">351</th><td>    <b>if</b> (<a class="local col5 ref" href="#65Op" title='Op' data-ref="65Op" data-ref-filename="65Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv" data-ref-filename="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="352">352</th><td>      <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t" data-ref-filename="int64_t">int64_t</a> <dfn class="local col7 decl" id="67Imm" title='Imm' data-type='int64_t' data-ref="67Imm" data-ref-filename="67Imm">Imm</dfn> = <a class="local col5 ref" href="#65Op" title='Op' data-ref="65Op" data-ref-filename="65Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="353">353</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Imm == <var>0</var> || Imm == -<var>1</var>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>      <b>if</b> (<a class="local col7 ref" href="#67Imm" title='Imm' data-ref="67Imm" data-ref-filename="67Imm">Imm</a> == <a class="local col6 ref" href="#66KillVal" title='KillVal' data-ref="66KillVal" data-ref-filename="66KillVal">KillVal</a>) {</td></tr>
<tr><th id="356">356</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL" data-ref-filename="58DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#63ST" title='ST' data-ref="63ST" data-ref-filename="63ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>() ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a></td></tr>
<tr><th id="357">357</th><td>                                                     : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#64Exec" title='Exec' data-ref="64Exec" data-ref-filename="64Exec">Exec</a>)</td></tr>
<tr><th id="358">358</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="359">359</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="360">360</th><td>      }</td></tr>
<tr><th id="361">361</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="362">362</th><td>    }</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="68Opcode" title='Opcode' data-type='unsigned int' data-ref="68Opcode" data-ref-filename="68Opcode">Opcode</dfn> = <a class="local col6 ref" href="#66KillVal" title='KillVal' data-ref="66KillVal" data-ref-filename="66KillVal">KillVal</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64" title='llvm::AMDGPU::S_ANDN2_B64' data-ref="llvm::AMDGPU::S_ANDN2_B64" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64">S_ANDN2_B64</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="365">365</th><td>    <b>if</b> (<a class="local col3 ref" href="#63ST" title='ST' data-ref="63ST" data-ref-filename="63ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>())</td></tr>
<tr><th id="366">366</th><td>      <a class="local col8 ref" href="#68Opcode" title='Opcode' data-ref="68Opcode" data-ref-filename="68Opcode">Opcode</a> = <a class="local col6 ref" href="#66KillVal" title='KillVal' data-ref="66KillVal" data-ref-filename="66KillVal">KillVal</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32" title='llvm::AMDGPU::S_ANDN2_B32' data-ref="llvm::AMDGPU::S_ANDN2_B32" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32">S_ANDN2_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="367">367</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#57MBB" title='MBB' data-ref="57MBB" data-ref-filename="57MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI" data-ref-filename="56MI">MI</a>, <a class="local col8 ref" href="#58DL" title='DL' data-ref="58DL" data-ref-filename="58DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#68Opcode" title='Opcode' data-ref="68Opcode" data-ref-filename="68Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#64Exec" title='Exec' data-ref="64Exec" data-ref-filename="64Exec">Exec</a>)</td></tr>
<tr><th id="368">368</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#64Exec" title='Exec' data-ref="64Exec" data-ref-filename="64Exec">Exec</a>)</td></tr>
<tr><th id="369">369</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#65Op" title='Op' data-ref="65Op" data-ref-filename="65Op">Op</a>);</td></tr>
<tr><th id="370">370</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="371">371</th><td>  }</td></tr>
<tr><th id="372">372</th><td>  <b>default</b>:</td></tr>
<tr><th id="373">373</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"invalid opcode, expected SI_KILL_*_TERMINATOR"</q>);</td></tr>
<tr><th id="374">374</th><td>  }</td></tr>
<tr><th id="375">375</th><td>}</td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::earlyTerm' data-type='void (anonymous namespace)::SIInsertSkips::earlyTerm(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE">earlyTerm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="69MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="69MI" data-ref-filename="69MI">MI</dfn>) {</td></tr>
<tr><th id="378">378</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="70MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="70MBB" data-ref-filename="70MBB">MBB</dfn> = *<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="379">379</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="71DL" title='DL' data-type='const llvm::DebugLoc' data-ref="71DL" data-ref-filename="71DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" title='(anonymous namespace)::SIInsertSkips::ensureEarlyExitBlock' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20ensureEarlyExitBlockERN4llvm17MachineBasicBlockEb">ensureEarlyExitBlock</a>(<span class='refarg'><a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a></span>, <b>true</b>);</td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td>  <em>auto</em> <dfn class="local col2 decl" id="72BranchMI" title='BranchMI' data-type='llvm::MachineInstrBuilder' data-ref="72BranchMI" data-ref-filename="72BranchMI">BranchMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockERNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a></span>, <span class='refarg'><a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a></span>, <a class="local col1 ref" href="#71DL" title='DL' data-ref="71DL" data-ref-filename="71DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_SCC0" title='llvm::AMDGPU::S_CBRANCH_SCC0' data-ref="llvm::AMDGPU::S_CBRANCH_SCC0" data-ref-filename="llvm..AMDGPU..S_CBRANCH_SCC0">S_CBRANCH_SCC0</a>))</td></tr>
<tr><th id="384">384</th><td>                      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="385">385</th><td>  <em>auto</em> <dfn class="local col3 decl" id="73Next" title='Next' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="73Next" data-ref-filename="73Next">Next</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col9 ref" href="#69MI" title='MI' data-ref="69MI" data-ref-filename="69MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="386">386</th><td></td></tr>
<tr><th id="387">387</th><td>  <b>if</b> (<a class="local col3 ref" href="#73Next" title='Next' data-ref="73Next" data-ref-filename="73Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE" data-ref-filename="_ZN4llvmneERKNS_32MachineInstrBundleIteratorTraitsIT_XT0_EE23nonconst_instr_iteratorERKNS_26MachineInstrBundleIteratorIS1_XT0_EEE">!=</a> <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() &amp;&amp; !<a class="local col3 ref" href="#73Next" title='Next' data-ref="73Next" data-ref-filename="73Next">Next</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" title='llvm::MachineInstr::isTerminator' data-ref="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr12isTerminatorENS0_9QueryTypeE">isTerminator</a>())</td></tr>
<tr><th id="388">388</th><td>    <a class="tu ref fn" href="#_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" title='splitBlock' data-use='c' data-ref="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE" data-ref-filename="_ZL10splitBlockRN4llvm17MachineBasicBlockERNS_12MachineInstrEPNS_20MachineDominatorTreeE">splitBlock</a>(<span class='refarg'><a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a></span>, <span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#72BranchMI" title='BranchMI' data-ref="72BranchMI" data-ref-filename="72BranchMI">BranchMI</a></span>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a>);</td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td>  <a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="391">391</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineDominators.h.html#_ZN4llvm20MachineDominatorTree7getBaseEv" title='llvm::MachineDominatorTree::getBase' data-ref="_ZN4llvm20MachineDominatorTree7getBaseEv" data-ref-filename="_ZN4llvm20MachineDominatorTree7getBaseEv">getBase</a>().<a class="ref fn" href="../../../include/llvm/Support/GenericDomTree.h.html#_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_" title='llvm::DominatorTreeBase::insertEdge' data-ref="_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_" data-ref-filename="_ZN4llvm17DominatorTreeBase10insertEdgeEPT_S2_">insertEdge</a>(&amp;<a class="local col0 ref" href="#70MBB" title='MBB' data-ref="70MBB" data-ref-filename="70MBB">MBB</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a>);</td></tr>
<tr><th id="392">392</th><td>}</td></tr>
<tr><th id="393">393</th><td></td></tr>
<tr><th id="394">394</th><td><i  data-doc="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">// Returns true if a branch over the block was inserted.</i></td></tr>
<tr><th id="395">395</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-type='bool (anonymous namespace)::SIInsertSkips::skipMaskBranch(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock &amp; SrcMBB)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="74MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="74MI" data-ref-filename="74MI">MI</dfn>,</td></tr>
<tr><th id="396">396</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="75SrcMBB" title='SrcMBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="75SrcMBB" data-ref-filename="75SrcMBB">SrcMBB</dfn>) {</td></tr>
<tr><th id="397">397</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="76DestBB" title='DestBB' data-type='llvm::MachineBasicBlock *' data-ref="76DestBB" data-ref-filename="76DestBB">DestBB</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>  <b>if</b> (!<a class="tu member fn" href="#_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" title='(anonymous namespace)::SIInsertSkips::shouldSkip' data-use='c' data-ref="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_" data-ref-filename="_ZNK12_GLOBAL__N_113SIInsertSkips10shouldSkipERKN4llvm17MachineBasicBlockES4_">shouldSkip</a>(*<span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col5 ref" href="#75SrcMBB" title='SrcMBB' data-ref="75SrcMBB" data-ref-filename="75SrcMBB">SrcMBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), *<a class="local col6 ref" href="#76DestBB" title='DestBB' data-ref="76DestBB" data-ref-filename="76DestBB">DestBB</a>))</td></tr>
<tr><th id="400">400</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="77DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="77DL" data-ref-filename="77DL">DL</dfn> = <a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="403">403</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="78InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="78InsPt" data-ref-filename="78InsPt">InsPt</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col4 ref" href="#74MI" title='MI' data-ref="74MI" data-ref-filename="74MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#75SrcMBB" title='SrcMBB' data-ref="75SrcMBB" data-ref-filename="75SrcMBB">SrcMBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#78InsPt" title='InsPt' data-ref="78InsPt" data-ref-filename="78InsPt">InsPt</a>, <a class="local col7 ref" href="#77DL" title='DL' data-ref="77DL" data-ref-filename="77DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>))</td></tr>
<tr><th id="406">406</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col6 ref" href="#76DestBB" title='DestBB' data-ref="76DestBB" data-ref-filename="76DestBB">DestBB</a>);</td></tr>
<tr><th id="407">407</th><td></td></tr>
<tr><th id="408">408</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="409">409</th><td>}</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SIInsertSkips" title='(anonymous namespace)::SIInsertSkips' data-ref="(anonymousnamespace)::SIInsertSkips" data-ref-filename="(anonymousnamespace)..SIInsertSkips">SIInsertSkips</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SIInsertSkips::runOnMachineFunction' data-type='bool (anonymous namespace)::SIInsertSkips::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="79MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="79MF" data-ref-filename="79MF">MF</dfn>) {</td></tr>
<tr><th id="412">412</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col0 decl" id="80ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="80ST" data-ref-filename="80ST">ST</dfn> = <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF" data-ref-filename="79MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="413">413</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a> = <a class="local col0 ref" href="#80ST" title='ST' data-ref="80ST" data-ref-filename="80ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="414">414</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TRI" title='(anonymous namespace)::SIInsertSkips::TRI' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::TRI" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TRI">TRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::TII" title='(anonymous namespace)::SIInsertSkips::TII' data-use='r' data-ref="(anonymousnamespace)::SIInsertSkips::TII" data-ref-filename="(anonymousnamespace)..SIInsertSkips..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="415">415</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::MDT" title='(anonymous namespace)::SIInsertSkips::MDT' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::MDT" data-ref-filename="(anonymousnamespace)..SIInsertSkips..MDT">MDT</a> = &amp;<a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass11getAnalysisEv" title='llvm::Pass::getAnalysis' data-ref="_ZNK4llvm4Pass11getAnalysisEv" data-ref-filename="_ZNK4llvm4Pass11getAnalysisEv">getAnalysis</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineDominators.h.html#llvm::MachineDominatorTree" title='llvm::MachineDominatorTree' data-ref="llvm::MachineDominatorTree" data-ref-filename="llvm..MachineDominatorTree">MachineDominatorTree</a>&gt;();</td></tr>
<tr><th id="416">416</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::SkipThreshold" title='(anonymous namespace)::SIInsertSkips::SkipThreshold' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::SkipThreshold" data-ref-filename="(anonymousnamespace)..SIInsertSkips..SkipThreshold">SkipThreshold</a> = <a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#SkipThresholdFlag" title='SkipThresholdFlag' data-use='m' data-ref="SkipThresholdFlag" data-ref-filename="SkipThresholdFlag">SkipThresholdFlag</a>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col1 decl" id="81KillInstrs" title='KillInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="81KillInstrs" data-ref-filename="81KillInstrs">KillInstrs</dfn>;</td></tr>
<tr><th id="419">419</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col2 decl" id="82EarlyTermInstrs" title='EarlyTermInstrs' data-type='SmallVector&lt;llvm::MachineInstr *, 4&gt;' data-ref="82EarlyTermInstrs" data-ref-filename="82EarlyTermInstrs">EarlyTermInstrs</dfn>;</td></tr>
<tr><th id="420">420</th><td>  <em>bool</em> <dfn class="local col3 decl" id="83MadeChange" title='MadeChange' data-type='bool' data-ref="83MadeChange" data-ref-filename="83MadeChange">MadeChange</dfn> = <b>false</b>;</td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84MBB" data-ref-filename="84MBB">MBB</dfn> : <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF" data-ref-filename="79MF">MF</a>) {</td></tr>
<tr><th id="423">423</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col5 decl" id="85I" title='I' data-type='MachineBasicBlock::iterator' data-ref="85I" data-ref-filename="85I">I</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col6 decl" id="86Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="86Next" data-ref-filename="86Next">Next</dfn>;</td></tr>
<tr><th id="424">424</th><td>    <b>for</b> (<a class="local col5 ref" href="#85I" title='I' data-ref="85I" data-ref-filename="85I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col5 ref" href="#85I" title='I' data-ref="85I" data-ref-filename="85I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col5 ref" href="#85I" title='I' data-ref="85I" data-ref-filename="85I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col6 ref" href="#86Next" title='Next' data-ref="86Next" data-ref-filename="86Next">Next</a>) {</td></tr>
<tr><th id="425">425</th><td>      <a class="local col6 ref" href="#86Next" title='Next' data-ref="86Next" data-ref-filename="86Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#85I" title='I' data-ref="85I" data-ref-filename="85I">I</a>);</td></tr>
<tr><th id="426">426</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#85I" title='I' data-ref="85I" data-ref-filename="85I">I</a>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>      <b>switch</b> (<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="429">429</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_MASK_BRANCH" title='llvm::AMDGPU::SI_MASK_BRANCH' data-ref="llvm::AMDGPU::SI_MASK_BRANCH" data-ref-filename="llvm..AMDGPU..SI_MASK_BRANCH">SI_MASK_BRANCH</a>:</td></tr>
<tr><th id="430">430</th><td>        <a class="local col3 ref" href="#83MadeChange" title='MadeChange' data-ref="83MadeChange" data-ref-filename="83MadeChange">MadeChange</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::skipMaskBranch' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips14skipMaskBranchERN4llvm12MachineInstrERNS1_17MachineBasicBlockE">skipMaskBranch</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a></span>);</td></tr>
<tr><th id="431">431</th><td>        <b>break</b>;</td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>:</td></tr>
<tr><th id="434">434</th><td>        <i>// Optimize out branches to the next block.</i></td></tr>
<tr><th id="435">435</th><td><i>        // FIXME: Shouldn't this be handled by BranchFolding?</i></td></tr>
<tr><th id="436">436</th><td>        <b>if</b> (<a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>())) {</td></tr>
<tr><th id="437">437</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(&amp;MI == &amp;MBB.back());</td></tr>
<tr><th id="438">438</th><td>          <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="439">439</th><td>          <a class="local col3 ref" href="#83MadeChange" title='MadeChange' data-ref="83MadeChange" data-ref-filename="83MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="440">440</th><td>        }</td></tr>
<tr><th id="441">441</th><td>        <b>break</b>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" title='llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_F32_COND_IMM_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_F32_COND_IMM_TERMINATOR">SI_KILL_F32_COND_IMM_TERMINATOR</a>:</td></tr>
<tr><th id="444">444</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_I1_TERMINATOR" title='llvm::AMDGPU::SI_KILL_I1_TERMINATOR' data-ref="llvm::AMDGPU::SI_KILL_I1_TERMINATOR" data-ref-filename="llvm..AMDGPU..SI_KILL_I1_TERMINATOR">SI_KILL_I1_TERMINATOR</a>: {</td></tr>
<tr><th id="445">445</th><td>        <a class="local col3 ref" href="#83MadeChange" title='MadeChange' data-ref="83MadeChange" data-ref-filename="83MadeChange">MadeChange</a> = <b>true</b>;</td></tr>
<tr><th id="446">446</th><td>        <em>bool</em> <dfn class="local col8 decl" id="88CanKill" title='CanKill' data-type='bool' data-ref="88CanKill" data-ref-filename="88CanKill">CanKill</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::kill' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips4killERN4llvm12MachineInstrE">kill</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>);</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td>        <i>// Check if we can add an early "if exec=0 { end shader }".</i></td></tr>
<tr><th id="449">449</th><td><i>        //</i></td></tr>
<tr><th id="450">450</th><td><i>        // Note that we _always_ do this if it is correct, even if the kill</i></td></tr>
<tr><th id="451">451</th><td><i>        // happens fairly late in the shader, because the null export should</i></td></tr>
<tr><th id="452">452</th><td><i>        // generally still be cheaper than normal export(s).</i></td></tr>
<tr><th id="453">453</th><td><i>        //</i></td></tr>
<tr><th id="454">454</th><td><i>        // TODO: The dominatesAllReachable check is conservative: if the</i></td></tr>
<tr><th id="455">455</th><td><i>        //       dominance is only missing due to _uniform_ branches, we could</i></td></tr>
<tr><th id="456">456</th><td><i>        //       in fact insert the early-exit as well.</i></td></tr>
<tr><th id="457">457</th><td>        <b>if</b> (<a class="local col8 ref" href="#88CanKill" title='CanKill' data-ref="88CanKill" data-ref-filename="88CanKill">CanKill</a> &amp;&amp;</td></tr>
<tr><th id="458">458</th><td>            <a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF" data-ref-filename="79MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a> &amp;&amp;</td></tr>
<tr><th id="459">459</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::dominatesAllReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE">dominatesAllReachable</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a></span>)) {</td></tr>
<tr><th id="460">460</th><td>          <i>// Mark the instruction for kill-if-dead insertion. We delay this</i></td></tr>
<tr><th id="461">461</th><td><i>          // change because it modifies the CFG.</i></td></tr>
<tr><th id="462">462</th><td>          <a class="local col1 ref" href="#81KillInstrs" title='KillInstrs' data-ref="81KillInstrs" data-ref-filename="81KillInstrs">KillInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>);</td></tr>
<tr><th id="463">463</th><td>        } <b>else</b> {</td></tr>
<tr><th id="464">464</th><td>          <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="465">465</th><td>        }</td></tr>
<tr><th id="466">466</th><td>        <b>break</b>;</td></tr>
<tr><th id="467">467</th><td>      }</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_CLEANUP" title='llvm::AMDGPU::SI_KILL_CLEANUP' data-ref="llvm::AMDGPU::SI_KILL_CLEANUP" data-ref-filename="llvm..AMDGPU..SI_KILL_CLEANUP">SI_KILL_CLEANUP</a>:</td></tr>
<tr><th id="470">470</th><td>        <b>if</b> (<a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF" data-ref-filename="79MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a> &amp;&amp;</td></tr>
<tr><th id="471">471</th><td>            <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SIInsertSkips::dominatesAllReachable' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips21dominatesAllReachableERN4llvm17MachineBasicBlockE">dominatesAllReachable</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB" data-ref-filename="84MBB">MBB</a></span>)) {</td></tr>
<tr><th id="472">472</th><td>          <a class="local col1 ref" href="#81KillInstrs" title='KillInstrs' data-ref="81KillInstrs" data-ref-filename="81KillInstrs">KillInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>);</td></tr>
<tr><th id="473">473</th><td>        } <b>else</b> {</td></tr>
<tr><th id="474">474</th><td>          <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="475">475</th><td>        }</td></tr>
<tr><th id="476">476</th><td>        <b>break</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_EARLY_TERMINATE_SCC0" title='llvm::AMDGPU::SI_EARLY_TERMINATE_SCC0' data-ref="llvm::AMDGPU::SI_EARLY_TERMINATE_SCC0" data-ref-filename="llvm..AMDGPU..SI_EARLY_TERMINATE_SCC0">SI_EARLY_TERMINATE_SCC0</a>:</td></tr>
<tr><th id="479">479</th><td>        <a class="local col2 ref" href="#82EarlyTermInstrs" title='EarlyTermInstrs' data-ref="82EarlyTermInstrs" data-ref-filename="82EarlyTermInstrs">EarlyTermInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>);</td></tr>
<tr><th id="480">480</th><td>        <b>break</b>;</td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td>      <b>default</b>:</td></tr>
<tr><th id="483">483</th><td>        <b>break</b>;</td></tr>
<tr><th id="484">484</th><td>      }</td></tr>
<tr><th id="485">485</th><td>    }</td></tr>
<tr><th id="486">486</th><td>  }</td></tr>
<tr><th id="487">487</th><td></td></tr>
<tr><th id="488">488</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="89Instr" title='Instr' data-type='llvm::MachineInstr *' data-ref="89Instr" data-ref-filename="89Instr">Instr</dfn> : <a class="local col2 ref" href="#82EarlyTermInstrs" title='EarlyTermInstrs' data-ref="82EarlyTermInstrs" data-ref-filename="82EarlyTermInstrs">EarlyTermInstrs</a>) {</td></tr>
<tr><th id="489">489</th><td>    <i>// Early termination in GS does nothing</i></td></tr>
<tr><th id="490">490</th><td>    <b>if</b> (<a class="local col9 ref" href="#79MF" title='MF' data-ref="79MF" data-ref-filename="79MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() != <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_GS" title='llvm::CallingConv::AMDGPU_GS' data-ref="llvm::CallingConv::AMDGPU_GS" data-ref-filename="llvm..CallingConv..AMDGPU_GS">AMDGPU_GS</a>)</td></tr>
<tr><th id="491">491</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" title='(anonymous namespace)::SIInsertSkips::earlyTerm' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips9earlyTermERN4llvm12MachineInstrE">earlyTerm</a>(<span class='refarg'>*<a class="local col9 ref" href="#89Instr" title='Instr' data-ref="89Instr" data-ref-filename="89Instr">Instr</a></span>);</td></tr>
<tr><th id="492">492</th><td>    <a class="local col9 ref" href="#89Instr" title='Instr' data-ref="89Instr" data-ref-filename="89Instr">Instr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="493">493</th><td>  }</td></tr>
<tr><th id="494">494</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="90Kill" title='Kill' data-type='llvm::MachineInstr *' data-ref="90Kill" data-ref-filename="90Kill">Kill</dfn> : <a class="local col1 ref" href="#81KillInstrs" title='KillInstrs' data-ref="81KillInstrs" data-ref-filename="81KillInstrs">KillInstrs</a>) {</td></tr>
<tr><th id="495">495</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" title='(anonymous namespace)::SIInsertSkips::skipIfDead' data-use='c' data-ref="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE" data-ref-filename="_ZN12_GLOBAL__N_113SIInsertSkips10skipIfDeadERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEENS1_8DebugLocE">skipIfDead</a>(<span class='refarg'>*<a class="local col0 ref" href="#90Kill" title='Kill' data-ref="90Kill" data-ref-filename="90Kill">Kill</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col0 ref" href="#90Kill" title='Kill' data-ref="90Kill" data-ref-filename="90Kill">Kill</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()),</td></tr>
<tr><th id="496">496</th><td>               <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col0 ref" href="#90Kill" title='Kill' data-ref="90Kill" data-ref-filename="90Kill">Kill</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>());</td></tr>
<tr><th id="497">497</th><td>    <a class="local col0 ref" href="#90Kill" title='Kill' data-ref="90Kill" data-ref-filename="90Kill">Kill</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="498">498</th><td>  }</td></tr>
<tr><th id="499">499</th><td>  <a class="local col1 ref" href="#81KillInstrs" title='KillInstrs' data-ref="81KillInstrs" data-ref-filename="81KillInstrs">KillInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="500">500</th><td>  <a class="local col2 ref" href="#82EarlyTermInstrs" title='EarlyTermInstrs' data-ref="82EarlyTermInstrs" data-ref-filename="82EarlyTermInstrs">EarlyTermInstrs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-ref="_ZN4llvm15SmallVectorImpl5clearEv" data-ref-filename="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="501">501</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" title='(anonymous namespace)::SIInsertSkips::EarlyExitBlock' data-use='w' data-ref="(anonymousnamespace)::SIInsertSkips::EarlyExitBlock" data-ref-filename="(anonymousnamespace)..SIInsertSkips..EarlyExitBlock">EarlyExitBlock</a> = <b>nullptr</b>;</td></tr>
<tr><th id="502">502</th><td></td></tr>
<tr><th id="503">503</th><td>  <b>return</b> <a class="local col3 ref" href="#83MadeChange" title='MadeChange' data-ref="83MadeChange" data-ref-filename="83MadeChange">MadeChange</a>;</td></tr>
<tr><th id="504">504</th><td>}</td></tr>
<tr><th id="505">505</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>