 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : PIM_ALU_SYN_top
Version: M-2016.12-SP5-3
Date   : Thu Dec 22 12:14:42 2022
****************************************


  Startpoint: req_data[242]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[242] (in)                                     0.000      0.000 f
  req_data_SYN_reg_242_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_242_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[227]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[227] (in)                                     0.000      0.000 f
  req_data_SYN_reg_227_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_227_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[212]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[212] (in)                                     0.000      0.000 f
  req_data_SYN_reg_212_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_212_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[197]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[197] (in)                                     0.000      0.000 f
  req_data_SYN_reg_197_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_197_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[182]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[182] (in)                                     0.000      0.000 f
  req_data_SYN_reg_182_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_182_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[167]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_167_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[167] (in)                                     0.000      0.000 f
  req_data_SYN_reg_167_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_167_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[152]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_152_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[152] (in)                                     0.000      0.000 f
  req_data_SYN_reg_152_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_152_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[137]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_137_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[137] (in)                                     0.000      0.000 f
  req_data_SYN_reg_137_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_137_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[122]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[122] (in)                                     0.000      0.000 f
  req_data_SYN_reg_122_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_122_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[107]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[107] (in)                                     0.000      0.000 f
  req_data_SYN_reg_107_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_107_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[92]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[92] (in)                       0.000      0.000 f
  req_data_SYN_reg_92_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_92_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[77]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[77] (in)                       0.000      0.000 f
  req_data_SYN_reg_77_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_77_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[62]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[62] (in)                       0.000      0.000 f
  req_data_SYN_reg_62_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_62_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[47]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_47_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[47] (in)                       0.000      0.000 f
  req_data_SYN_reg_47_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_47_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[32]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_32_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[32] (in)                       0.000      0.000 f
  req_data_SYN_reg_32_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_32_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[17]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[17] (in)                       0.000      0.000 f
  req_data_SYN_reg_17_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_17_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[2]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[2] (in)                        0.000      0.000 f
  req_data_SYN_reg_2_/D (DFFRQX1MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_2_/CK (DFFRQX1MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[243]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[243] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_243_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_243_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[228]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[228] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_228_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_228_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[213]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[213] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_213_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_213_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[198]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[198] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_198_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_198_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[183]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[183] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_183_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_183_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[168]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_168_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[168] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_168_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_168_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[153]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_153_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[153] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_153_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_153_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[138]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[138] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_138_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_138_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[123]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[123] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_123_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_123_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[108]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[108] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_108_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_108_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[93]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[93] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_93_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_93_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[78]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[78] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_78_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_78_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[63]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_63_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[63] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_63_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_63_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[48]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_48_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[48] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_48_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_48_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[33]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[33] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_33_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_33_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[18]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[18] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_18_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_18_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[3]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[3] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_3_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_3_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[241]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[241] (in)                                     0.000      0.000 f
  req_data_SYN_reg_241_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_241_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[225]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_225_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[225] (in)                                     0.000      0.000 f
  req_data_SYN_reg_225_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_225_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[209]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_209_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[209] (in)                                     0.000      0.000 f
  req_data_SYN_reg_209_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_209_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[193]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_193_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[193] (in)                                     0.000      0.000 f
  req_data_SYN_reg_193_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_193_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[177]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[177] (in)                                     0.000      0.000 f
  req_data_SYN_reg_177_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_177_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[161]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[161] (in)                                     0.000      0.000 f
  req_data_SYN_reg_161_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_161_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[145]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[145] (in)                                     0.000      0.000 f
  req_data_SYN_reg_145_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_145_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[129]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[129] (in)                                     0.000      0.000 f
  req_data_SYN_reg_129_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_129_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[113]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[113] (in)                                     0.000      0.000 f
  req_data_SYN_reg_113_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_113_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[97]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_97_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[97] (in)                       0.000      0.000 f
  req_data_SYN_reg_97_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_97_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[81]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_81_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[81] (in)                       0.000      0.000 f
  req_data_SYN_reg_81_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_81_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[65]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_65_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[65] (in)                       0.000      0.000 f
  req_data_SYN_reg_65_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_65_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[49]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[49] (in)                       0.000      0.000 f
  req_data_SYN_reg_49_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_49_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[33]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_33_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[33] (in)                       0.000      0.000 f
  req_data_SYN_reg_33_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_33_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[16]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[16] (in)                       0.000      0.000 f
  req_data_SYN_reg_16_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_16_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[0]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[0] (in)                        0.000      0.000 f
  req_data_SYN_reg_0_/D (DFFRQX1MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_0_/CK (DFFRQX1MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[240]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_240_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[240] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_240_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_240_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[224]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_224_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[224] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_224_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_224_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[208]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_208_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[208] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_208_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_208_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[192]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_192_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[192] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_192_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_192_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[176]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_176_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[176] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_176_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_176_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[160]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_160_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[160] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_160_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_160_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[144]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_144_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[144] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_144_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_144_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[128]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_128_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[128] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_128_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_128_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[112]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_112_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[112] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_112_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_112_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[96]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_96_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[96] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_96_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_96_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[80]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_80_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[80] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_80_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_80_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[64]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_64_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[64] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_64_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_64_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[47]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_47_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[47] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_47_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_47_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[31]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_31_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[31] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_31_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_31_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[15]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[15] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_15_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_15_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: src_A_RD_pass
              (input port clocked by clk_ext)
  Endpoint: src_A_RD_pass_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  src_A_RD_pass (in)                                     0.000      0.000 f
  src_A_RD_pass_SYN_reg/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  src_A_RD_pass_SYN_reg/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[240]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_240_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[240] (in)                                     0.000      0.000 f
  req_data_SYN_reg_240_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_240_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[223]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_223_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[223] (in)                                     0.000      0.000 f
  req_data_SYN_reg_223_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_223_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[206]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[206] (in)                                     0.000      0.000 f
  req_data_SYN_reg_206_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_206_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[189]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[189] (in)                                     0.000      0.000 f
  req_data_SYN_reg_189_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_189_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[172]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[172] (in)                                     0.000      0.000 f
  req_data_SYN_reg_172_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_172_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[155]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[155] (in)                                     0.000      0.000 f
  req_data_SYN_reg_155_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_155_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[138]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_138_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[138] (in)                                     0.000      0.000 f
  req_data_SYN_reg_138_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_138_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[120]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_120_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[120] (in)                                     0.000      0.000 f
  req_data_SYN_reg_120_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_120_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[103]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_103_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[103] (in)                                     0.000      0.000 f
  req_data_SYN_reg_103_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_103_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[86]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[86] (in)                       0.000      0.000 f
  req_data_SYN_reg_86_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_86_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[69]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[69] (in)                       0.000      0.000 f
  req_data_SYN_reg_69_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_69_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[52]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[52] (in)                       0.000      0.000 f
  req_data_SYN_reg_52_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_52_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[35]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[35] (in)                       0.000      0.000 f
  req_data_SYN_reg_35_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_35_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[18]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_18_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[18] (in)                       0.000      0.000 f
  req_data_SYN_reg_18_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_18_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[255]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_255_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[255] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_255_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_255_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[238]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[238] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_238_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_238_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[221]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[221] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_221_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_221_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[204]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[204] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_204_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_204_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[187]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[187] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_187_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_187_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[170]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[170] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_170_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_170_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[152]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_152_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[152] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_152_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_152_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[135]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_135_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[135] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_135_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_135_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[118]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[118] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_118_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_118_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[101]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[101] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_101_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_101_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[84]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[84] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_84_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_84_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[67]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[67] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_67_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_67_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[50]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[50] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_50_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_50_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[32]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_32_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[32] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_32_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_32_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[14]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[14] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_14_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_14_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: dst_C_WR_pass
              (input port clocked by clk_ext)
  Endpoint: dst_C_WR_pass_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  dst_C_WR_pass (in)                                     0.000      0.000 f
  dst_C_WR_pass_SYN_reg/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  dst_C_WR_pass_SYN_reg/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[239]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_239_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[239] (in)                                     0.000      0.000 f
  req_data_SYN_reg_239_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_239_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[221]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_221_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[221] (in)                                     0.000      0.000 f
  req_data_SYN_reg_221_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_221_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[203]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[203] (in)                                     0.000      0.000 f
  req_data_SYN_reg_203_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_203_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[185]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_185_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[185] (in)                                     0.000      0.000 f
  req_data_SYN_reg_185_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_185_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[166]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[166] (in)                                     0.000      0.000 f
  req_data_SYN_reg_166_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_166_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[148]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[148] (in)                                     0.000      0.000 f
  req_data_SYN_reg_148_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_148_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[130]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[130] (in)                                     0.000      0.000 f
  req_data_SYN_reg_130_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_130_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[111]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_111_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[111] (in)                                     0.000      0.000 f
  req_data_SYN_reg_111_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_111_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[93]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_93_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[93] (in)                       0.000      0.000 f
  req_data_SYN_reg_93_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_93_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[74]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[74] (in)                       0.000      0.000 f
  req_data_SYN_reg_74_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_74_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[56]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[56] (in)                       0.000      0.000 f
  req_data_SYN_reg_56_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_56_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[38]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[38] (in)                       0.000      0.000 f
  req_data_SYN_reg_38_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_38_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[20]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[20] (in)                       0.000      0.000 f
  req_data_SYN_reg_20_/D (DFFRQX1MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_20_/CK (DFFRQX1MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[1]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[1] (in)                        0.000      0.000 f
  req_data_SYN_reg_1_/D (DFFRQX1MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_1_/CK (DFFRQX1MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[237]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[237] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_237_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_237_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[219]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[219] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_219_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_219_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[201]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_201_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[201] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_201_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_201_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[182]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_182_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[182] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_182_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_182_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[164]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[164] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_164_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_164_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[146]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_146_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[146] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_146_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_146_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[127]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_127_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[127] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_127_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_127_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[109]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[109] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_109_/D (DFFRQX1MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_109_/CK (DFFRQX1MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[90]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[90] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_90_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_90_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[72]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_72_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[72] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_72_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_72_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[54]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[54] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_54_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_54_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[36]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[36] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_36_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_36_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[17]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_17_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[17] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_17_/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_17_/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: src_B_RD_pass
              (input port clocked by clk_ext)
  Endpoint: src_B_RD_pass_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  src_B_RD_pass (in)                                     0.000      0.000 f
  src_B_RD_pass_SYN_reg/D (DFFRQX1MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  src_B_RD_pass_SYN_reg/CK (DFFRQX1MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: HPC_clear_sig
              (input port clocked by clk_ext)
  Endpoint: HPC_clear_sig_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  HPC_clear_sig (in)                                     0.000      0.000 f
  HPC_clear_sig_SYN_reg/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  HPC_clear_sig_SYN_reg/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[255]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_255_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[255] (in)                                     0.000      0.000 f
  req_data_SYN_reg_255_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_255_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[254]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[254] (in)                                     0.000      0.000 f
  req_data_SYN_reg_254_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_254_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[253]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[253] (in)                                     0.000      0.000 f
  req_data_SYN_reg_253_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_253_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[252]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[252] (in)                                     0.000      0.000 f
  req_data_SYN_reg_252_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_252_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[251]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[251] (in)                                     0.000      0.000 f
  req_data_SYN_reg_251_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_251_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[250]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[250] (in)                                     0.000      0.000 f
  req_data_SYN_reg_250_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_250_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[249]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_249_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[249] (in)                                     0.000      0.000 f
  req_data_SYN_reg_249_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_249_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[248]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_248_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[248] (in)                                     0.000      0.000 f
  req_data_SYN_reg_248_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_248_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[247]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[247] (in)                                     0.000      0.000 f
  req_data_SYN_reg_247_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_247_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[246]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[246] (in)                                     0.000      0.000 f
  req_data_SYN_reg_246_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_246_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[245]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[245] (in)                                     0.000      0.000 f
  req_data_SYN_reg_245_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_245_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[244]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[244] (in)                                     0.000      0.000 f
  req_data_SYN_reg_244_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_244_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[243]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_243_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[243] (in)                                     0.000      0.000 f
  req_data_SYN_reg_243_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_243_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[238]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_238_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[238] (in)                                     0.000      0.000 f
  req_data_SYN_reg_238_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_238_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[237]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_237_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[237] (in)                                     0.000      0.000 f
  req_data_SYN_reg_237_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_237_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[236]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[236] (in)                                     0.000      0.000 f
  req_data_SYN_reg_236_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_236_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[235]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[235] (in)                                     0.000      0.000 f
  req_data_SYN_reg_235_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_235_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[234]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[234] (in)                                     0.000      0.000 f
  req_data_SYN_reg_234_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_234_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[233]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_233_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[233] (in)                                     0.000      0.000 f
  req_data_SYN_reg_233_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_233_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[232]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_232_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[232] (in)                                     0.000      0.000 f
  req_data_SYN_reg_232_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_232_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[231]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_231_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[231] (in)                                     0.000      0.000 f
  req_data_SYN_reg_231_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_231_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[230]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[230] (in)                                     0.000      0.000 f
  req_data_SYN_reg_230_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_230_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[229]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[229] (in)                                     0.000      0.000 f
  req_data_SYN_reg_229_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_229_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[228]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_228_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[228] (in)                                     0.000      0.000 f
  req_data_SYN_reg_228_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_228_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[226]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_226_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[226] (in)                                     0.000      0.000 f
  req_data_SYN_reg_226_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_226_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[224]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_224_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[224] (in)                                     0.000      0.000 f
  req_data_SYN_reg_224_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_224_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[222]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[222] (in)                                     0.000      0.000 f
  req_data_SYN_reg_222_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_222_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[220]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[220] (in)                                     0.000      0.000 f
  req_data_SYN_reg_220_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_220_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[219]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_219_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[219] (in)                                     0.000      0.000 f
  req_data_SYN_reg_219_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_219_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[218]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[218] (in)                                     0.000      0.000 f
  req_data_SYN_reg_218_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_218_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[217]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_217_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[217] (in)                                     0.000      0.000 f
  req_data_SYN_reg_217_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_217_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[216]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_216_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[216] (in)                                     0.000      0.000 f
  req_data_SYN_reg_216_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_216_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[215]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[215] (in)                                     0.000      0.000 f
  req_data_SYN_reg_215_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_215_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[214]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[214] (in)                                     0.000      0.000 f
  req_data_SYN_reg_214_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_214_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[213]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_213_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[213] (in)                                     0.000      0.000 f
  req_data_SYN_reg_213_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_213_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[211]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[211] (in)                                     0.000      0.000 f
  req_data_SYN_reg_211_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_211_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[210]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[210] (in)                                     0.000      0.000 f
  req_data_SYN_reg_210_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_210_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[208]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_208_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[208] (in)                                     0.000      0.000 f
  req_data_SYN_reg_208_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_208_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[207]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_207_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[207] (in)                                     0.000      0.000 f
  req_data_SYN_reg_207_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_207_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[205]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[205] (in)                                     0.000      0.000 f
  req_data_SYN_reg_205_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_205_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[204]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_204_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[204] (in)                                     0.000      0.000 f
  req_data_SYN_reg_204_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_204_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[202]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[202] (in)                                     0.000      0.000 f
  req_data_SYN_reg_202_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_202_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[201]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_201_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[201] (in)                                     0.000      0.000 f
  req_data_SYN_reg_201_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_201_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[200]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_200_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[200] (in)                                     0.000      0.000 f
  req_data_SYN_reg_200_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_200_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[199]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_199_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[199] (in)                                     0.000      0.000 f
  req_data_SYN_reg_199_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_199_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[198]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_198_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[198] (in)                                     0.000      0.000 f
  req_data_SYN_reg_198_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_198_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[196]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[196] (in)                                     0.000      0.000 f
  req_data_SYN_reg_196_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_196_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[195]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[195] (in)                                     0.000      0.000 f
  req_data_SYN_reg_195_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_195_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[194]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[194] (in)                                     0.000      0.000 f
  req_data_SYN_reg_194_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_194_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[192]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_192_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[192] (in)                                     0.000      0.000 f
  req_data_SYN_reg_192_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_192_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[191]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_191_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[191] (in)                                     0.000      0.000 f
  req_data_SYN_reg_191_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_191_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[190]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[190] (in)                                     0.000      0.000 f
  req_data_SYN_reg_190_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_190_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[188]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[188] (in)                                     0.000      0.000 f
  req_data_SYN_reg_188_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_188_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[187]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_187_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[187] (in)                                     0.000      0.000 f
  req_data_SYN_reg_187_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_187_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[186]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[186] (in)                                     0.000      0.000 f
  req_data_SYN_reg_186_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_186_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[184]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[184] (in)                                     0.000      0.000 f
  req_data_SYN_reg_184_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_184_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[183]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_183_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[183] (in)                                     0.000      0.000 f
  req_data_SYN_reg_183_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_183_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[181]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[181] (in)                                     0.000      0.000 f
  req_data_SYN_reg_181_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_181_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[180]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[180] (in)                                     0.000      0.000 f
  req_data_SYN_reg_180_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_180_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[179]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[179] (in)                                     0.000      0.000 f
  req_data_SYN_reg_179_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_179_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[178]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[178] (in)                                     0.000      0.000 f
  req_data_SYN_reg_178_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_178_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[176]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_176_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[176] (in)                                     0.000      0.000 f
  req_data_SYN_reg_176_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_176_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[175]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_175_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[175] (in)                                     0.000      0.000 f
  req_data_SYN_reg_175_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_175_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[174]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[174] (in)                                     0.000      0.000 f
  req_data_SYN_reg_174_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_174_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[173]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[173] (in)                                     0.000      0.000 f
  req_data_SYN_reg_173_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_173_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[171]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[171] (in)                                     0.000      0.000 f
  req_data_SYN_reg_171_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_171_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[170]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_170_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[170] (in)                                     0.000      0.000 f
  req_data_SYN_reg_170_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_170_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[169]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_169_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[169] (in)                                     0.000      0.000 f
  req_data_SYN_reg_169_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_169_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[168]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_168_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[168] (in)                                     0.000      0.000 f
  req_data_SYN_reg_168_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_168_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[165]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[165] (in)                                     0.000      0.000 f
  req_data_SYN_reg_165_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_165_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[164]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_164_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[164] (in)                                     0.000      0.000 f
  req_data_SYN_reg_164_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_164_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[163]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[163] (in)                                     0.000      0.000 f
  req_data_SYN_reg_163_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_163_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[162]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[162] (in)                                     0.000      0.000 f
  req_data_SYN_reg_162_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_162_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[160]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_160_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[160] (in)                                     0.000      0.000 f
  req_data_SYN_reg_160_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_160_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[159]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_159_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[159] (in)                                     0.000      0.000 f
  req_data_SYN_reg_159_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_159_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[158]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[158] (in)                                     0.000      0.000 f
  req_data_SYN_reg_158_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_158_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[157]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[157] (in)                                     0.000      0.000 f
  req_data_SYN_reg_157_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_157_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[156]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[156] (in)                                     0.000      0.000 f
  req_data_SYN_reg_156_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_156_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[154]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[154] (in)                                     0.000      0.000 f
  req_data_SYN_reg_154_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_154_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[153]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_153_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[153] (in)                                     0.000      0.000 f
  req_data_SYN_reg_153_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_153_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[151]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[151] (in)                                     0.000      0.000 f
  req_data_SYN_reg_151_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_151_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[150]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[150] (in)                                     0.000      0.000 f
  req_data_SYN_reg_150_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_150_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[149]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[149] (in)                                     0.000      0.000 f
  req_data_SYN_reg_149_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_149_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[147]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[147] (in)                                     0.000      0.000 f
  req_data_SYN_reg_147_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_147_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[146]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_146_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[146] (in)                                     0.000      0.000 f
  req_data_SYN_reg_146_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_146_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[144]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_144_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[144] (in)                                     0.000      0.000 f
  req_data_SYN_reg_144_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_144_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[143]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_143_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[143] (in)                                     0.000      0.000 f
  req_data_SYN_reg_143_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_143_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[142]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[142] (in)                                     0.000      0.000 f
  req_data_SYN_reg_142_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_142_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[141]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[141] (in)                                     0.000      0.000 f
  req_data_SYN_reg_141_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_141_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[140]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[140] (in)                                     0.000      0.000 f
  req_data_SYN_reg_140_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_140_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[139]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[139] (in)                                     0.000      0.000 f
  req_data_SYN_reg_139_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_139_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[136]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[136] (in)                                     0.000      0.000 f
  req_data_SYN_reg_136_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_136_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[135]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_135_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[135] (in)                                     0.000      0.000 f
  req_data_SYN_reg_135_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_135_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[134]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[134] (in)                                     0.000      0.000 f
  req_data_SYN_reg_134_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_134_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[133]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[133] (in)                                     0.000      0.000 f
  req_data_SYN_reg_133_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_133_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[132]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[132] (in)                                     0.000      0.000 f
  req_data_SYN_reg_132_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_132_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[131]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[131] (in)                                     0.000      0.000 f
  req_data_SYN_reg_131_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_131_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[128]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_128_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[128] (in)                                     0.000      0.000 f
  req_data_SYN_reg_128_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_128_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[127]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_127_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[127] (in)                                     0.000      0.000 f
  req_data_SYN_reg_127_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_127_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[126]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[126] (in)                                     0.000      0.000 f
  req_data_SYN_reg_126_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_126_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[125]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[125] (in)                                     0.000      0.000 f
  req_data_SYN_reg_125_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_125_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[124]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[124] (in)                                     0.000      0.000 f
  req_data_SYN_reg_124_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_124_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[123]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_123_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[123] (in)                                     0.000      0.000 f
  req_data_SYN_reg_123_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_123_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[121]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_121_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[121] (in)                                     0.000      0.000 f
  req_data_SYN_reg_121_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_121_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[119]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[119] (in)                                     0.000      0.000 f
  req_data_SYN_reg_119_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_119_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[118]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_118_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[118] (in)                                     0.000      0.000 f
  req_data_SYN_reg_118_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_118_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[117]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[117] (in)                                     0.000      0.000 f
  req_data_SYN_reg_117_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_117_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[116]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[116] (in)                                     0.000      0.000 f
  req_data_SYN_reg_116_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_116_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[115]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[115] (in)                                     0.000      0.000 f
  req_data_SYN_reg_115_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_115_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[114]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[114] (in)                                     0.000      0.000 f
  req_data_SYN_reg_114_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_114_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[112]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_112_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[112] (in)                                     0.000      0.000 f
  req_data_SYN_reg_112_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_112_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[110]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[110] (in)                                     0.000      0.000 f
  req_data_SYN_reg_110_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_110_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[109]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_109_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[109] (in)                                     0.000      0.000 f
  req_data_SYN_reg_109_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_109_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[108]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_108_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[108] (in)                                     0.000      0.000 f
  req_data_SYN_reg_108_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_108_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[106]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[106] (in)                                     0.000      0.000 f
  req_data_SYN_reg_106_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_106_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[105]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_105_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[105] (in)                                     0.000      0.000 f
  req_data_SYN_reg_105_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_105_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[104]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_104_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[104] (in)                                     0.000      0.000 f
  req_data_SYN_reg_104_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_104_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[102]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[102] (in)                                     0.000      0.000 f
  req_data_SYN_reg_102_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_102_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[101]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_101_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[101] (in)                                     0.000      0.000 f
  req_data_SYN_reg_101_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_101_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[100]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_data[100] (in)                                     0.000      0.000 f
  req_data_SYN_reg_100_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_data_SYN_reg_100_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: req_data[99]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_99_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[99] (in)                       0.000      0.000 f
  req_data_SYN_reg_99_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_99_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[98]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_98_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[98] (in)                       0.000      0.000 f
  req_data_SYN_reg_98_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_98_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[96]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_96_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[96] (in)                       0.000      0.000 f
  req_data_SYN_reg_96_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_96_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[95]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_95_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[95] (in)                       0.000      0.000 f
  req_data_SYN_reg_95_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_95_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[94]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[94] (in)                       0.000      0.000 f
  req_data_SYN_reg_94_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_94_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[91]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[91] (in)                       0.000      0.000 f
  req_data_SYN_reg_91_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_91_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[90]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_90_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[90] (in)                       0.000      0.000 f
  req_data_SYN_reg_90_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_90_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[89]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_89_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[89] (in)                       0.000      0.000 f
  req_data_SYN_reg_89_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_89_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[88]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_88_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[88] (in)                       0.000      0.000 f
  req_data_SYN_reg_88_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_88_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[87]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[87] (in)                       0.000      0.000 f
  req_data_SYN_reg_87_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_87_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[85]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[85] (in)                       0.000      0.000 f
  req_data_SYN_reg_85_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_85_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[84]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_84_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[84] (in)                       0.000      0.000 f
  req_data_SYN_reg_84_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_84_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[83]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[83] (in)                       0.000      0.000 f
  req_data_SYN_reg_83_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_83_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[82]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[82] (in)                       0.000      0.000 f
  req_data_SYN_reg_82_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_82_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[80]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_80_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[80] (in)                       0.000      0.000 f
  req_data_SYN_reg_80_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_80_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[79]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_79_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[79] (in)                       0.000      0.000 f
  req_data_SYN_reg_79_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_79_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[78]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_78_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[78] (in)                       0.000      0.000 f
  req_data_SYN_reg_78_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_78_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[76]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[76] (in)                       0.000      0.000 f
  req_data_SYN_reg_76_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_76_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[75]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[75] (in)                       0.000      0.000 f
  req_data_SYN_reg_75_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_75_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[73]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_73_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[73] (in)                       0.000      0.000 f
  req_data_SYN_reg_73_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_73_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[72]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_72_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[72] (in)                       0.000      0.000 f
  req_data_SYN_reg_72_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_72_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[71]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_71_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[71] (in)                       0.000      0.000 f
  req_data_SYN_reg_71_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_71_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[70]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[70] (in)                       0.000      0.000 f
  req_data_SYN_reg_70_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_70_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[68]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[68] (in)                       0.000      0.000 f
  req_data_SYN_reg_68_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_68_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[67]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_67_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[67] (in)                       0.000      0.000 f
  req_data_SYN_reg_67_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_67_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[66]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[66] (in)                       0.000      0.000 f
  req_data_SYN_reg_66_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_66_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[64]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_64_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[64] (in)                       0.000      0.000 f
  req_data_SYN_reg_64_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_64_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[63]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_63_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[63] (in)                       0.000      0.000 f
  req_data_SYN_reg_63_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_63_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[61]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[61] (in)                       0.000      0.000 f
  req_data_SYN_reg_61_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_61_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[60]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[60] (in)                       0.000      0.000 f
  req_data_SYN_reg_60_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_60_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[59]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[59] (in)                       0.000      0.000 f
  req_data_SYN_reg_59_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_59_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[58]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[58] (in)                       0.000      0.000 f
  req_data_SYN_reg_58_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_58_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[57]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_57_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[57] (in)                       0.000      0.000 f
  req_data_SYN_reg_57_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_57_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[55]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[55] (in)                       0.000      0.000 f
  req_data_SYN_reg_55_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_55_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[54]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_54_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[54] (in)                       0.000      0.000 f
  req_data_SYN_reg_54_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_54_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[53]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[53] (in)                       0.000      0.000 f
  req_data_SYN_reg_53_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_53_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[51]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[51] (in)                       0.000      0.000 f
  req_data_SYN_reg_51_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_51_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[50]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_50_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[50] (in)                       0.000      0.000 f
  req_data_SYN_reg_50_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_50_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[48]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_48_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[48] (in)                       0.000      0.000 f
  req_data_SYN_reg_48_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_48_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[46]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[46] (in)                       0.000      0.000 f
  req_data_SYN_reg_46_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_46_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[45]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[45] (in)                       0.000      0.000 f
  req_data_SYN_reg_45_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_45_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[44]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[44] (in)                       0.000      0.000 f
  req_data_SYN_reg_44_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_44_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[43]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[43] (in)                       0.000      0.000 f
  req_data_SYN_reg_43_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_43_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[42]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[42] (in)                       0.000      0.000 f
  req_data_SYN_reg_42_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_42_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[41]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_41_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[41] (in)                       0.000      0.000 f
  req_data_SYN_reg_41_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_41_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[40]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_40_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[40] (in)                       0.000      0.000 f
  req_data_SYN_reg_40_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_40_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[39]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_39_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[39] (in)                       0.000      0.000 f
  req_data_SYN_reg_39_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_39_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[37]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[37] (in)                       0.000      0.000 f
  req_data_SYN_reg_37_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_37_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[36]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_36_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[36] (in)                       0.000      0.000 f
  req_data_SYN_reg_36_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_36_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[34]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[34] (in)                       0.000      0.000 f
  req_data_SYN_reg_34_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_34_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[31]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_31_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[31] (in)                       0.000      0.000 f
  req_data_SYN_reg_31_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_31_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[30]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[30] (in)                       0.000      0.000 f
  req_data_SYN_reg_30_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_30_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[29]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[29] (in)                       0.000      0.000 f
  req_data_SYN_reg_29_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_29_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[28]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[28] (in)                       0.000      0.000 f
  req_data_SYN_reg_28_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_28_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[27]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[27] (in)                       0.000      0.000 f
  req_data_SYN_reg_27_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_27_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[26]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[26] (in)                       0.000      0.000 f
  req_data_SYN_reg_26_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_26_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[25]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_25_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[25] (in)                       0.000      0.000 f
  req_data_SYN_reg_25_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_25_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[24]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_24_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[24] (in)                       0.000      0.000 f
  req_data_SYN_reg_24_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_24_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[23]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_23_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[23] (in)                       0.000      0.000 f
  req_data_SYN_reg_23_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_23_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[22]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[22] (in)                       0.000      0.000 f
  req_data_SYN_reg_22_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_22_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[21]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[21] (in)                       0.000      0.000 f
  req_data_SYN_reg_21_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_21_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[19]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[19] (in)                       0.000      0.000 f
  req_data_SYN_reg_19_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_19_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[15]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_15_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[15] (in)                       0.000      0.000 f
  req_data_SYN_reg_15_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_15_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[14]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_14_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[14] (in)                       0.000      0.000 f
  req_data_SYN_reg_14_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_14_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[13]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[13] (in)                       0.000      0.000 f
  req_data_SYN_reg_13_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_13_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[12]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[12] (in)                       0.000      0.000 f
  req_data_SYN_reg_12_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_12_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[11]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[11] (in)                       0.000      0.000 f
  req_data_SYN_reg_11_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_11_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[10]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[10] (in)                       0.000      0.000 f
  req_data_SYN_reg_10_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_10_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[9]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[9] (in)                        0.000      0.000 f
  req_data_SYN_reg_9_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_9_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[8]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[8] (in)                        0.000      0.000 f
  req_data_SYN_reg_8_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_8_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[7]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[7] (in)                        0.000      0.000 f
  req_data_SYN_reg_7_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_7_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[6]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[6] (in)                        0.000      0.000 f
  req_data_SYN_reg_6_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_6_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[5]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[5] (in)                        0.000      0.000 f
  req_data_SYN_reg_5_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_5_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[4]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[4] (in)                        0.000      0.000 f
  req_data_SYN_reg_4_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_4_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_data[3]
              (input port clocked by clk_ext)
  Endpoint: req_data_SYN_reg_3_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  req_data[3] (in)                        0.000      0.000 f
  req_data_SYN_reg_3_/D (DFFRQX2MTR)      0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  req_data_SYN_reg_3_/CK (DFFRQX2MTR)     0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[254]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_254_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[254] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_254_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_254_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[253]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_253_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[253] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_253_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_253_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[252]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_252_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[252] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_252_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_252_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[251]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_251_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[251] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_251_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_251_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[250]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_250_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[250] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_250_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_250_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[249]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_249_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[249] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_249_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_249_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[248]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_248_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[248] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_248_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_248_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[247]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_247_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[247] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_247_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_247_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[246]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_246_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[246] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_246_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_246_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[245]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_245_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[245] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_245_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_245_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[244]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_244_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[244] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_244_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_244_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[242]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_242_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[242] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_242_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_242_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[241]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_241_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[241] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_241_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_241_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[239]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_239_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[239] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_239_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_239_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[236]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_236_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[236] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_236_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_236_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[235]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_235_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[235] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_235_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_235_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[234]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_234_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[234] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_234_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_234_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[233]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_233_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[233] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_233_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_233_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[232]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_232_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[232] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_232_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_232_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[231]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_231_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[231] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_231_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_231_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[230]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_230_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[230] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_230_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_230_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[229]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_229_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[229] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_229_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_229_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[227]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_227_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[227] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_227_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_227_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[226]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_226_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[226] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_226_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_226_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[225]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_225_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[225] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_225_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_225_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[223]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_223_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[223] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_223_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_223_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[222]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_222_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[222] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_222_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_222_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[220]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_220_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[220] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_220_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_220_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[218]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_218_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[218] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_218_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_218_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[217]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_217_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[217] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_217_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_217_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[216]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_216_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[216] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_216_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_216_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[215]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_215_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[215] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_215_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_215_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[214]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_214_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[214] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_214_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_214_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[212]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_212_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[212] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_212_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_212_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[211]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_211_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[211] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_211_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_211_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[210]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_210_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[210] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_210_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_210_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[209]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_209_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[209] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_209_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_209_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[207]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_207_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[207] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_207_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_207_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[206]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_206_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[206] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_206_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_206_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[205]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_205_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[205] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_205_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_205_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[203]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_203_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[203] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_203_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_203_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[202]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_202_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[202] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_202_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_202_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[200]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_200_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[200] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_200_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_200_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[199]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_199_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[199] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_199_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_199_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[197]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_197_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[197] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_197_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_197_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[196]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_196_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[196] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_196_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_196_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[195]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_195_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[195] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_195_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_195_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[194]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_194_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[194] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_194_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_194_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[193]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_193_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[193] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_193_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_193_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[191]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_191_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[191] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_191_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_191_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[190]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_190_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[190] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_190_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_190_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[189]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_189_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[189] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_189_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_189_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[188]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_188_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[188] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_188_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_188_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[186]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_186_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[186] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_186_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_186_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[185]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_185_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[185] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_185_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_185_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[184]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_184_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[184] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_184_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_184_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[181]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_181_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[181] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_181_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_181_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[180]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_180_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[180] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_180_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_180_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[179]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_179_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[179] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_179_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_179_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[178]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_178_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[178] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_178_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_178_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[177]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_177_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[177] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_177_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_177_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[175]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_175_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[175] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_175_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_175_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[174]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_174_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[174] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_174_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_174_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[173]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_173_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[173] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_173_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_173_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[172]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_172_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[172] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_172_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_172_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[171]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_171_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[171] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_171_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_171_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[169]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_169_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[169] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_169_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_169_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[167]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_167_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[167] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_167_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_167_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[166]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_166_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[166] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_166_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_166_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[165]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_165_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[165] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_165_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_165_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[163]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_163_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[163] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_163_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_163_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[162]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_162_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[162] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_162_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_162_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[161]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_161_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[161] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_161_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_161_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[159]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_159_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[159] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_159_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_159_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[158]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_158_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[158] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_158_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_158_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[157]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_157_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[157] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_157_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_157_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[156]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_156_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[156] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_156_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_156_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[155]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_155_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[155] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_155_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_155_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[154]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_154_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[154] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_154_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_154_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[151]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_151_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[151] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_151_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_151_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[150]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_150_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[150] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_150_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_150_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[149]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_149_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[149] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_149_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_149_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[148]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_148_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[148] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_148_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_148_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[147]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_147_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[147] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_147_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_147_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[145]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_145_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[145] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_145_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_145_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[143]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_143_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[143] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_143_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_143_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[142]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_142_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[142] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_142_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_142_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[141]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_141_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[141] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_141_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_141_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[140]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_140_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[140] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_140_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_140_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[139]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_139_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[139] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_139_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_139_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[137]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_137_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[137] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_137_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_137_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[136]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_136_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[136] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_136_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_136_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[134]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_134_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[134] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_134_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_134_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[133]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_133_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[133] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_133_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_133_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[132]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_132_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[132] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_132_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_132_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[131]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_131_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[131] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_131_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_131_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[130]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_130_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[130] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_130_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_130_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[129]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_129_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[129] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_129_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_129_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[126]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_126_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[126] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_126_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_126_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[125]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_125_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[125] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_125_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_125_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[124]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_124_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[124] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_124_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_124_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[122]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_122_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[122] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_122_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_122_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[121]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_121_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[121] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_121_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_121_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[120]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_120_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[120] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_120_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_120_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[119]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_119_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[119] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_119_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_119_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[117]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_117_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[117] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_117_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_117_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[116]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_116_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[116] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_116_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_116_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[115]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_115_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[115] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_115_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_115_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[114]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_114_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[114] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_114_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_114_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[113]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_113_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[113] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_113_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_113_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[111]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_111_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[111] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_111_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_111_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[110]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_110_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[110] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_110_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_110_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[107]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_107_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[107] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_107_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_107_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[106]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_106_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[106] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_106_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_106_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[105]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_105_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[105] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_105_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_105_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[104]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_104_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[104] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_104_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_104_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[103]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_103_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[103] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_103_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_103_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[102]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_102_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[102] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_102_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_102_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[100]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_100_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[100] (in)                                    0.000      0.000 f
  DRAM_data_SYN_reg_100_/D (DFFRQX2MTR)                  0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_100_/CK (DFFRQX2MTR)                 0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[99]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_99_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[99] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_99_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_99_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[98]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_98_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[98] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_98_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_98_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[97]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_97_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[97] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_97_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_97_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[95]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_95_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[95] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_95_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_95_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[94]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_94_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[94] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_94_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_94_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[92]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_92_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[92] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_92_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_92_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[91]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_91_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[91] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_91_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_91_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[89]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_89_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[89] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_89_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_89_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[88]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_88_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[88] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_88_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_88_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[87]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_87_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[87] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_87_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_87_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[86]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_86_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[86] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_86_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_86_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[85]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_85_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[85] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_85_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_85_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[83]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_83_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[83] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_83_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_83_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[82]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_82_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[82] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_82_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_82_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[81]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_81_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[81] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_81_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_81_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[79]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_79_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[79] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_79_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_79_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[77]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_77_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[77] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_77_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_77_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[76]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_76_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[76] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_76_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_76_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[75]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_75_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[75] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_75_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_75_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[74]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_74_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[74] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_74_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_74_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[73]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_73_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[73] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_73_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_73_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[71]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_71_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[71] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_71_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_71_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[70]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_70_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[70] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_70_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_70_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[69]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_69_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[69] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_69_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_69_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[68]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_68_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[68] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_68_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_68_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[66]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_66_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[66] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_66_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_66_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[65]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_65_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[65] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_65_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_65_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[62]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_62_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[62] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_62_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_62_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[61]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_61_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[61] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_61_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_61_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[60]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_60_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[60] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_60_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_60_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[59]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_59_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[59] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_59_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_59_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[58]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_58_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[58] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_58_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_58_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[57]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_57_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[57] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_57_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_57_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[56]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_56_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[56] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_56_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_56_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[55]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_55_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[55] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_55_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_55_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[53]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_53_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[53] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_53_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_53_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[52]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_52_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[52] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_52_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_52_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[51]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_51_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[51] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_51_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_51_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[49]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_49_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[49] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_49_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_49_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[46]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_46_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[46] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_46_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_46_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[45]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_45_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[45] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_45_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_45_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[44]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_44_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[44] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_44_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_44_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[43]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_43_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[43] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_43_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_43_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[42]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_42_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[42] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_42_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_42_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[41]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_41_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[41] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_41_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_41_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[40]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_40_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[40] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_40_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_40_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[39]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_39_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[39] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_39_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_39_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[38]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_38_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[38] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_38_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_38_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[37]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_37_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[37] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_37_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_37_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[35]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_35_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[35] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_35_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_35_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[34]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_34_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[34] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_34_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_34_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[30]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_30_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[30] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_30_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_30_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[29]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_29_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[29] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_29_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_29_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[28]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_28_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[28] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_28_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_28_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[27]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_27_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[27] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_27_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_27_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[26]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_26_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[26] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_26_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_26_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[25]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_25_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[25] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_25_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_25_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[24]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_24_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[24] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_24_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_24_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[23]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_23_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[23] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_23_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_23_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[22]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_22_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[22] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_22_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_22_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[21]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_21_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[21] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_21_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_21_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[20]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_20_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[20] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_20_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_20_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[19]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_19_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[19] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_19_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_19_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[16]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_16_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[16] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_16_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_16_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[13]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_13_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[13] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_13_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_13_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[12]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_12_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[12] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_12_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_12_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[11]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_11_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[11] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_11_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_11_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[10]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_10_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  DRAM_data[10] (in)                                     0.000      0.000 f
  DRAM_data_SYN_reg_10_/D (DFFRQX2MTR)                   0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  DRAM_data_SYN_reg_10_/CK (DFFRQX2MTR)                  0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


  Startpoint: DRAM_data[9]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_9_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[9] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_9_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_9_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[8]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_8_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[8] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_8_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_8_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[7]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_7_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[7] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_7_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_7_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[6]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_6_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[6] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_6_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_6_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[5]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_5_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[5] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_5_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_5_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[4]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_4_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[4] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_4_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_4_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[2]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_2_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[2] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_2_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_2_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[1]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_1_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[1] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_1_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_1_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: DRAM_data[0]
              (input port clocked by clk_ext)
  Endpoint: DRAM_data_SYN_reg_0_
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  DRAM_data[0] (in)                       0.000      0.000 f
  DRAM_data_SYN_reg_0_/D (DFFRQX2MTR)     0.000      0.000 f
  data arrival time                                  0.000

  clock clk_ext (rise edge)               0.000      0.000
  clock network delay (ideal)             0.000      0.000
  DRAM_data_SYN_reg_0_/CK (DFFRQX2MTR)    0.000      0.000 r
  library hold time                       0.010      0.010
  data required time                                 0.010
  -----------------------------------------------------------
  data required time                                 0.010
  data arrival time                                  0.000
  -----------------------------------------------------------
  slack (VIOLATED)                                  -0.010


  Startpoint: req_MM_vecA_write
              (input port clocked by clk_ext)
  Endpoint: req_MM_vecA_write_SYN_reg
            (rising edge-triggered flip-flop clocked by clk_ext)
  Path Group: clk_ext
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  input external delay                                   0.000      0.000 f
  req_MM_vecA_write (in)                                 0.000      0.000 f
  req_MM_vecA_write_SYN_reg/D (DFFRQX2MTR)               0.000      0.000 f
  data arrival time                                                 0.000

  clock clk_ext (rise edge)                              0.000      0.000
  clock network delay (ideal)                            0.000      0.000
  req_MM_vecA_write_SYN_reg/CK (DFFRQX2MTR)              0.000      0.000 r
  library hold time                                      0.010      0.010
  data required time                                                0.010
  --------------------------------------------------------------------------
  data required time                                                0.010
  data arrival time                                                 0.000
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                 -0.010


    Design: PIM_ALU_SYN_top

    max_area              0.000
  - Current Area       63158.723
  ------------------------------
    Slack              -63158.723  (VIOLATED)


    Design: PIM_ALU_SYN_top

    max_leakage_power         0.000
  - Current Leakage Power     0.050
  ----------------------------------
    Slack                    -0.050  (VIOLATED)


1
