# [repr (C)] # [doc = "Register block"] pub struct RegisterBlock { reset : Reset , scratch : Scratch , bus_errors : BusErrors , } impl RegisterBlock { # [doc = "0x00 - "] # [inline (always)] pub const fn reset (& self) -> & Reset { & self . reset } # [doc = "0x04 - Use this register as a scratch space to verify that software read/write accesses to the Wishbone/CSR bus are working correctly. The initial reset value of 0x12345678 can be used to verify endianness."] # [inline (always)] pub const fn scratch (& self) -> & Scratch { & self . scratch } # [doc = "0x08 - Total number of Wishbone bus errors (timeouts) since start."] # [inline (always)] pub const fn bus_errors (& self) -> & BusErrors { & self . bus_errors } } # [doc = "RESET (rw) register accessor: \n\nYou can [`read`](crate::Reg::read) this register and get [`reset::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`reset::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@reset`] module"] # [doc (alias = "RESET")] pub type Reset = crate :: Reg < reset :: ResetSpec > ; # [doc = ""] pub mod reset ; # [doc = "SCRATCH (rw) register accessor: Use this register as a scratch space to verify that software read/write accesses to the Wishbone/CSR bus are working correctly. The initial reset value of 0x12345678 can be used to verify endianness.\n\nYou can [`read`](crate::Reg::read) this register and get [`scratch::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`scratch::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@scratch`] module"] # [doc (alias = "SCRATCH")] pub type Scratch = crate :: Reg < scratch :: ScratchSpec > ; # [doc = "Use this register as a scratch space to verify that software read/write accesses to the Wishbone/CSR bus are working correctly. The initial reset value of 0x12345678 can be used to verify endianness."] pub mod scratch ; # [doc = "BUS_ERRORS (rw) register accessor: Total number of Wishbone bus errors (timeouts) since start.\n\nYou can [`read`](crate::Reg::read) this register and get [`bus_errors::R`]. You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`bus_errors::W`]. You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).\n\nFor information about available fields see [`mod@bus_errors`] module"] # [doc (alias = "BUS_ERRORS")] pub type BusErrors = crate :: Reg < bus_errors :: BusErrorsSpec > ; # [doc = "Total number of Wishbone bus errors (timeouts) since start."] pub mod bus_errors ;