/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sub_dma.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/25/10 9:49p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Jan 22 20:20:25 2010
 *                 MD5 Checksum         a2d1f2163f65e87d228a0fb491cb442d
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7125/rdb/c0/bchp_sub_dma.h $
 * 
 * Hydra_Software_Devel/1   1/25/10 9:49p albertl
 * SW7125-177: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_SUB_DMA_H__
#define BCHP_SUB_DMA_H__

/***************************************************************************
 *SUB_DMA - Bridge DMA Registers
 ***************************************************************************/
#define BCHP_SUB_DMA_CNTRL_CFG                   0x04000300 /* DMA Control and Configuration Register */
#define BCHP_SUB_DMA_STATUS                      0x04000304 /* DMA TX/RX Status Register */
#define BCHP_SUB_DMA_BUFF_ALLOC                  0x04000308 /* DMA Buffer Allocation/Deallocation Register */
#define BCHP_SUB_DMA_BUFF_RETURN                 0x0400030c /* DMA Buffer Allocation/Deallocation Register */
#define BCHP_SUB_DMA_RXFIFO_THRES                0x04000310 /* DMA RX FIFO Threshold Register */
#define BCHP_SUB_DMA_TXFIFO_THRES                0x04000314 /* DMA TX FIFO Threshold Register */
#define BCHP_SUB_DMA_RESERVED_0                  0x04000318 /* Reserved */
#define BCHP_SUB_DMA_RX_LO                       0x0400031c /* DMA RX FIFO Low Word Register */
#define BCHP_SUB_DMA_RX_HI                       0x04000320 /* DMA RX FIFO High Word Register */
#define BCHP_SUB_DMA_TX_LO                       0x04000324 /* DMA TX FIFO Low Word Register */
#define BCHP_SUB_DMA_TX_HI                       0x04000328 /* DMA TX FIFO High Word Register */
#define BCHP_SUB_DMA_TOT_XFR_BDS                 0x0400032c /* DMA Total Passed Transfer BDs */
#define BCHP_SUB_DMA_TOT_MSD_XFR_BDS             0x04000330 /* DMA Total Missed Transfer BDs */

/***************************************************************************
 *CNTRL_CFG - DMA Control and Configuration Register
 ***************************************************************************/
/* SUB_DMA :: CNTRL_CFG :: reserved0 [31:04] */
#define BCHP_SUB_DMA_CNTRL_CFG_reserved0_MASK                      0xfffffff0
#define BCHP_SUB_DMA_CNTRL_CFG_reserved0_SHIFT                     4

/* SUB_DMA :: CNTRL_CFG :: DMA_XFR_BD_FIFO_FLUSH [03:03] */
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_XFR_BD_FIFO_FLUSH_MASK          0x00000008
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_XFR_BD_FIFO_FLUSH_SHIFT         3

/* SUB_DMA :: CNTRL_CFG :: DMA_FPM_reset [02:02] */
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_FPM_reset_MASK                  0x00000004
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_FPM_reset_SHIFT                 2

/* SUB_DMA :: CNTRL_CFG :: DMA_TO_BNM_EN [01:01] */
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_TO_BNM_EN_MASK                  0x00000002
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_TO_BNM_EN_SHIFT                 1

/* SUB_DMA :: CNTRL_CFG :: DMA_TO_SCB_EN [00:00] */
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_TO_SCB_EN_MASK                  0x00000001
#define BCHP_SUB_DMA_CNTRL_CFG_DMA_TO_SCB_EN_SHIFT                 0

/***************************************************************************
 *STATUS - DMA TX/RX Status Register
 ***************************************************************************/
/* SUB_DMA :: STATUS :: reserved0 [31:13] */
#define BCHP_SUB_DMA_STATUS_reserved0_MASK                         0xffffe000
#define BCHP_SUB_DMA_STATUS_reserved0_SHIFT                        13

/* SUB_DMA :: STATUS :: DMA_XFR_BD_FIFO_SIZE [12:08] */
#define BCHP_SUB_DMA_STATUS_DMA_XFR_BD_FIFO_SIZE_MASK              0x00001f00
#define BCHP_SUB_DMA_STATUS_DMA_XFR_BD_FIFO_SIZE_SHIFT             8

/* SUB_DMA :: STATUS :: reserved1 [07:05] */
#define BCHP_SUB_DMA_STATUS_reserved1_MASK                         0x000000e0
#define BCHP_SUB_DMA_STATUS_reserved1_SHIFT                        5

/* SUB_DMA :: STATUS :: DMA_XFR_BD_FIFO_AVAIL [04:00] */
#define BCHP_SUB_DMA_STATUS_DMA_XFR_BD_FIFO_AVAIL_MASK             0x0000001f
#define BCHP_SUB_DMA_STATUS_DMA_XFR_BD_FIFO_AVAIL_SHIFT            0

/***************************************************************************
 *BUFF_ALLOC - DMA Buffer Allocation/Deallocation Register
 ***************************************************************************/
/* SUB_DMA :: BUFF_ALLOC :: BufAlloc [31:00] */
#define BCHP_SUB_DMA_BUFF_ALLOC_BufAlloc_MASK                      0xffffffff
#define BCHP_SUB_DMA_BUFF_ALLOC_BufAlloc_SHIFT                     0

/***************************************************************************
 *BUFF_RETURN - DMA Buffer Allocation/Deallocation Register
 ***************************************************************************/
/* SUB_DMA :: BUFF_RETURN :: BufReturn [31:00] */
#define BCHP_SUB_DMA_BUFF_RETURN_BufReturn_MASK                    0xffffffff
#define BCHP_SUB_DMA_BUFF_RETURN_BufReturn_SHIFT                   0

/***************************************************************************
 *RXFIFO_THRES - DMA RX FIFO Threshold Register
 ***************************************************************************/
/* SUB_DMA :: RXFIFO_THRES :: BDTimeout [31:16] */
#define BCHP_SUB_DMA_RXFIFO_THRES_BDTimeout_MASK                   0xffff0000
#define BCHP_SUB_DMA_RXFIFO_THRES_BDTimeout_SHIFT                  16

/* SUB_DMA :: RXFIFO_THRES :: BDWatermark [15:08] */
#define BCHP_SUB_DMA_RXFIFO_THRES_BDWatermark_MASK                 0x0000ff00
#define BCHP_SUB_DMA_RXFIFO_THRES_BDWatermark_SHIFT                8

/* SUB_DMA :: RXFIFO_THRES :: BDAvailThresh [07:00] */
#define BCHP_SUB_DMA_RXFIFO_THRES_BDAvailThresh_MASK               0x000000ff
#define BCHP_SUB_DMA_RXFIFO_THRES_BDAvailThresh_SHIFT              0

/***************************************************************************
 *TXFIFO_THRES - DMA TX FIFO Threshold Register
 ***************************************************************************/
/* SUB_DMA :: TXFIFO_THRES :: reserved0 [31:16] */
#define BCHP_SUB_DMA_TXFIFO_THRES_reserved0_MASK                   0xffff0000
#define BCHP_SUB_DMA_TXFIFO_THRES_reserved0_SHIFT                  16

/* SUB_DMA :: TXFIFO_THRES :: TXFullThresh [15:08] */
#define BCHP_SUB_DMA_TXFIFO_THRES_TXFullThresh_MASK                0x0000ff00
#define BCHP_SUB_DMA_TXFIFO_THRES_TXFullThresh_SHIFT               8

/* SUB_DMA :: TXFIFO_THRES :: TXLowThresh [07:00] */
#define BCHP_SUB_DMA_TXFIFO_THRES_TXLowThresh_MASK                 0x000000ff
#define BCHP_SUB_DMA_TXFIFO_THRES_TXLowThresh_SHIFT                0

/***************************************************************************
 *RESERVED_0 - Reserved
 ***************************************************************************/
/* SUB_DMA :: RESERVED_0 :: reserved_for_eco0 [31:00] */
#define BCHP_SUB_DMA_RESERVED_0_reserved_for_eco0_MASK             0xffffffff
#define BCHP_SUB_DMA_RESERVED_0_reserved_for_eco0_SHIFT            0

/***************************************************************************
 *RX_LO - DMA RX FIFO Low Word Register
 ***************************************************************************/
/* SUB_DMA :: RX_LO :: RXLO [31:00] */
#define BCHP_SUB_DMA_RX_LO_RXLO_MASK                               0xffffffff
#define BCHP_SUB_DMA_RX_LO_RXLO_SHIFT                              0

/***************************************************************************
 *RX_HI - DMA RX FIFO High Word Register
 ***************************************************************************/
/* SUB_DMA :: RX_HI :: RXHI [31:00] */
#define BCHP_SUB_DMA_RX_HI_RXHI_MASK                               0xffffffff
#define BCHP_SUB_DMA_RX_HI_RXHI_SHIFT                              0

/***************************************************************************
 *TX_LO - DMA TX FIFO Low Word Register
 ***************************************************************************/
/* SUB_DMA :: TX_LO :: TXLO [31:00] */
#define BCHP_SUB_DMA_TX_LO_TXLO_MASK                               0xffffffff
#define BCHP_SUB_DMA_TX_LO_TXLO_SHIFT                              0

/***************************************************************************
 *TX_HI - DMA TX FIFO High Word Register
 ***************************************************************************/
/* SUB_DMA :: TX_HI :: TXLO [31:00] */
#define BCHP_SUB_DMA_TX_HI_TXLO_MASK                               0xffffffff
#define BCHP_SUB_DMA_TX_HI_TXLO_SHIFT                              0

/***************************************************************************
 *TOT_XFR_BDS - DMA Total Passed Transfer BDs
 ***************************************************************************/
/* SUB_DMA :: TOT_XFR_BDS :: TOT_XFR_BDS [31:00] */
#define BCHP_SUB_DMA_TOT_XFR_BDS_TOT_XFR_BDS_MASK                  0xffffffff
#define BCHP_SUB_DMA_TOT_XFR_BDS_TOT_XFR_BDS_SHIFT                 0

/***************************************************************************
 *TOT_MSD_XFR_BDS - DMA Total Missed Transfer BDs
 ***************************************************************************/
/* SUB_DMA :: TOT_MSD_XFR_BDS :: TOT_MSD_XFR_BDS [31:00] */
#define BCHP_SUB_DMA_TOT_MSD_XFR_BDS_TOT_MSD_XFR_BDS_MASK          0xffffffff
#define BCHP_SUB_DMA_TOT_MSD_XFR_BDS_TOT_MSD_XFR_BDS_SHIFT         0

#endif /* #ifndef BCHP_SUB_DMA_H__ */

/* End of File */
