#include <stdint.h>

#include "drivers/pic.h"
#include "drivers/int.h"
#include "lib/slibc.h"
#include "lib/typedef.h"

/* reinitialize the PIC controllers, giving them specified vector offsets
   rather than 8h and 70h, as configured by default */
 
#define ICW1_ICW4	0x01		/* Indicates that ICW4 will be present */
#define ICW1_SINGLE	0x02		/* Single (cascade) mode */
#define ICW1_INTERVAL4	0x04		/* Call address interval 4 (8) */
#define ICW1_LEVEL	0x08		/* Level triggered (edge) mode */
#define ICW1_INIT	0x10		/* Initialization - required! */
 
#define ICW4_8086	0x01		/* 8086/88 (MCS-80/85) mode */
#define ICW4_AUTO	0x02		/* Auto (normal) EOI */
#define ICW4_BUF_SLAVE	0x08		/* Buffered mode/slave */
#define ICW4_BUF_MASTER	0x0C		/* Buffered mode/master */
#define ICW4_SFNM	0x10		/* Special fully nested (not) */

/*
arguments:
	offset1 - vector offset for master PIC
		vectors on the master become offset1..offset1+7
	offset2 - same for slave PIC: offset2..offset2+7
*/
static void pic_remap(int offset1, int offset2)
{
	uint8_t a1, a2;
 
	a1 = inb(PIC1_DATA);                        // save masks
	a2 = inb(PIC2_DATA);
 
	outb(PIC1_COMMAND, ICW1_INIT | ICW1_ICW4);
// starts the initialization sequence (in cascade mode)
	io_wait();
	outb(PIC2_COMMAND, ICW1_INIT | ICW1_ICW4);
	io_wait();
	outb(PIC1_DATA, offset1);
// ICW2: Master PIC vector offset

    io_wait();
	outb(PIC2_DATA, offset2);
// ICW2: Slave PIC vector offset
	io_wait();
	outb(PIC1_DATA, 4);
// ICW3: tell Master PIC that there is a slave PIC at IRQ2 (0000 0100)
	io_wait();
	outb(PIC2_DATA, 2);
// ICW3: tell Slave PIC its cascade identity (0000 0010)
	io_wait();
 
	outb(PIC1_DATA, ICW4_8086);
// ICW4: have the PICs use 8086 mode (and not 8080 mode)
	io_wait();
	outb(PIC2_DATA, ICW4_8086);
	io_wait();
 
	outb(PIC1_DATA, a1);   // restore saved masks.
	outb(PIC2_DATA, a2);
}

/* Helper func */
static uint16_t __pic_get_irq_reg(int ocw3)
{
    /* OCW3 to PIC CMD to get the register values.  PIC2 is chained, and
     * represents IRQs 8-15.  PIC1 is IRQs 0-7, with 2 being the chain */
    outb(PIC1_COMMAND, ocw3);
    outb(PIC2_COMMAND, ocw3);
    return (inb(PIC2_COMMAND) << 8) | inb(PIC1_COMMAND);
}
 
/* Returns the combined value of the cascaded PICs irq request register */
uint16_t pic_get_irr(void)
{
    return __pic_get_irq_reg(PIC_READ_IRR);
}
 
/* Returns the combined value of the cascaded PICs in-service register */
uint16_t pic_get_isr(void)
{
    return __pic_get_irq_reg(PIC_READ_ISR);
}

void pic_mask(uint8_t irq) {
    uint16_t port = PIC1_DATA;
    uint8_t value;

    if (irq >= 8) {
        port = PIC2_DATA;
        irq -= 8;
    }

    value = inb(port) | (1 << irq);
    outb(port, value);
}

static void pic_mask_set(uint16_t mask) {
    uint8_t mask_low = mask & 0xFF;
    uint8_t mask_high = (mask >> 8) & 0xFF;

    outb(PIC1_DATA, mask_low);
    outb(PIC2_DATA, mask_high);
}

static void pic_mask_clear(uint16_t mask) {
    uint8_t mask_low = ~(mask & 0xFF);
    uint8_t mask_high = ~((mask >> 8) & 0xFF);

    outb(PIC1_DATA, mask_low);
    outb(PIC2_DATA, mask_high);
}

void pic_mask_all() {
    outb(PIC1_DATA, 0xff);
    outb(PIC2_DATA, 0xff);
}

void pic_unmask(uint8_t irq) {
    uint16_t port = PIC1_DATA;
    uint8_t value;

    if (irq >= 8) {
        port = PIC2_DATA;
        irq -= 8;
    }

    value = inb(port) & ~(1 << irq);
    outb(port, value);
}

void pic_eoi(uint8_t int_id) {
    if (int_id >= PIC2) {
        outb(PIC2_COMMAND, PIC_EOI);
    } else if (int_id >= PIC1) {
        outb(PIC1_COMMAND, PIC_EOI);
    }
}

void pic_init(uint16_t mask) {
    pic_remap(PIC1, PIC1 + 8);

    pic_mask_all();
    pic_mask_clear(mask);
}
