{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": -0.55435,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.30697,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 1.65435,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 1.703,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 1.16503,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 1.703,
	"finish__timing__setup__tns": -9.04653,
	"finish__timing__setup__ws": -0.134269,
	"finish__clock__skew__setup": 0.0227292,
	"finish__clock__skew__hold": 0.0227292,
	"finish__timing__drv__max_slew_limit": 0.350729,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.041708,
	"finish__timing__drv__max_cap": 2,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 153,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.204355,
	"finish__power__switching__total": 0.234692,
	"finish__power__leakage__total": 0.000644927,
	"finish__power__total": 0.439692,
	"finish__design__io": 388,
	"finish__design__die__area": 62612.4,
	"finish__design__core__area": 52785,
	"finish__design__instance__count": 15519,
	"finish__design__instance__area": 24011.3,
	"finish__design__instance__count__stdcell": 15519,
	"finish__design__instance__area__stdcell": 24011.3,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.454888,
	"finish__design__instance__utilization__stdcell": 0.454888
}