{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 17:01:59 2012 " "Info: Processing started: Wed Dec 05 17:01:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Flow -c Flow " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Flow -c Flow" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behavior " "Info: Found design unit 1: clk_div-behavior" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Info: Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/ece388/Flow/clk_div.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputcontroller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file inputcontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputController-Behavioral " "Info: Found design unit 1: InputController-Behavioral" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 InputController " "Info: Found entity 1: InputController" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coordinate_holder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file coordinate_holder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coordinate_holder-Behavioral " "Info: Found design unit 1: coordinate_holder-Behavioral" {  } { { "coordinate_holder.vhd" "" { Text "C:/ece388/Flow/coordinate_holder.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coordinate_holder " "Info: Found entity 1: coordinate_holder" {  } { { "coordinate_holder.vhd" "" { Text "C:/ece388/Flow/coordinate_holder.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dynamic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 single_reg_unit-Behavioral " "Info: Found design unit 1: single_reg_unit-Behavioral" {  } { { "dynamic_reg.vhd" "" { Text "C:/ece388/Flow/dynamic_reg.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 single_reg_unit " "Info: Found entity 1: single_reg_unit" {  } { { "dynamic_reg.vhd" "" { Text "C:/ece388/Flow/dynamic_reg.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file color_mapper.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Color_Mapper-Behavioral " "Info: Found design unit 1: Color_Mapper-Behavioral" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Color_Mapper " "Info: Found entity 1: Color_Mapper" {  } { { "Color_Mapper.vhd" "" { Text "C:/ece388/Flow/Color_Mapper.vhd" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-Behavioral " "Info: Found design unit 1: vga_controller-Behavioral" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 42 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Info: Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/ece388/Flow/vga_controller.vhd" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_flow.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file custom_flow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_flow " "Info: Found design unit 1: custom_flow" {  } { { "custom_flow.vhd" "" { Text "C:/ece388/Flow/custom_flow.vhd" 6 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 custom_flow-body " "Info: Found design unit 2: custom_flow-body" {  } { { "custom_flow.vhd" "" { Text "C:/ece388/Flow/custom_flow.vhd" 180 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ece388/lab9/testunit/flow.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file /ece388/lab9/testunit/flow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Flow " "Info: Found entity 1: Flow" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-Behavioral " "Info: Found design unit 1: controller-Behavioral" {  } { { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Info: Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/ece388/Flow/controller.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboardvhdl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keyboardvhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboardVhdl-Behavioral " "Info: Found design unit 1: keyboardVhdl-Behavioral" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyboardVhdl " "Info: Found entity 1: keyboardVhdl" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_control.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file logic_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_control-Behavioral " "Info: Found design unit 1: logic_control-Behavioral" {  } { { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 44 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic_control " "Info: Found entity 1: logic_control" {  } { { "logic_control.vhd" "" { Text "C:/ece388/Flow/logic_control.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Flow " "Info: Elaborating entity \"Flow\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst2 " "Info: Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst2\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst2" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -240 128 264 -80 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst1 " "Info: Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst1\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst1" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -88 -96 64 40 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst19 " "Info: Elaborating entity \"controller\" for hierarchy \"controller:inst19\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst19" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 368 912 1120 528 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboardVhdl keyboardVhdl:inst25 " "Info: Elaborating entity \"keyboardVhdl\" for hierarchy \"keyboardVhdl:inst25\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst25" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 384 640 824 512 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputController InputController:inst7 " "Info: Elaborating entity \"InputController\" for hierarchy \"InputController:inst7\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst7" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 352 1240 1456 576 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Next_state InputController.vhd(54) " "Warning (10631): VHDL Process Statement warning at InputController.vhd(54): inferring latch(es) for signal or variable \"Next_state\", which holds its previous value in one or more paths through the process" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.R InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.R\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.T InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.T\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.V InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.V\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.X InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.X\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.Z InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.Z\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.L InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.L\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.H InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.H\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.K InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.K\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.J InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.J\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.G InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.G\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.F InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.F\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.E InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.E\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.D InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.D\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.C InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.C\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.B InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.B\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Next_state.A InputController.vhd(54) " "Info (10041): Inferred latch for \"Next_state.A\" at InputController.vhd(54)" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logic_control logic_control:inst3 " "Info: Elaborating entity \"logic_control\" for hierarchy \"logic_control:inst3\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst3" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 8 816 1032 296 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Color_Mapper Color_Mapper:inst " "Info: Elaborating entity \"Color_Mapper\" for hierarchy \"Color_Mapper:inst\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 48 368 584 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_reg_unit single_reg_unit:inst16 " "Info: Elaborating entity \"single_reg_unit\" for hierarchy \"single_reg_unit:inst16\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst16" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -232 776 1024 -72 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "hexdriver.vhd 2 1 " "Warning: Using design file hexdriver.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HexDriver-Behavioral " "Info: Found design unit 1: HexDriver-Behavioral" {  } { { "hexdriver.vhd" "" { Text "C:/ece388/Flow/hexdriver.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Info: Found entity 1: HexDriver" {  } { { "hexdriver.vhd" "" { Text "C:/ece388/Flow/hexdriver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:inst4 " "Info: Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:inst4\"" {  } { { "../Lab9/testunit/Flow.bdf" "inst4" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { 360 1680 1824 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.X_289 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.X_289\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.T_277 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.T_277\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.R_269 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.R_269\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.G_333 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.G_333\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.F_341 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.F_341\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.E_349 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.E_349\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.D_357 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.D_357\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.C_365 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.C_365\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.A_377 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.A_377\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.J_325 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.J_325\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.H_313 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.H_313\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.L_305 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.L_305\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.Z_297 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.Z_297\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.A_377 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.A_377\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.C_365 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.C_365\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.D_357 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.D_357\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.E_349 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.E_349\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.F_341 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.F_341\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.G_333 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.G_333\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.J_325 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.J_325\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.H_313 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.H_313\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.L_305 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.L_305\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.Z_297 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.Z_297\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.X_289 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.X_289\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.T_277 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.T_277\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputController:inst7\|Next_state.R_269 " "Warning: LATCH primitive \"InputController:inst7\|Next_state.R_269\" is permanently enabled" {  } { { "InputController.vhd" "" { Text "C:/ece388/Flow/InputController.vhd" 54 0 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "keyboardVHDL.vhd" "" { Text "C:/ece388/Flow/keyboardVHDL.vhd" 99 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "sync GND " "Warning (13410): Pin \"sync\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -256 248 424 -240 "sync" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[1\] GND " "Warning (13410): Pin \"Blue\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -360 1408 1584 -344 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue\[0\] GND " "Warning (13410): Pin \"Blue\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -360 1408 1584 -344 "Blue\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[1\] GND " "Warning (13410): Pin \"Green\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -376 1408 1584 -360 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Green\[0\] GND " "Warning (13410): Pin \"Green\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -376 1408 1584 -360 "Green\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[1\] GND " "Warning (13410): Pin \"Red\[1\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -392 1408 1584 -376 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Red\[0\] GND " "Warning (13410): Pin \"Red\[0\]\" is stuck at GND" {  } { { "../Lab9/testunit/Flow.bdf" "" { Schematic "C:/ece388/Lab9/testunit/Flow.bdf" { { -392 1408 1584 -376 "Red\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 29 " "Info: 29 registers lost all their fanouts during netlist optimizations. The first 29 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.B " "Info: Register \"InputController:inst7\|State.B\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.K " "Info: Register \"InputController:inst7\|State.K\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "InputController:inst7\|State.V " "Info: Register \"InputController:inst7\|State.V\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[6\] " "Info: Register \"single_reg_unit:inst16\|count\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[7\] " "Info: Register \"single_reg_unit:inst16\|count\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[8\] " "Info: Register \"single_reg_unit:inst16\|count\[8\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[9\] " "Info: Register \"single_reg_unit:inst16\|count\[9\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[10\] " "Info: Register \"single_reg_unit:inst16\|count\[10\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[11\] " "Info: Register \"single_reg_unit:inst16\|count\[11\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[12\] " "Info: Register \"single_reg_unit:inst16\|count\[12\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[13\] " "Info: Register \"single_reg_unit:inst16\|count\[13\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[14\] " "Info: Register \"single_reg_unit:inst16\|count\[14\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[15\] " "Info: Register \"single_reg_unit:inst16\|count\[15\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[16\] " "Info: Register \"single_reg_unit:inst16\|count\[16\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[17\] " "Info: Register \"single_reg_unit:inst16\|count\[17\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[18\] " "Info: Register \"single_reg_unit:inst16\|count\[18\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[19\] " "Info: Register \"single_reg_unit:inst16\|count\[19\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[20\] " "Info: Register \"single_reg_unit:inst16\|count\[20\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[21\] " "Info: Register \"single_reg_unit:inst16\|count\[21\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[22\] " "Info: Register \"single_reg_unit:inst16\|count\[22\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[23\] " "Info: Register \"single_reg_unit:inst16\|count\[23\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[24\] " "Info: Register \"single_reg_unit:inst16\|count\[24\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[25\] " "Info: Register \"single_reg_unit:inst16\|count\[25\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[26\] " "Info: Register \"single_reg_unit:inst16\|count\[26\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[27\] " "Info: Register \"single_reg_unit:inst16\|count\[27\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[28\] " "Info: Register \"single_reg_unit:inst16\|count\[28\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[29\] " "Info: Register \"single_reg_unit:inst16\|count\[29\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[30\] " "Info: Register \"single_reg_unit:inst16\|count\[30\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "single_reg_unit:inst16\|count\[31\] " "Info: Register \"single_reg_unit:inst16\|count\[31\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "33398 " "Info: Implemented 33398 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Info: Implemented 50 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "33344 " "Info: Implemented 33344 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Info: Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 17:04:56 2012 " "Info: Processing ended: Wed Dec 05 17:04:56 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:02:57 " "Info: Elapsed time: 00:02:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Info: Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
