--- verilog_synth
+++ uhdm_synth
@@ -1,7 +1,7 @@
 /* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */
 (* dynports =  1  *)
-(* top =  1  *)
 (* src = "dut.sv:2.1-30.10" *)
+(* top =  1  *)
 module function_bool(a, b, sel, out);
 (* src = "dut.sv:5.30-5.31" *)
 input [7:0] a;
@@ -66,15 +66,6 @@
 wire _048_;
 wire _049_;
 wire _050_;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:14.21-14.25" *)
-wire [1:0] \func_bool$func$dut.sv:28$2.mode ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:13.27-13.28" *)
-wire [7:0] \func_bool$func$dut.sv:28$2.x ;
-(* nosync = 32'd1 *)
-(* src = "dut.sv:13.30-13.31" *)
-wire [7:0] \func_bool$func$dut.sv:28$2.y ;
 \$_NAND_  _051_ (
 .A(b[0]),
 .B(a[0]),
@@ -386,7 +377,4 @@
 .S(_002_),
 .Y(out[7])
 );
-assign \func_bool$func$dut.sv:28$2.mode  = 2'hx;
-assign \func_bool$func$dut.sv:28$2.x  = 8'hxx;
-assign \func_bool$func$dut.sv:28$2.y  = 8'hxx;
 endmodule
