##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for emFile_1_Clock_1
		4.3::Critical Path Report for timer_clock
		4.4::Critical Path Report for xbee_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_UART_IntClock:R)
		5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
		5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.4::Critical Path Report for (xbee_UART_IntClock:R vs. xbee_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 9
Clock: CyBUS_CLK                  | Frequency: 59.35 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 24.00 MHz  | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: emFile_1_Clock_1           | Frequency: 53.00 MHz  | Target: 24.00 MHz  | 
Clock: timer_clock                | Frequency: 37.50 MHz  | Target: 0.00 MHz   | 
Clock: xbee_UART_IntClock         | Frequency: 51.49 MHz  | Target: 0.08 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock        Capture Clock       Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------  ------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK           xbee_UART_IntClock  41666.7          24817       N/A              N/A         N/A              N/A         N/A              N/A         
emFile_1_Clock_1    emFile_1_Clock_1    41666.7          22800       N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock         timer_clock         1e+009           999973333   N/A              N/A         N/A              N/A         N/A              N/A         
xbee_UART_IntClock  xbee_UART_IntClock  1.30417e+007     13022244    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                Setup to Clk  Clock Name:Phase    
-----------------------  ------------  ------------------  
\emFile_1:miso0(0)_PAD\  18154         emFile_1_Clock_1:R  


                       3.2::Clock to Out
                       -----------------

Port Name                Clock to Out  Clock Name:Phase             
-----------------------  ------------  ---------------------------  
RTC_SCL_1(0)_PAD:out     21882         CyBUS_CLK(fixed-function):R  
RTC_SDA_1(0)_PAD:out     21347         CyBUS_CLK(fixed-function):R  
\emFile_1:mosi0(0)_PAD\  34449         emFile_1_Clock_1:R           
\emFile_1:sclk0(0)_PAD\  24960         emFile_1_Clock_1:R           
xbee_Tx(0)_PAD           32754         xbee_UART_IntClock:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 59.35 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13339
-------------------------------------   ----- 
End-of-path arrival time (ps)           13339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3254  13339  24817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for emFile_1_Clock_1
**********************************************
Clock: emFile_1_Clock_1
Frequency: 53.00 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15357
-------------------------------------   ----- 
End-of-path arrival time (ps)           15357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell49     4352   9712  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell49     3350  13062  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2295  15357  22800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 37.50 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22437
-------------------------------------   ----- 
End-of-path arrival time (ps)           22437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22437  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22437  999973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for xbee_UART_IntClock
************************************************
Clock: xbee_UART_IntClock
Frequency: 51.49 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13232
-------------------------------------   ----- 
End-of-path arrival time (ps)           13232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q                      macrocell36     1250   1250  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/main_1           macrocell11     6330   7580  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11     3350  10930  13022244  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2302  13232  13022244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. xbee_UART_IntClock:R)
********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13339
-------------------------------------   ----- 
End-of-path arrival time (ps)           13339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3254  13339  24817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1


5.2::Critical Path Report for (emFile_1_Clock_1:R vs. emFile_1_Clock_1:R)
*************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15357
-------------------------------------   ----- 
End-of-path arrival time (ps)           15357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell49     4352   9712  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell49     3350  13062  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2295  15357  22800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1


5.3::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22437
-------------------------------------   ----- 
End-of-path arrival time (ps)           22437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22437  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22437  999973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (xbee_UART_IntClock:R vs. xbee_UART_IntClock:R)
*****************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13232
-------------------------------------   ----- 
End-of-path arrival time (ps)           13232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q                      macrocell36     1250   1250  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/main_1           macrocell11     6330   7580  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11     3350  10930  13022244  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2302  13232  13022244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22800p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15357
-------------------------------------   ----- 
End-of-path arrival time (ps)           15357
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb            datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/main_3  macrocell49     4352   9712  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split_1\/q       macrocell49     3350  13062  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_1          macrocell27     2295  15357  22800  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0
Path slack     : 22823p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15334
-------------------------------------   ----- 
End-of-path arrival time (ps)           15334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb          datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/main_3  macrocell1      4339   9699  22823  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg_split\/q       macrocell1      3350  13049  22823  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/main_0        macrocell27     2285  15334  22823  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_pre_reg\/clock_0                 macrocell27         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 24817p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13339
-------------------------------------   ----- 
End-of-path arrival time (ps)           13339
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_state_2\/main_3   macrocell43   3254  13339  24817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 24882p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13315
-------------------------------------   ----- 
End-of-path arrival time (ps)           13315
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                     model name      delay     AT  slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                                iocell13         1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1         macrocell15      5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q              macrocell15      3350  10085  24817  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   3230  13315  24882  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 24908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -2850
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38817

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13909
-------------------------------------   ----- 
End-of-path arrival time (ps)           13909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell      1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell2      5703   7643  24908  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2      3350  10993  24908  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   2916  13909  24908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_0\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 25487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_state_0\/main_3   macrocell40   2584  12669  25487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_status_3\/main_3
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 25487p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12669
-------------------------------------   ----- 
End-of-path arrival time (ps)           12669
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_status_3\/main_3  macrocell50   2584  12669  25487  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_1\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 25490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1  macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q       macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_state_1\/main_3   macrocell39   2581  12666  25490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_break_detect\/main_3
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 25490p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12666
-------------------------------------   ----- 
End-of-path arrival time (ps)           12666
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                             iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/main_1      macrocell15   5049   6735  24817  RISE       1
\xbee_UART:BUART:rx_postpoll\/q           macrocell15   3350  10085  24817  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_3  macrocell51   2581  12666  25490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_0
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 26813p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14354
-------------------------------------   ----- 
End-of-path arrival time (ps)           14354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell24    1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/main_2  macrocell4     5385   6635  26813  RISE       1
\emFile_1:SPI0:BSPIM:tx_status_0\/q       macrocell4     3350   9985  26813  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_0   statusicell1   4369  14354  26813  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:RxStsReg\/status_6
Capture Clock  : \emFile_1:SPI0:BSPIM:RxStsReg\/clock
Path slack     : 27235p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13932
-------------------------------------   ----- 
End-of-path arrival time (ps)           13932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name    delay     AT  slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell     1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/main_0  macrocell6     5713   7653  27235  RISE       1
\emFile_1:SPI0:BSPIM:rx_status_6\/q       macrocell6     3350  11003  27235  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/status_6   statusicell2   2929  13932  27235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:RxStsReg\/clock                       statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27260p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8396
-------------------------------------   ---- 
End-of-path arrival time (ps)           8396
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q            macrocell22     1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   7146   8396  27260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 27284p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8372
-------------------------------------   ---- 
End-of-path arrival time (ps)           8372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q            macrocell23     1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   7122   8372  27284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:TxStsReg\/status_3
Capture Clock  : \emFile_1:SPI0:BSPIM:TxStsReg\/clock
Path slack     : 27862p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                      -500
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13305
-------------------------------------   ----- 
End-of-path arrival time (ps)           13305
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4   count7cell     1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/main_0  macrocell2     5703   7643  24908  RISE       1
\emFile_1:SPI0:BSPIM:load_rx_data\/q       macrocell2     3350  10993  24908  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/status_3    statusicell1   2312  13305  27862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:TxStsReg\/clock                       statusicell1        0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock
Path slack     : 28705p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -6010
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   35657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6951
-------------------------------------   ---- 
End-of-path arrival time (ps)           6951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q            macrocell24     1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   5701   6951  28705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 29082p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9075
-------------------------------------   ---- 
End-of-path arrival time (ps)           9075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29082  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_8              macrocell23     5495   9075  29082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 29088p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9068
-------------------------------------   ---- 
End-of-path arrival time (ps)           9068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29082  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_8              macrocell22     5488   9068  29088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8760
-------------------------------------   ---- 
End-of-path arrival time (ps)           8760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q           macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_0  macrocell26   7510   8760  29397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_last\/main_0
Capture Clock  : \xbee_UART:BUART:rx_last\/clock_0
Path slack     : 29539p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8617
-------------------------------------   ---- 
End-of-path arrival time (ps)           8617
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                     iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_last\/main_0  macrocell52   6931   8617  29539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_last\/clock_0                          macrocell52         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_22\/main_0
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 29786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8370
-------------------------------------   ---- 
End-of-path arrival time (ps)           8370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  26008  RISE       1
\emFile_1:Net_22\/main_0         macrocell32   7120   8370  29786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 29791p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8365
-------------------------------------   ---- 
End-of-path arrival time (ps)           8365
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q           macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_1  macrocell26   7115   8365  29791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_22\/main_1
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 29820p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8337
-------------------------------------   ---- 
End-of-path arrival time (ps)           8337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26647  RISE       1
\emFile_1:Net_22\/main_1         macrocell32   7087   8337  29820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 30152p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT  slack  edge  Fanout
----------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb   datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_3  macrocell26     2645   8005  30152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0
Path slack     : 30152p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8005
-------------------------------------   ---- 
End-of-path arrival time (ps)           8005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/so_comb        datapathcell1   5360   5360  22800  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/main_0  macrocell29     2645   8005  30152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 30184p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7973
-------------------------------------   ---- 
End-of-path arrival time (ps)           7973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/clock                      datapathcell1       0      0  RISE       1

Data path
pin name                                          model name     delay     AT  slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  29082  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_8              macrocell24     4393   7973  30184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:pollcount_1\/main_3
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 30508p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:pollcount_1\/main_3  macrocell46   5963   7649  30508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:pollcount_0\/main_2
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 30508p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7649
-------------------------------------   ---- 
End-of-path arrival time (ps)           7649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                         iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:pollcount_0\/main_2  macrocell47   5963   7649  30508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : xbee_Rx(0)/fb
Path End       : \xbee_UART:BUART:rx_state_2\/main_8
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 30653p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#313 vs. xbee_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7503
-------------------------------------   ---- 
End-of-path arrival time (ps)           7503
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
xbee_Rx(0)/in_clock                                         iocell13            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
xbee_Rx(0)/fb                        iocell13      1686   1686  24817  RISE       1
\xbee_UART:BUART:rx_state_2\/main_8  macrocell43   5817   7503  30653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:Net_1\/main_0
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 30860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7297
-------------------------------------   ---- 
End-of-path arrival time (ps)           7297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q  macrocell22   1250   1250  26008  RISE       1
\emFile_1:Net_1\/main_0          macrocell25   6047   7297  30860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:Net_1\/main_1
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 31062p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7095
-------------------------------------   ---- 
End-of-path arrival time (ps)           7095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q  macrocell23   1250   1250  26647  RISE       1
\emFile_1:Net_1\/main_1          macrocell25   5845   7095  31062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 31207p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6950
-------------------------------------   ---- 
End-of-path arrival time (ps)           6950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q           macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_2  macrocell26   5700   6950  31207  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_22\/main_2
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 31239p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6917
-------------------------------------   ---- 
End-of-path arrival time (ps)           6917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  26813  RISE       1
\emFile_1:Net_22\/main_2         macrocell32   5667   6917  31239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 31508p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q          macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_2  macrocell31   5399   6649  31508  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31542p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25192  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_6      macrocell24   4674   6614  31542  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31582p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_3      macrocell24   4634   6574  31582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31774p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6383
-------------------------------------   ---- 
End-of-path arrival time (ps)           6383
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25116  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_4      macrocell24   4443   6383  31774  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 31918p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6239
-------------------------------------   ---- 
End-of-path arrival time (ps)           6239
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_0  macrocell24   4989   6239  31918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:Net_1\/main_2
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32059p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6097
-------------------------------------   ---- 
End-of-path arrival time (ps)           6097
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q  macrocell24   1250   1250  26813  RISE       1
\emFile_1:Net_1\/main_2          macrocell25   4847   6097  32059  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32089p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q          macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_0  macrocell31   4817   6067  32089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32090p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6067
-------------------------------------   ---- 
End-of-path arrival time (ps)           6067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25418  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_7      macrocell24   4127   6067  32090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32179p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5978
-------------------------------------   ---- 
End-of-path arrival time (ps)           5978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25089  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_5      macrocell24   4038   5978  32179  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32283p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5874
-------------------------------------   ---- 
End-of-path arrival time (ps)           5874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_1  macrocell24   4624   5874  32283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32314p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5843
-------------------------------------   ---- 
End-of-path arrival time (ps)           5843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25192  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_6    macrocell28   3903   5843  32314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32324p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5833
-------------------------------------   ---- 
End-of-path arrival time (ps)           5833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25192  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_6     macrocell30   3893   5833  32324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32427p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5730
-------------------------------------   ---- 
End-of-path arrival time (ps)           5730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25192  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_6      macrocell23   3790   5730  32427  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_1
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_6
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5727
-------------------------------------   ---- 
End-of-path arrival time (ps)           5727
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_1  count7cell    1940   1940  25192  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_6      macrocell22   3787   5727  32430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 32461p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5695
-------------------------------------   ---- 
End-of-path arrival time (ps)           5695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q          macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_1  macrocell31   4445   5695  32461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_1\/q
Path End       : \emFile_1:Net_1\/main_3
Capture Clock  : \emFile_1:Net_1\/clock_0
Path slack     : 32515p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5641
-------------------------------------   ---- 
End-of-path arrival time (ps)           5641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1

Data path
pin name                 model name   delay     AT  slack  edge  Fanout
-----------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_1\/q       macrocell25   1250   1250  32515  RISE       1
\emFile_1:Net_1\/main_3  macrocell25   4391   5641  32515  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_1\/clock_0                                   macrocell25         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32571p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5586
-------------------------------------   ---- 
End-of-path arrival time (ps)           5586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q         macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_2  macrocell28   4336   5586  32571  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32573p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5583
-------------------------------------   ---- 
End-of-path arrival time (ps)           5583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_2  macrocell23   4333   5583  32573  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32593p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5564
-------------------------------------   ---- 
End-of-path arrival time (ps)           5564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q        macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_2  macrocell30   4314   5564  32593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32595p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5562
-------------------------------------   ---- 
End-of-path arrival time (ps)           5562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_2  macrocell22   4312   5562  32595  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 32603p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5553
-------------------------------------   ---- 
End-of-path arrival time (ps)           5553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26972  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_9  macrocell24   4303   5553  32603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32609p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5548
-------------------------------------   ---- 
End-of-path arrival time (ps)           5548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_3      macrocell23   3608   5548  32609  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32615p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_3      macrocell22   3601   5541  32615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32744p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5413
-------------------------------------   ---- 
End-of-path arrival time (ps)           5413
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_3    macrocell28   3473   5413  32744  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32772p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5385
-------------------------------------   ---- 
End-of-path arrival time (ps)           5385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25089  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_5      macrocell23   3445   5385  32772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_4
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5372
-------------------------------------   ---- 
End-of-path arrival time (ps)           5372
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_4  count7cell    1940   1940  24908  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_3     macrocell30   3432   5372  32785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32786p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5370
-------------------------------------   ---- 
End-of-path arrival time (ps)           5370
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25089  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_5     macrocell30   3430   5370  32786  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32788p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5369
-------------------------------------   ---- 
End-of-path arrival time (ps)           5369
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25089  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_5      macrocell22   3429   5369  32788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32859p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5298
-------------------------------------   ---- 
End-of-path arrival time (ps)           5298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_0  macrocell22   4048   5298  32859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32860p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5297
-------------------------------------   ---- 
End-of-path arrival time (ps)           5297
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q        macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_0  macrocell30   4047   5297  32860  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32863p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q       macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_0  macrocell23   4043   5293  32863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32942p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5215
-------------------------------------   ---- 
End-of-path arrival time (ps)           5215
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25418  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_7      macrocell23   3275   5215  32942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32943p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5213
-------------------------------------   ---- 
End-of-path arrival time (ps)           5213
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25418  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_7    macrocell28   3273   5213  32943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 32946p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25116  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_4      macrocell23   3271   5211  32946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 32947p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5210
-------------------------------------   ---- 
End-of-path arrival time (ps)           5210
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25116  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_4    macrocell28   3270   5210  32947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32960p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5196
-------------------------------------   ---- 
End-of-path arrival time (ps)           5196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25116  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_4     macrocell30   3256   5196  32960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 32964p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5192
-------------------------------------   ---- 
End-of-path arrival time (ps)           5192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25418  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_7     macrocell30   3252   5192  32964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_0
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_7
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32966p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5191
-------------------------------------   ---- 
End-of-path arrival time (ps)           5191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_0  count7cell    1940   1940  25418  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_7      macrocell22   3251   5191  32966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_3
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 32972p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5184
-------------------------------------   ---- 
End-of-path arrival time (ps)           5184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_3  count7cell    1940   1940  25116  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_4      macrocell22   3244   5184  32972  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:BitCounter\/enable
Capture Clock  : \emFile_1:SPI0:BSPIM:BitCounter\/clock
Path slack     : 33045p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -4060
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   37607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4562
-------------------------------------   ---- 
End-of-path arrival time (ps)           4562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  33045  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/enable  count7cell    3312   4562  33045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:BitCounter\/count_2
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33052p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5105
-------------------------------------   ---- 
End-of-path arrival time (ps)           5105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:BitCounter\/clock                     count7cell          0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:BitCounter\/count_2  count7cell    1940   1940  25089  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_5    macrocell28   3165   5105  33052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:Net_22\/q
Path End       : \emFile_1:Net_22\/main_3
Capture Clock  : \emFile_1:Net_22\/clock_0
Path slack     : 33119p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5037
-------------------------------------   ---- 
End-of-path arrival time (ps)           5037
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:Net_22\/q       macrocell32   1250   1250  33119  RISE       1
\emFile_1:Net_22\/main_3  macrocell32   3787   5037  33119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:Net_22\/clock_0                                  macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_2\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_0
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33151p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5006
-------------------------------------   ---- 
End-of-path arrival time (ps)           5006
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_2\/q         macrocell22   1250   1250  26008  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_0  macrocell28   3756   5006  33151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33524p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4633
-------------------------------------   ---- 
End-of-path arrival time (ps)           4633
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q        macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_1  macrocell30   3383   4633  33524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33525p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_1  macrocell22   3381   4631  33525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33528p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q       macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_1  macrocell23   3379   4629  33528  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_1\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_1
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 33785p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_1\/q         macrocell23   1250   1250  26647  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_1  macrocell28   3121   4371  33785  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_2\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_2\/clock_0
Path slack     : 33847p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4310
-------------------------------------   ---- 
End-of-path arrival time (ps)           4310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26972  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/main_9  macrocell22   3060   4310  33847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_2\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:ld_ident\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:ld_ident\/clock_0
Path slack     : 33851p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4306
-------------------------------------   ---- 
End-of-path arrival time (ps)           4306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q       macrocell30   1250   1250  26972  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/main_8  macrocell30   3056   4306  33851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:ld_ident\/q
Path End       : \emFile_1:SPI0:BSPIM:state_1\/main_9
Capture Clock  : \emFile_1:SPI0:BSPIM:state_1\/clock_0
Path slack     : 33962p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4194
-------------------------------------   ---- 
End-of-path arrival time (ps)           4194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:ld_ident\/clock_0                     macrocell30         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:ld_ident\/q      macrocell30   1250   1250  26972  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/main_9  macrocell23   2944   4194  33962  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_1\/clock_0                      macrocell23         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:state_0\/q
Path End       : \emFile_1:SPI0:BSPIM:state_0\/main_2
Capture Clock  : \emFile_1:SPI0:BSPIM:state_0\/clock_0
Path slack     : 34024p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:state_0\/q       macrocell24   1250   1250  26813  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/main_2  macrocell24   2883   4133  34024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:state_0\/clock_0                      macrocell24         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:cnt_enable\/q
Path End       : \emFile_1:SPI0:BSPIM:cnt_enable\/main_3
Capture Clock  : \emFile_1:SPI0:BSPIM:cnt_enable\/clock_0
Path slack     : 34362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3795
-------------------------------------   ---- 
End-of-path arrival time (ps)           3795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:cnt_enable\/q       macrocell31   1250   1250  33045  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/main_3  macrocell31   2545   3795  34362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:cnt_enable\/clock_0                   macrocell31         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34596p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3561
-------------------------------------   ---- 
End-of-path arrival time (ps)           3561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/clock_0             macrocell29         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_from_dp_reg\/q  macrocell29   1250   1250  34596  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_5  macrocell26   2311   3561  34596  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:load_cond\/q
Path End       : \emFile_1:SPI0:BSPIM:load_cond\/main_8
Capture Clock  : \emFile_1:SPI0:BSPIM:load_cond\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:load_cond\/q       macrocell28   1250   1250  34599  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/main_8  macrocell28   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:load_cond\/clock_0                    macrocell28         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/q
Path End       : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4
Capture Clock  : \emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0
Path slack     : 34616p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (emFile_1_Clock_1:R#1 vs. emFile_1_Clock_1:R#2)   41667
- Setup time                                                     -3510
--------------------------------------------------------------   ----- 
End-of-path required time (ps)                                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1

Data path
pin name                                  model name   delay     AT  slack  edge  Fanout
----------------------------------------  -----------  -----  -----  -----  ----  ------
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/q       macrocell26   1250   1250  34616  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/main_4  macrocell26   2291   3541  34616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\emFile_1:SPI0:BSPIM:mosi_hs_reg\/clock_0                  macrocell26         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13022244p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6190
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13232
-------------------------------------   ----- 
End-of-path arrival time (ps)           13232
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q                      macrocell36     1250   1250  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/main_1           macrocell11     6330   7580  13022244  RISE       1
\xbee_UART:BUART:counter_load_not\/q                macrocell11     3350  10930  13022244  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2302  13232  13022244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \xbee_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 13023210p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -5360
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13036307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13096
-------------------------------------   ----- 
End-of-path arrival time (ps)           13096
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q            macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_counter_load\/main_1  macrocell14   6185   7435  13023210  RISE       1
\xbee_UART:BUART:rx_counter_load\/q       macrocell14   3350  10785  13023210  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  13096  13023210  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \xbee_UART:BUART:sTX:TxSts\/clock
Path slack     : 13026025p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15142
-------------------------------------   ----- 
End-of-path arrival time (ps)           15142
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13026025  RISE       1
\xbee_UART:BUART:tx_status_0\/main_3                 macrocell12     5287   8867  13026025  RISE       1
\xbee_UART:BUART:tx_status_0\/q                      macrocell12     3350  12217  13026025  RISE       1
\xbee_UART:BUART:sTX:TxSts\/status_0                 statusicell5    2925  15142  13026025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxSts\/clock                          statusicell5        0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13026425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9231
-------------------------------------   ---- 
End-of-path arrival time (ps)           9231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q                macrocell39      1250   1250  13024053  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   7981   9231  13026425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027406p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8251
-------------------------------------   ---- 
End-of-path arrival time (ps)           8251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q                macrocell36     1250   1250  13022244  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   7001   8251  13027406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13028021p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7636
-------------------------------------   ---- 
End-of-path arrival time (ps)           7636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q                macrocell40      1250   1250  13023210  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   6386   7636  13028021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13028362p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9795
-------------------------------------   ---- 
End-of-path arrival time (ps)           9795
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_state_3\/main_0  macrocell42   8545   9795  13028362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13028425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q         macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_1  macrocell41   8482   9732  13028425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13028425p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9732
-------------------------------------   ---- 
End-of-path arrival time (ps)           9732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q               macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_1  macrocell45   8482   9732  13028425  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13028443p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9714
-------------------------------------   ---- 
End-of-path arrival time (ps)           9714
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_state_3\/main_1  macrocell42   8464   9714  13028443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13028525p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9631
-------------------------------------   ---- 
End-of-path arrival time (ps)           9631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_state_2\/main_1  macrocell43   8381   9631  13028525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13029035p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12132
-------------------------------------   ----- 
End-of-path arrival time (ps)           12132
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   3580   3580  13029035  RISE       1
\xbee_UART:BUART:rx_status_4\/main_1                 macrocell16      2301   5881  13029035  RISE       1
\xbee_UART:BUART:rx_status_4\/q                      macrocell16      3350   9231  13029035  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_4                 statusicell6     2901  12132  13029035  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13029043p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6613
-------------------------------------   ---- 
End-of-path arrival time (ps)           6613
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                      model name      delay     AT     slack  edge  Fanout
--------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q          macrocell44      1250   1250  13029043  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   5363   6613  13029043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029094p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6562
-------------------------------------   ---- 
End-of-path arrival time (ps)           6562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                                      model name     delay     AT     slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q                macrocell35     1250   1250  13023944  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   5312   6562  13029094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \xbee_UART:BUART:tx_state_0\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13029274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8883
-------------------------------------   ---- 
End-of-path arrival time (ps)           8883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13026025  RISE       1
\xbee_UART:BUART:tx_state_0\/main_3                  macrocell36     5303   8883  13029274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13029366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q         macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_0  macrocell41   7540   8790  13029366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13029366p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8790
-------------------------------------   ---- 
End-of-path arrival time (ps)           8790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q               macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_0  macrocell45   7540   8790  13029366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13029451p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_state_1\/main_1  macrocell39   7455   8705  13029451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_1
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13029451p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q        macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_status_1\/main_1  macrocell48   7455   8705  13029451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_1
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13029451p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8705
-------------------------------------   ---- 
End-of-path arrival time (ps)           8705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q            macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_1  macrocell51   7455   8705  13029451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_1
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13029466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q       macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_state_0\/main_1  macrocell40   7441   8691  13029466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_0\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_1
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13029466p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8691
-------------------------------------   ---- 
End-of-path arrival time (ps)           8691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_0\/q        macrocell40   1250   1250  13023210  RISE       1
\xbee_UART:BUART:rx_status_3\/main_1  macrocell50   7441   8691  13029466  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_3\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13029902p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_state_3\/main_6         macrocell42   6314   8254  13029902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13029904p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8253
-------------------------------------   ---- 
End-of-path arrival time (ps)           8253
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13022244  RISE       1
\xbee_UART:BUART:tx_state_2\/main_1  macrocell37   7003   8253  13029904  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13030020p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8136
-------------------------------------   ---- 
End-of-path arrival time (ps)           8136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13022244  RISE       1
\xbee_UART:BUART:tx_state_1\/main_1  macrocell35   6886   8136  13030020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030066p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8091
-------------------------------------   ---- 
End-of-path arrival time (ps)           8091
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q   macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_2  macrocell41   6841   8091  13030066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13030118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_state_1\/main_0  macrocell39   6789   8039  13030118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_0
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13030118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q        macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_status_1\/main_0  macrocell48   6789   8039  13030118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_0
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13030118p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8039
-------------------------------------   ---- 
End-of-path arrival time (ps)           8039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q            macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_0  macrocell51   6789   8039  13030118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_last\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_10
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13030200p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7956
-------------------------------------   ---- 
End-of-path arrival time (ps)           7956
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_last\/clock_0                          macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_last\/q           macrocell52   1250   1250  13030200  RISE       1
\xbee_UART:BUART:rx_state_2\/main_10  macrocell43   6706   7956  13030200  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030254p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7903
-------------------------------------   ---- 
End-of-path arrival time (ps)           7903
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13023944  RISE       1
\xbee_UART:BUART:tx_state_0\/main_0  macrocell36   6653   7903  13030254  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030461p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_6       macrocell41   5755   7695  13030461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q         macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_4  macrocell41   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13030675p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7482
-------------------------------------   ---- 
End-of-path arrival time (ps)           7482
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q               macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_3  macrocell45   6232   7482  13030675  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13030687p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7469
-------------------------------------   ---- 
End-of-path arrival time (ps)           7469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_state_3\/main_4  macrocell42   6219   7469  13030687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13030731p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7426
-------------------------------------   ---- 
End-of-path arrival time (ps)           7426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13025148  RISE       1
\xbee_UART:BUART:tx_state_0\/main_4  macrocell36   6176   7426  13030731  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13030799p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_state_1\/main_5  macrocell39   6108   7358  13030799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_4
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13030799p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q        macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_status_1\/main_4  macrocell48   6108   7358  13030799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_5
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13030799p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7358
-------------------------------------   ---- 
End-of-path arrival time (ps)           7358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q            macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_5  macrocell51   6108   7358  13030799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13030917p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_state_0\/main_0  macrocell40   5990   7240  13030917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_0
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13030917p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7240
-------------------------------------   ---- 
End-of-path arrival time (ps)           7240
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q        macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_status_3\/main_0  macrocell50   5990   7240  13030917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_1\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_0
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031013p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7144
-------------------------------------   ---- 
End-of-path arrival time (ps)           7144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_1\/q       macrocell39   1250   1250  13024053  RISE       1
\xbee_UART:BUART:rx_state_2\/main_0  macrocell43   5894   7144  13031013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13031079p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7078
-------------------------------------   ---- 
End-of-path arrival time (ps)           7078
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13031079  RISE       1
\xbee_UART:BUART:tx_state_1\/main_5  macrocell35   5828   7078  13031079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13031080p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7076
-------------------------------------   ---- 
End-of-path arrival time (ps)           7076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13031079  RISE       1
\xbee_UART:BUART:tx_state_2\/main_5  macrocell37   5826   7076  13031080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031245p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6911
-------------------------------------   ---- 
End-of-path arrival time (ps)           6911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q      macrocell35   1250   1250  13023944  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_0  macrocell38   5661   6911  13031245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_status_1\/main_6
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13031334p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_status_1\/main_6        macrocell48   4883   6823  13031334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_break_detect\/main_7
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13031334p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6823
-------------------------------------   ---- 
End-of-path arrival time (ps)           6823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_7    macrocell51   4883   6823  13031334  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031379p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_state_0\/main_5  macrocell40   5528   6778  13031379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_5
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13031379p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6778
-------------------------------------   ---- 
End-of-path arrival time (ps)           6778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q        macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_status_3\/main_5  macrocell50   5528   6778  13031379  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \xbee_UART:BUART:txn\/main_3
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13031493p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13031493  RISE       1
\xbee_UART:BUART:txn\/main_3                macrocell34     2293   6663  13031493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:txn\/main_2
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13031577p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6580
-------------------------------------   ---- 
End-of-path arrival time (ps)           6580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q  macrocell36   1250   1250  13022244  RISE       1
\xbee_UART:BUART:txn\/main_2    macrocell34   5330   6580  13031577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13031585p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6572
-------------------------------------   ---- 
End-of-path arrival time (ps)           6572
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13023944  RISE       1
\xbee_UART:BUART:tx_state_1\/main_0  macrocell35   5322   6572  13031585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:txn\/main_6
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13031638p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6519
-------------------------------------   ---- 
End-of-path arrival time (ps)           6519
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                       model name   delay     AT     slack  edge  Fanout
-----------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q  macrocell38   1250   1250  13031079  RISE       1
\xbee_UART:BUART:txn\/main_6   macrocell34   5269   6519  13031638  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13031704p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6453
-------------------------------------   ---- 
End-of-path arrival time (ps)           6453
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q      macrocell37   1250   1250  13025148  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_3  macrocell38   5203   6453  13031704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13031752p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6405
-------------------------------------   ---- 
End-of-path arrival time (ps)           6405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_5       macrocell41   4465   6405  13031752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \xbee_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13031761p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -6010
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3895
-------------------------------------   ---- 
End-of-path arrival time (ps)           3895
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025673  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   3705   3895  13031761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:TxShifter:u0\/clock                   datapathcell8       0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_3\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13031772p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6384
-------------------------------------   ---- 
End-of-path arrival time (ps)           6384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_state_3\/main_5         macrocell42   4444   6384  13031772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_0\/main_7
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13031893p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6264
-------------------------------------   ---- 
End-of-path arrival time (ps)           6264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_state_0\/main_7         macrocell40   4324   6264  13031893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13031920p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6237
-------------------------------------   ---- 
End-of-path arrival time (ps)           6237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_state_2\/main_4  macrocell43   4987   6237  13031920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:pollcount_1\/main_0
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032099p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032099  RISE       1
\xbee_UART:BUART:pollcount_1\/main_0        macrocell46   4118   6058  13032099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:pollcount_0\/main_0
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032099p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6058
-------------------------------------   ---- 
End-of-path arrival time (ps)           6058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032099  RISE       1
\xbee_UART:BUART:pollcount_0\/main_0        macrocell47   4118   6058  13032099  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:pollcount_1\/main_1
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13032265p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032265  RISE       1
\xbee_UART:BUART:pollcount_1\/main_1        macrocell46   3952   5892  13032265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:pollcount_0\/main_1
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13032265p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5892
-------------------------------------   ---- 
End-of-path arrival time (ps)           5892
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032265  RISE       1
\xbee_UART:BUART:pollcount_0\/main_1        macrocell47   3952   5892  13032265  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13032311p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5846
-------------------------------------   ---- 
End-of-path arrival time (ps)           5846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_state_3\/main_2   macrocell42   4596   5846  13032311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13032500p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5656
-------------------------------------   ---- 
End-of-path arrival time (ps)           5656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025673  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_2                macrocell38     5466   5656  13032500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_0\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13032698p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5459
-------------------------------------   ---- 
End-of-path arrival time (ps)           5459
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_state_0\/main_6         macrocell40   3519   5459  13032698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_status_1\/main_5
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13032840p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_status_1\/main_5        macrocell48   3376   5316  13032840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_break_detect\/main_6
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13032840p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5316
-------------------------------------   ---- 
End-of-path arrival time (ps)           5316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_6    macrocell51   3376   5316  13032840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:txn\/main_1
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13032843p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5313
-------------------------------------   ---- 
End-of-path arrival time (ps)           5313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q  macrocell35   1250   1250  13023944  RISE       1
\xbee_UART:BUART:txn\/main_1    macrocell34   4063   5313  13032843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_1\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_0
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13032853p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5303
-------------------------------------   ---- 
End-of-path arrival time (ps)           5303
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_1\/q       macrocell35   1250   1250  13023944  RISE       1
\xbee_UART:BUART:tx_state_2\/main_0  macrocell37   4053   5303  13032853  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_state_1\/main_4  macrocell39   3887   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_3
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q        macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_status_1\/main_3  macrocell48   3887   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_4
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033020p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5137
-------------------------------------   ---- 
End-of-path arrival time (ps)           5137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q            macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_4  macrocell51   3887   5137  13033020  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_4
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033029p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_state_0\/main_4  macrocell40   3878   5128  13033029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_4
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033029p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5128
-------------------------------------   ---- 
End-of-path arrival time (ps)           5128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q        macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_status_3\/main_4  macrocell50   3878   5128  13033029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_9
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033174p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4983
-------------------------------------   ---- 
End-of-path arrival time (ps)           4983
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13033174  RISE       1
\xbee_UART:BUART:rx_state_2\/main_9  macrocell43   3733   4983  13033174  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13033209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_state_0\/main_2   macrocell40   3697   4947  13033209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_status_3\/main_2
Capture Clock  : \xbee_UART:BUART:rx_status_3\/clock_0
Path slack     : 13033209p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4947
-------------------------------------   ---- 
End-of-path arrival time (ps)           4947
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_status_3\/main_2  macrocell50   3697   4947  13033209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_state_1\/main_2   macrocell39   3681   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_2
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_status_1\/main_2  macrocell48   3681   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_2
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033226p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                                  model name   delay     AT     slack  edge  Fanout
----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q      macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_2  macrocell51   3681   4931  13033226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_2\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13025148  RISE       1
\xbee_UART:BUART:tx_state_2\/main_3  macrocell37   3593   4843  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:txn\/main_4
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13033314p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4843
-------------------------------------   ---- 
End-of-path arrival time (ps)           4843
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                        model name   delay     AT     slack  edge  Fanout
------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q  macrocell37   1250   1250  13025148  RISE       1
\xbee_UART:BUART:txn\/main_4    macrocell34   3593   4843  13033314  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \xbee_UART:BUART:rx_status_1\/main_8
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13033321  RISE       1
\xbee_UART:BUART:rx_status_1\/main_8        macrocell48   2896   4836  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_3
Path End       : \xbee_UART:BUART:rx_break_detect\/main_9
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033321p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4836
-------------------------------------   ---- 
End-of-path arrival time (ps)           4836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_3  count7cell    1940   1940  13033321  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_9    macrocell51   2896   4836  13033321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee_UART:BUART:rx_status_1\/main_7
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033323  RISE       1
\xbee_UART:BUART:rx_status_1\/main_7        macrocell48   2894   4834  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \xbee_UART:BUART:rx_break_detect\/main_8
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13033323p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4834
-------------------------------------   ---- 
End-of-path arrival time (ps)           4834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  13033323  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_8    macrocell51   2894   4834  13033323  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_0\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033341p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4816
-------------------------------------   ---- 
End-of-path arrival time (ps)           4816
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025673  RISE       1
\xbee_UART:BUART:tx_state_0\/main_2               macrocell36     4626   4816  13033341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:txn\/q
Path End       : \xbee_UART:BUART:txn\/main_0
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13033441p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4715
-------------------------------------   ---- 
End-of-path arrival time (ps)           4715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:txn\/q       macrocell34   1250   1250  13033441  RISE       1
\xbee_UART:BUART:txn\/main_0  macrocell34   3465   4715  13033441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_2\/q
Path End       : \xbee_UART:BUART:tx_state_1\/main_3
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13033454p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_2\/q       macrocell37   1250   1250  13025148  RISE       1
\xbee_UART:BUART:tx_state_1\/main_3  macrocell35   3452   4702  13033454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \xbee_UART:BUART:rx_state_2\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033564p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4593
-------------------------------------   ---- 
End-of-path arrival time (ps)           4593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  13031752  RISE       1
\xbee_UART:BUART:rx_state_2\/main_6         macrocell43   2653   4593  13033564  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \xbee_UART:BUART:rx_state_2\/main_7
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033574p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4583
-------------------------------------   ---- 
End-of-path arrival time (ps)           4583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  13029902  RISE       1
\xbee_UART:BUART:rx_state_2\/main_7         macrocell43   2643   4583  13033574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033576p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4581
-------------------------------------   ---- 
End-of-path arrival time (ps)           4581
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  13032099  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_0   macrocell44   2641   4581  13033576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_2\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_5
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13033632p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4525
-------------------------------------   ---- 
End-of-path arrival time (ps)           4525
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_2\/q       macrocell43   1250   1250  13025740  RISE       1
\xbee_UART:BUART:rx_state_2\/main_5  macrocell43   3275   4525  13033632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \xbee_UART:BUART:tx_bitclk\/clock_0
Path slack     : 13033834p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q      macrocell36   1250   1250  13022244  RISE       1
\xbee_UART:BUART:tx_bitclk\/main_1  macrocell38   3073   4323  13033834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033893p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4264
-------------------------------------   ---- 
End-of-path arrival time (ps)           4264
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  13032265  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_1   macrocell44   2324   4264  13033893  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \xbee_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \xbee_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 13033909p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4248
-------------------------------------   ---- 
End-of-path arrival time (ps)           4248
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxBitCounter\/clock                   count7cell          0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  13033909  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/main_2   macrocell44   2308   4248  13033909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_state_0\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_1
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13033973p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_state_0\/q       macrocell36   1250   1250  13022244  RISE       1
\xbee_UART:BUART:tx_state_0\/main_1  macrocell36   2934   4184  13033973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_0\/main_8
Capture Clock  : \xbee_UART:BUART:rx_state_0\/clock_0
Path slack     : 13034090p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4067
-------------------------------------   ---- 
End-of-path arrival time (ps)           4067
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13033174  RISE       1
\xbee_UART:BUART:rx_state_0\/main_8  macrocell40   2817   4067  13034090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_0\/clock_0                       macrocell40         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_state_1\/main_6
Capture Clock  : \xbee_UART:BUART:rx_state_1\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q  macrocell51   1250   1250  13033174  RISE       1
\xbee_UART:BUART:rx_state_1\/main_6  macrocell39   2807   4057  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_1\/clock_0                       macrocell39         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_status_1\/main_9
Capture Clock  : \xbee_UART:BUART:rx_status_1\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q   macrocell51   1250   1250  13033174  RISE       1
\xbee_UART:BUART:rx_status_1\/main_9  macrocell48   2807   4057  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_break_detect\/q
Path End       : \xbee_UART:BUART:rx_break_detect\/main_10
Capture Clock  : \xbee_UART:BUART:rx_break_detect\/clock_0
Path slack     : 13034100p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4057
-------------------------------------   ---- 
End-of-path arrival time (ps)           4057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_break_detect\/q        macrocell51   1250   1250  13033174  RISE       1
\xbee_UART:BUART:rx_break_detect\/main_10  macrocell51   2807   4057  13034100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_break_detect\/clock_0                  macrocell51         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \xbee_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q         macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_load_fifo\/main_3  macrocell41   2797   4047  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 13034109p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4047
-------------------------------------   ---- 
End-of-path arrival time (ps)           4047
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q               macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/main_2  macrocell45   2797   4047  13034109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_stop1_reg\/clock_0               macrocell45         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_state_3\/q
Path End       : \xbee_UART:BUART:rx_state_3\/main_3
Capture Clock  : \xbee_UART:BUART:rx_state_3\/clock_0
Path slack     : 13034120p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4036
-------------------------------------   ---- 
End-of-path arrival time (ps)           4036
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_state_3\/q       macrocell42   1250   1250  13024416  RISE       1
\xbee_UART:BUART:rx_state_3\/main_3  macrocell42   2786   4036  13034120  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_3\/clock_0                       macrocell42         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_2\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034233p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3924
-------------------------------------   ---- 
End-of-path arrival time (ps)           3924
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025673  RISE       1
\xbee_UART:BUART:tx_state_2\/main_2               macrocell37     3734   3924  13034233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \xbee_UART:BUART:tx_state_1\/main_2
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034234p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3923
-------------------------------------   ---- 
End-of-path arrival time (ps)           3923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13025673  RISE       1
\xbee_UART:BUART:tx_state_1\/main_2               macrocell35     3733   3923  13034234  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:tx_bitclk\/q
Path End       : \xbee_UART:BUART:tx_state_0\/main_5
Capture Clock  : \xbee_UART:BUART:tx_state_0\/clock_0
Path slack     : 13034274p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3883
-------------------------------------   ---- 
End-of-path arrival time (ps)           3883
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_bitclk\/clock_0                        macrocell38         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:tx_bitclk\/q        macrocell38   1250   1250  13031079  RISE       1
\xbee_UART:BUART:tx_state_0\/main_5  macrocell36   2633   3883  13034274  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_1\/q
Path End       : \xbee_UART:BUART:pollcount_1\/main_2
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034277p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_1\/q       macrocell46   1250   1250  13026911  RISE       1
\xbee_UART:BUART:pollcount_1\/main_2  macrocell46   2630   3880  13034277  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_bitclk_enable\/q
Path End       : \xbee_UART:BUART:rx_state_2\/main_2
Capture Clock  : \xbee_UART:BUART:rx_state_2\/clock_0
Path slack     : 13034284p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_bitclk_enable\/clock_0                 macrocell44         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_bitclk_enable\/q  macrocell44   1250   1250  13029043  RISE       1
\xbee_UART:BUART:rx_state_2\/main_2   macrocell43   2622   3872  13034284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_state_2\/clock_0                       macrocell43         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_load_fifo\/q
Path End       : \xbee_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \xbee_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 13034492p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3130
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4045
-------------------------------------   ---- 
End-of-path arrival time (ps)           4045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_load_fifo\/clock_0                     macrocell41         0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_load_fifo\/q            macrocell41      1250   1250  13030875  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   2795   4045  13034492  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxShifter:u0\/clock                   datapathcell10      0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_0\/q
Path End       : \xbee_UART:BUART:pollcount_1\/main_4
Capture Clock  : \xbee_UART:BUART:pollcount_1\/clock_0
Path slack     : 13034585p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_0\/q       macrocell47   1250   1250  13027077  RISE       1
\xbee_UART:BUART:pollcount_1\/main_4  macrocell46   2321   3571  13034585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_1\/clock_0                      macrocell46         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:pollcount_0\/q
Path End       : \xbee_UART:BUART:pollcount_0\/main_3
Capture Clock  : \xbee_UART:BUART:pollcount_0\/clock_0
Path slack     : 13034585p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\xbee_UART:BUART:pollcount_0\/q       macrocell47   1250   1250  13027077  RISE       1
\xbee_UART:BUART:pollcount_0\/main_3  macrocell47   2321   3571  13034585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:pollcount_0\/clock_0                      macrocell47         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:tx_state_1\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_1\/clock_0
Path slack     : 13034851p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3306
-------------------------------------   ---- 
End-of-path arrival time (ps)           3306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034851  RISE       1
\xbee_UART:BUART:tx_state_1\/main_4               macrocell35     3116   3306  13034851  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:txn\/main_5
Capture Clock  : \xbee_UART:BUART:txn\/clock_0
Path slack     : 13034861p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3295
-------------------------------------   ---- 
End-of-path arrival time (ps)           3295
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034851  RISE       1
\xbee_UART:BUART:txn\/main_5                      macrocell34     3105   3295  13034861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:txn\/clock_0                              macrocell34         0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \xbee_UART:BUART:tx_state_2\/main_4
Capture Clock  : \xbee_UART:BUART:tx_state_2\/clock_0
Path slack     : 13034989p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                            -3510
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3168
-------------------------------------   ---- 
End-of-path arrival time (ps)           3168
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock             datapathcell9       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13034851  RISE       1
\xbee_UART:BUART:tx_state_2\/main_4               macrocell37     2978   3168  13034989  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:tx_state_2\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_status_3\/q
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037582p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3585
-------------------------------------   ---- 
End-of-path arrival time (ps)           3585
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_3\/clock_0                      macrocell50         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_status_3\/q       macrocell50    1250   1250  13037582  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_3  statusicell6   2335   3585  13037582  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \xbee_UART:BUART:rx_status_1\/q
Path End       : \xbee_UART:BUART:sRX:RxSts\/status_1
Capture Clock  : \xbee_UART:BUART:sRX:RxSts\/clock
Path slack     : 13037603p

Capture Clock Arrival Time                                                  0
+ Clock path delay                                                          0
+ Cycle adjust (xbee_UART_IntClock:R#1 vs. xbee_UART_IntClock:R#2)   13041667
- Setup time                                                             -500
------------------------------------------------------------------   -------- 
End-of-path required time (ps)                                       13041167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:rx_status_1\/clock_0                      macrocell48         0      0  RISE       1

Data path
pin name                              model name    delay     AT     slack  edge  Fanout
------------------------------------  ------------  -----  -----  --------  ----  ------
\xbee_UART:BUART:rx_status_1\/q       macrocell48    1250   1250  13037603  RISE       1
\xbee_UART:BUART:sRX:RxSts\/status_1  statusicell6   2314   3564  13037603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\xbee_UART:BUART:sRX:RxSts\/clock                          statusicell6        0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999973333p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       22437
-------------------------------------   ----- 
End-of-path arrival time (ps)           22437
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell4   3300  22437  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell5      0  22437  999973333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999976633p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19137
-------------------------------------   ----- 
End-of-path arrival time (ps)           19137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell3   3300  19137  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell4      0  19137  999976633  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999979933p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15837
-------------------------------------   ----- 
End-of-path arrival time (ps)           15837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell2   5130  15837  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell3      0  15837  999979933  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999982686p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11254
-------------------------------------   ----- 
End-of-path arrival time (ps)           11254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell3   5334  11254  999982686  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999983233p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10707
-------------------------------------   ----- 
End-of-path arrival time (ps)           10707
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell2   4787  10707  999983233  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983941p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11829
-------------------------------------   ----- 
End-of-path arrival time (ps)           11829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   3199   6699  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell13   5130  11829  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell14      0  11829  999983941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell14      0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999983951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11819
-------------------------------------   ----- 
End-of-path arrival time (ps)           11819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3189   6689  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell15   5130  11819  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell16      0  11819  999983951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984013p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11757
-------------------------------------   ----- 
End-of-path arrival time (ps)           11757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3127   6627  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell11   5130  11757  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell12      0  11757  999984013  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984151p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11619
-------------------------------------   ----- 
End-of-path arrival time (ps)           11619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell17   2989   6489  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell17   5130  11619  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell18      0  11619  999984151  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999984367p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -4230
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11403
-------------------------------------   ----- 
End-of-path arrival time (ps)           11403
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   2773   6273  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   5130  11403  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0  11403  999984367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \millis_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999984848p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14652
-------------------------------------   ----- 
End-of-path arrival time (ps)           14652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                         model name     delay     AT      slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:status_tc\/main_1         macrocell7      3074   8994  999984848  RISE       1
\millis_timer:TimerUDB:status_tc\/q              macrocell7      3350  12344  999984848  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell3    2308  14652  999984848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:rstSts:stsreg\/clock                statusicell3        0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999984951p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8989
-------------------------------------   ---- 
End-of-path arrival time (ps)           8989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell4   3069   8989  999984951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999985073p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8867
-------------------------------------   ---- 
End-of-path arrival time (ps)           8867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT      slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell2    760    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell3      0    760  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell3   1210   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell4      0   1970  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell4   1210   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell5      0   3180  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell5   2740   5920  999973333  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell5   2947   8867  999985073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \time_refresh_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999986450p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13050
-------------------------------------   ----- 
End-of-path arrival time (ps)           13050
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  999984367  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/main_1         macrocell8      3889   7389  999986450  RISE       1
\time_refresh_timer:TimerUDB:status_tc\/q              macrocell8      3350  10739  999986450  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell4    2311  13050  999986450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:rstSts:stsreg\/clock          statusicell4        0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \watchdog_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987119p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  999983941  RISE       1
\watchdog_timer:TimerUDB:status_tc\/main_1         macrocell19      3208   6708  999987119  RISE       1
\watchdog_timer:TimerUDB:status_tc\/q              macrocell19      3350  10058  999987119  RISE       1
\watchdog_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell8     2323  12381  999987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:rstSts:stsreg\/clock              statusicell8        0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \car_state_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987119p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12381
-------------------------------------   ----- 
End-of-path arrival time (ps)           12381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999983951  RISE       1
\car_state_timer:TimerUDB:status_tc\/main_1         macrocell20      3216   6716  999987119  RISE       1
\car_state_timer:TimerUDB:status_tc\/q              macrocell20      3350  10066  999987119  RISE       1
\car_state_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell9     2314  12381  999987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:rstSts:stsreg\/clock             statusicell9        0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \heartbeat_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987121p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12379
-------------------------------------   ----- 
End-of-path arrival time (ps)           12379
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell17    760    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell18      0    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell18   2740   3500  999984151  RISE       1
\heartbeat_timer:TimerUDB:status_tc\/main_1         macrocell21      3277   6777  999987121  RISE       1
\heartbeat_timer:TimerUDB:status_tc\/q              macrocell21      3350  10127  999987121  RISE       1
\heartbeat_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell10    2252  12379  999987121  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:rstSts:stsreg\/clock             statusicell10       0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987184p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6756
-------------------------------------   ---- 
End-of-path arrival time (ps)           6756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell18   3256   6756  999987184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987240p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6700
-------------------------------------   ---- 
End-of-path arrival time (ps)           6700
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell14   3200   6700  999987240  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell14      0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987241p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                             model name      delay     AT      slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell13    760    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell14      0    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell14   2740   3500  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell13   3199   6699  999987241  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987251p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6689
-------------------------------------   ---- 
End-of-path arrival time (ps)           6689
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell15   3189   6689  999987251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987252p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6688
-------------------------------------   ---- 
End-of-path arrival time (ps)           6688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell15    760    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell16      0    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell16   2740   3500  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell16   3188   6688  999987252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \sd_timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 999987263p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                 -500
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12237
-------------------------------------   ----- 
End-of-path arrival time (ps)           12237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  999984013  RISE       1
\sd_timer:TimerUDB:status_tc\/main_1         macrocell18      3136   6636  999987263  RISE       1
\sd_timer:TimerUDB:status_tc\/q              macrocell18      3350   9986  999987263  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/status_0   statusicell7     2251  12237  999987263  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:rstSts:stsreg\/clock                    statusicell7        0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 999987288p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6652
-------------------------------------   ---- 
End-of-path arrival time (ps)           6652
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999979193  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/cs_addr_1           datapathcell4   5442   6652  999987288  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u2\/clock              datapathcell4       0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 999987290p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6650
-------------------------------------   ---- 
End-of-path arrival time (ps)           6650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999979193  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/cs_addr_1           datapathcell5   5440   6650  999987290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u3\/clock              datapathcell5       0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987313p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6627
-------------------------------------   ---- 
End-of-path arrival time (ps)           6627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell11   3127   6627  999987313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987321p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6619
-------------------------------------   ---- 
End-of-path arrival time (ps)           6619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                       model name      delay     AT      slack  edge  Fanout
---------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell11    760    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell12      0    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell12   2740   3500  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell12   3119   6619  999987321  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987451p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6489
-------------------------------------   ---- 
End-of-path arrival time (ps)           6489
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                              model name      delay     AT      slack  edge  Fanout
----------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell17    760    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell18      0    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell18   2740   3500  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell17   2989   6489  999987451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987660p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6280
-------------------------------------   ---- 
End-of-path arrival time (ps)           6280
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   2780   6280  999987660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999987667p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6273
-------------------------------------   ---- 
End-of-path arrival time (ps)           6273
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                                 model name     delay     AT      slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   2773   6273  999987667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999987858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999985132  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell16   4872   6082  999987858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell16      0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \car_state_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999988432p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5     1210   1210  999985132  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell15   4298   5508  999988432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 999988547p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5393
-------------------------------------   ---- 
End-of-path arrival time (ps)           5393
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999979193  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/cs_addr_1           datapathcell3   4183   5393  999988547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u1\/clock              datapathcell3       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989031p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999985731  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell6   3699   4909  999989031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989034p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  999985731  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell7   3696   4906  999989034  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/clock        datapathcell7       0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1
Capture Clock  : \millis_timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 999989093p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4847
-------------------------------------   ---- 
End-of-path arrival time (ps)           4847
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock     controlcell1        0      0  RISE       1

Data path
pin name                                                    model name     delay     AT      slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\millis_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    1210   1210  999979193  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/cs_addr_1           datapathcell2   3637   4847  999989093  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\millis_timer:TimerUDB:sT32:timerdp:u0\/clock              datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_660/main_1
Capture Clock  : Net_660/clock_0
Path slack     : 999989100p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7390
-------------------------------------   ---- 
End-of-path arrival time (ps)           7390
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/clock        datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT      slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  999984367  RISE       1
\time_refresh_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  999984367  RISE       1
Net_660/main_1                                         macrocell33     3890   7390  999989100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_660/clock_0                                            macrocell33         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989331p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4609
-------------------------------------   ---- 
End-of-path arrival time (ps)           4609
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  999986031  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell13   3399   4609  999989331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989440p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999986403  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell12   3290   4500  999989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell12      0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989440p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999986403  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell18   3290   4500  999989440  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/clock           datapathcell18      0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 999989617p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name      delay     AT      slack  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4     1210   1210  999986031  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell14   3113   4323  999989617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/clock            datapathcell14      0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \sd_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name      delay     AT      slack  edge  Fanout
------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3     1210   1210  999986403  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell11   3027   4237  999989703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 999989703p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -6060
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4237
-------------------------------------   ---- 
End-of-path arrival time (ps)           4237
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name      delay     AT      slack  edge  Fanout
-------------------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6     1210   1210  999986403  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell17   3027   4237  999989703  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_739/main_1
Capture Clock  : Net_739/clock_0
Path slack     : 999989717p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6773
-------------------------------------   ---- 
End-of-path arrival time (ps)           6773
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell17      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell17    760    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell18      0    760  999984151  RISE       1
\heartbeat_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell18   2740   3500  999984151  RISE       1
Net_739/main_1                                      macrocell56      3273   6773  999989717  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_713/main_1
Capture Clock  : Net_713/clock_0
Path slack     : 999989772p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6718
-------------------------------------   ---- 
End-of-path arrival time (ps)           6718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u0\/clock           datapathcell15      0      0  RISE       1

Data path
pin name                                            model name      delay     AT      slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell15    760    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell16      0    760  999983951  RISE       1
\car_state_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell16   2740   3500  999983951  RISE       1
Net_713/main_1                                      macrocell55      3218   6718  999989772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_713/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_663/main_1
Capture Clock  : Net_663/clock_0
Path slack     : 999989773p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6717
-------------------------------------   ---- 
End-of-path arrival time (ps)           6717
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/clock            datapathcell13      0      0  RISE       1

Data path
pin name                                           model name      delay     AT      slack  edge  Fanout
-------------------------------------------------  --------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell13    760    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell14      0    760  999983941  RISE       1
\watchdog_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell14   2740   3500  999983941  RISE       1
Net_663/main_1                                     macrocell54      3217   6717  999989773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_663/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : Net_661/main_1
Capture Clock  : Net_661/clock_0
Path slack     : 999989858p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell11      0      0  RISE       1

Data path
pin name                                     model name      delay     AT      slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell11    760    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell12      0    760  999984013  RISE       1
\sd_timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell12   2740   3500  999984013  RISE       1
Net_661/main_1                               macrocell53      3132   6632  999989858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_661/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_713/main_0
Capture Clock  : Net_713/clock_0
Path slack     : 999991366p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell5        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\car_state_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  999985132  RISE       1
Net_713/main_0                                                 macrocell55    3914   5124  999991366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_713/clock_0                                            macrocell55         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_663/main_0
Capture Clock  : Net_663/clock_0
Path slack     : 999991856p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4634
-------------------------------------   ---- 
End-of-path arrival time (ps)           4634
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock   controlcell4        0      0  RISE       1

Data path
pin name                                                      model name    delay     AT      slack  edge  Fanout
------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\watchdog_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell4   1210   1210  999986031  RISE       1
Net_663/main_0                                                macrocell54    3424   4634  999991856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_663/clock_0                                            macrocell54         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_661/main_0
Capture Clock  : Net_661/clock_0
Path slack     : 999991978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock         controlcell3        0      0  RISE       1

Data path
pin name                                                model name    delay     AT      slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\sd_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell3   1210   1210  999986403  RISE       1
Net_661/main_0                                          macrocell53    3302   4512  999991978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_661/clock_0                                            macrocell53         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_739/main_0
Capture Clock  : Net_739/clock_0
Path slack     : 999991978p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell6        0      0  RISE       1

Data path
pin name                                                       model name    delay     AT      slack  edge  Fanout
-------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\heartbeat_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell6   1210   1210  999986403  RISE       1
Net_739/main_0                                                 macrocell56    3302   4512  999991978  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_739/clock_0                                            macrocell56         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_660/main_0
Capture Clock  : Net_660/clock_0
Path slack     : 999992612p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   1000000000
- Setup time                                                -3510
----------------------------------------------------   ---------- 
End-of-path required time (ps)                          999996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3878
-------------------------------------   ---- 
End-of-path arrival time (ps)           3878
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                         clockblockcell      0      0  RISE       1
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2        0      0  RISE       1

Data path
pin name                                                          model name    delay     AT      slack  edge  Fanout
----------------------------------------------------------------  ------------  -----  -----  ---------  ----  ------
\time_refresh_timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  999985731  RISE       1
Net_660/main_0                                                    macrocell33    2668   3878  999992612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_660/clock_0                                            macrocell33         0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

