<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='a_vhd_16550_uart.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: a_vhd_16550_uart
    <br/>
    Created: Feb 17, 2006
    <br/>
    Updated: Dec  8, 2010
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     VHDL
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     A UART that is compatible with the industry standard 16550D
     <br/>
     Includes wrappers for the Wishbone and AMBA APB busses
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     Uses parts from the project (3.17 or later)
     <br/>
     Sticky parity is not supported
     <br/>
     FIFO's are always enabled
     <br/>
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     Design is finished
     <br/>
     18 Jun 2007
     <br/>
     P. Azkarate's addition of range for integers in Rx, Tx modules
     <br/>
     this helps when using the Altera tools
     <br/>
     12 July 2007
     <br/>
     fix a couple problems found by Matthias Klemm with 5, 6, and 7 bit transfers
     <br/>
     14 July 2007
     <br/>
     Correct FCR bit 3 information (DMA Mode control)
     <br/>
     4 Aug 2007
     <br/>
     fix some TOI problems
     <br/>
     18 Aug 2007
     <br/>
     add stopB to sensitivity list in TX module (works the same, but removes warning)
     <br/>
     12 Oct 2007
     <br/>
     fixed the bug reports (dated 10/11 Oct 2007)
     <br/>
     THRE Interrupt will now be generated when trans FIFO is empty and interrupt enable bit changes from disabled to enabled.  (note on THRE operation added par 3.3)
     <br/>
     The Receiver Line Status Interrupt is cleared as suggested by Matthias Klemm (note to bug report dated 10/12/07) (mod to this fix 13 oct 2007)
     <br/>
     21 July 2008
     <br/>
     mod equ for iBreak_ITR, as suggested by Nathan Z.
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
