$comment
	File created using the following command:
		vcd file LogicalStep_Lab2.msim.vcd -direction
$end
$date
	Fri Jul 02 05:36:21 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module logicalstep_lab2_top_vhd_vec_tst $end
$var wire 1 ! leds [5] $end
$var wire 1 " leds [4] $end
$var wire 1 # leds [3] $end
$var wire 1 $ leds [2] $end
$var wire 1 % leds [1] $end
$var wire 1 & leds [0] $end
$var wire 1 ' pb [6] $end
$var wire 1 ( pb [5] $end
$var wire 1 ) pb [4] $end
$var wire 1 * pb [3] $end
$var wire 1 + pb [2] $end
$var wire 1 , pb [1] $end
$var wire 1 - pb [0] $end
$var wire 1 . sw [15] $end
$var wire 1 / sw [14] $end
$var wire 1 0 sw [13] $end
$var wire 1 1 sw [12] $end
$var wire 1 2 sw [11] $end
$var wire 1 3 sw [10] $end
$var wire 1 4 sw [9] $end
$var wire 1 5 sw [8] $end
$var wire 1 6 sw [7] $end
$var wire 1 7 sw [6] $end
$var wire 1 8 sw [5] $end
$var wire 1 9 sw [4] $end
$var wire 1 : sw [3] $end
$var wire 1 ; sw [2] $end
$var wire 1 < sw [1] $end
$var wire 1 = sw [0] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var wire 1 A devoe $end
$var wire 1 B devclrn $end
$var wire 1 C devpor $end
$var wire 1 D ww_devoe $end
$var wire 1 E ww_devclrn $end
$var wire 1 F ww_devpor $end
$var wire 1 G ww_pb [6] $end
$var wire 1 H ww_pb [5] $end
$var wire 1 I ww_pb [4] $end
$var wire 1 J ww_pb [3] $end
$var wire 1 K ww_pb [2] $end
$var wire 1 L ww_pb [1] $end
$var wire 1 M ww_pb [0] $end
$var wire 1 N ww_sw [15] $end
$var wire 1 O ww_sw [14] $end
$var wire 1 P ww_sw [13] $end
$var wire 1 Q ww_sw [12] $end
$var wire 1 R ww_sw [11] $end
$var wire 1 S ww_sw [10] $end
$var wire 1 T ww_sw [9] $end
$var wire 1 U ww_sw [8] $end
$var wire 1 V ww_sw [7] $end
$var wire 1 W ww_sw [6] $end
$var wire 1 X ww_sw [5] $end
$var wire 1 Y ww_sw [4] $end
$var wire 1 Z ww_sw [3] $end
$var wire 1 [ ww_sw [2] $end
$var wire 1 \ ww_sw [1] $end
$var wire 1 ] ww_sw [0] $end
$var wire 1 ^ ww_leds [5] $end
$var wire 1 _ ww_leds [4] $end
$var wire 1 ` ww_leds [3] $end
$var wire 1 a ww_leds [2] $end
$var wire 1 b ww_leds [1] $end
$var wire 1 c ww_leds [0] $end
$var wire 1 d \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 e \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 f \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 g \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 h \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 i \pb[0]~input_o\ $end
$var wire 1 j \pb[1]~input_o\ $end
$var wire 1 k \pb[2]~input_o\ $end
$var wire 1 l \pb[3]~input_o\ $end
$var wire 1 m \pb[4]~input_o\ $end
$var wire 1 n \pb[5]~input_o\ $end
$var wire 1 o \pb[6]~input_o\ $end
$var wire 1 p \sw[8]~input_o\ $end
$var wire 1 q \sw[9]~input_o\ $end
$var wire 1 r \sw[10]~input_o\ $end
$var wire 1 s \sw[11]~input_o\ $end
$var wire 1 t \sw[12]~input_o\ $end
$var wire 1 u \sw[13]~input_o\ $end
$var wire 1 v \sw[14]~input_o\ $end
$var wire 1 w \sw[15]~input_o\ $end
$var wire 1 x \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 y \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 z \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 { \leds[0]~output_o\ $end
$var wire 1 | \leds[1]~output_o\ $end
$var wire 1 } \leds[2]~output_o\ $end
$var wire 1 ~ \leds[3]~output_o\ $end
$var wire 1 !! \leds[4]~output_o\ $end
$var wire 1 "! \leds[5]~output_o\ $end
$var wire 1 #! \sw[3]~input_o\ $end
$var wire 1 $! \sw[7]~input_o\ $end
$var wire 1 %! \sw[1]~input_o\ $end
$var wire 1 &! \sw[0]~input_o\ $end
$var wire 1 '! \sw[4]~input_o\ $end
$var wire 1 (! \sw[5]~input_o\ $end
$var wire 1 )! \inst2|adder1|carry_out_bit~0_combout\ $end
$var wire 1 *! \sw[6]~input_o\ $end
$var wire 1 +! \sw[2]~input_o\ $end
$var wire 1 ,! \inst2|adder2|carry_out_bit~0_combout\ $end
$var wire 1 -! \inst2|adder3|carry_out_bit~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0>
1?
x@
1A
1B
1C
1D
1E
1F
xi
xj
xk
xl
xm
xn
xo
xp
xq
xr
xs
xt
xu
xv
xw
0x
zy
zz
0{
0|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
x.
x/
x0
x1
x2
x3
x4
x5
06
07
08
09
0:
0;
0<
0=
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
xQ
xR
xS
xT
xU
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0!
0"
0#
0$
0%
0&
x'
x(
x)
x*
x+
x,
x-
$end
#100000
19
1=
1]
1Y
1'!
1&!
#200000
09
0=
18
1<
0]
1\
0Y
1X
1(!
0'!
1%!
0&!
1)!
#300000
19
1=
1]
1Y
1'!
1&!
#400000
09
0=
08
0<
17
1;
0]
0\
1[
0Y
0X
1W
1*!
0(!
0'!
1+!
0%!
0&!
0)!
1,!
#500000
19
1=
1]
1Y
1'!
1&!
#600000
09
0=
18
1<
0]
1\
0Y
1X
1(!
0'!
1%!
0&!
1)!
#700000
19
1=
1]
1Y
1'!
1&!
#800000
