#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x94b7b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x94b940 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x93e2d0 .functor NOT 1, L_0x998fb0, C4<0>, C4<0>, C4<0>;
L_0x998d90 .functor XOR 2, L_0x998c30, L_0x998cf0, C4<00>, C4<00>;
L_0x998ea0 .functor XOR 2, L_0x998d90, L_0x998e00, C4<00>, C4<00>;
v0x994950_0 .net *"_ivl_10", 1 0, L_0x998e00;  1 drivers
v0x994a50_0 .net *"_ivl_12", 1 0, L_0x998ea0;  1 drivers
v0x994b30_0 .net *"_ivl_2", 1 0, L_0x997d10;  1 drivers
v0x994bf0_0 .net *"_ivl_4", 1 0, L_0x998c30;  1 drivers
v0x994cd0_0 .net *"_ivl_6", 1 0, L_0x998cf0;  1 drivers
v0x994e00_0 .net *"_ivl_8", 1 0, L_0x998d90;  1 drivers
v0x994ee0_0 .net "a", 0 0, v0x991b60_0;  1 drivers
v0x994f80_0 .net "b", 0 0, v0x991c00_0;  1 drivers
v0x995020_0 .net "c", 0 0, v0x991ca0_0;  1 drivers
v0x9950c0_0 .var "clk", 0 0;
v0x995160_0 .net "d", 0 0, v0x991de0_0;  1 drivers
v0x995200_0 .net "out_pos_dut", 0 0, L_0x9989b0;  1 drivers
v0x9952a0_0 .net "out_pos_ref", 0 0, L_0x9967d0;  1 drivers
v0x995340_0 .net "out_sop_dut", 0 0, L_0x997730;  1 drivers
v0x9953e0_0 .net "out_sop_ref", 0 0, L_0x96c310;  1 drivers
v0x995480_0 .var/2u "stats1", 223 0;
v0x995520_0 .var/2u "strobe", 0 0;
v0x9955c0_0 .net "tb_match", 0 0, L_0x998fb0;  1 drivers
v0x995690_0 .net "tb_mismatch", 0 0, L_0x93e2d0;  1 drivers
v0x995730_0 .net "wavedrom_enable", 0 0, v0x9920b0_0;  1 drivers
v0x995800_0 .net "wavedrom_title", 511 0, v0x992150_0;  1 drivers
L_0x997d10 .concat [ 1 1 0 0], L_0x9967d0, L_0x96c310;
L_0x998c30 .concat [ 1 1 0 0], L_0x9967d0, L_0x96c310;
L_0x998cf0 .concat [ 1 1 0 0], L_0x9989b0, L_0x997730;
L_0x998e00 .concat [ 1 1 0 0], L_0x9967d0, L_0x96c310;
L_0x998fb0 .cmp/eeq 2, L_0x997d10, L_0x998ea0;
S_0x94bad0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x94b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x93e6b0 .functor AND 1, v0x991ca0_0, v0x991de0_0, C4<1>, C4<1>;
L_0x93ea90 .functor NOT 1, v0x991b60_0, C4<0>, C4<0>, C4<0>;
L_0x93ee70 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x93f0f0 .functor AND 1, L_0x93ea90, L_0x93ee70, C4<1>, C4<1>;
L_0x956340 .functor AND 1, L_0x93f0f0, v0x991ca0_0, C4<1>, C4<1>;
L_0x96c310 .functor OR 1, L_0x93e6b0, L_0x956340, C4<0>, C4<0>;
L_0x995c50 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x995cc0 .functor OR 1, L_0x995c50, v0x991de0_0, C4<0>, C4<0>;
L_0x995dd0 .functor AND 1, v0x991ca0_0, L_0x995cc0, C4<1>, C4<1>;
L_0x995e90 .functor NOT 1, v0x991b60_0, C4<0>, C4<0>, C4<0>;
L_0x995f60 .functor OR 1, L_0x995e90, v0x991c00_0, C4<0>, C4<0>;
L_0x995fd0 .functor AND 1, L_0x995dd0, L_0x995f60, C4<1>, C4<1>;
L_0x996150 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x9961c0 .functor OR 1, L_0x996150, v0x991de0_0, C4<0>, C4<0>;
L_0x9960e0 .functor AND 1, v0x991ca0_0, L_0x9961c0, C4<1>, C4<1>;
L_0x996350 .functor NOT 1, v0x991b60_0, C4<0>, C4<0>, C4<0>;
L_0x996450 .functor OR 1, L_0x996350, v0x991de0_0, C4<0>, C4<0>;
L_0x996510 .functor AND 1, L_0x9960e0, L_0x996450, C4<1>, C4<1>;
L_0x9966c0 .functor XNOR 1, L_0x995fd0, L_0x996510, C4<0>, C4<0>;
v0x93dc00_0 .net *"_ivl_0", 0 0, L_0x93e6b0;  1 drivers
v0x93e000_0 .net *"_ivl_12", 0 0, L_0x995c50;  1 drivers
v0x93e3e0_0 .net *"_ivl_14", 0 0, L_0x995cc0;  1 drivers
v0x93e7c0_0 .net *"_ivl_16", 0 0, L_0x995dd0;  1 drivers
v0x93eba0_0 .net *"_ivl_18", 0 0, L_0x995e90;  1 drivers
v0x93ef80_0 .net *"_ivl_2", 0 0, L_0x93ea90;  1 drivers
v0x93f200_0 .net *"_ivl_20", 0 0, L_0x995f60;  1 drivers
v0x9900d0_0 .net *"_ivl_24", 0 0, L_0x996150;  1 drivers
v0x9901b0_0 .net *"_ivl_26", 0 0, L_0x9961c0;  1 drivers
v0x990290_0 .net *"_ivl_28", 0 0, L_0x9960e0;  1 drivers
v0x990370_0 .net *"_ivl_30", 0 0, L_0x996350;  1 drivers
v0x990450_0 .net *"_ivl_32", 0 0, L_0x996450;  1 drivers
v0x990530_0 .net *"_ivl_36", 0 0, L_0x9966c0;  1 drivers
L_0x7f70bc5ec018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x9905f0_0 .net *"_ivl_38", 0 0, L_0x7f70bc5ec018;  1 drivers
v0x9906d0_0 .net *"_ivl_4", 0 0, L_0x93ee70;  1 drivers
v0x9907b0_0 .net *"_ivl_6", 0 0, L_0x93f0f0;  1 drivers
v0x990890_0 .net *"_ivl_8", 0 0, L_0x956340;  1 drivers
v0x990970_0 .net "a", 0 0, v0x991b60_0;  alias, 1 drivers
v0x990a30_0 .net "b", 0 0, v0x991c00_0;  alias, 1 drivers
v0x990af0_0 .net "c", 0 0, v0x991ca0_0;  alias, 1 drivers
v0x990bb0_0 .net "d", 0 0, v0x991de0_0;  alias, 1 drivers
v0x990c70_0 .net "out_pos", 0 0, L_0x9967d0;  alias, 1 drivers
v0x990d30_0 .net "out_sop", 0 0, L_0x96c310;  alias, 1 drivers
v0x990df0_0 .net "pos0", 0 0, L_0x995fd0;  1 drivers
v0x990eb0_0 .net "pos1", 0 0, L_0x996510;  1 drivers
L_0x9967d0 .functor MUXZ 1, L_0x7f70bc5ec018, L_0x995fd0, L_0x9966c0, C4<>;
S_0x991030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x94b940;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x991b60_0 .var "a", 0 0;
v0x991c00_0 .var "b", 0 0;
v0x991ca0_0 .var "c", 0 0;
v0x991d40_0 .net "clk", 0 0, v0x9950c0_0;  1 drivers
v0x991de0_0 .var "d", 0 0;
v0x991ed0_0 .var/2u "fail", 0 0;
v0x991f70_0 .var/2u "fail1", 0 0;
v0x992010_0 .net "tb_match", 0 0, L_0x998fb0;  alias, 1 drivers
v0x9920b0_0 .var "wavedrom_enable", 0 0;
v0x992150_0 .var "wavedrom_title", 511 0;
E_0x94a120/0 .event negedge, v0x991d40_0;
E_0x94a120/1 .event posedge, v0x991d40_0;
E_0x94a120 .event/or E_0x94a120/0, E_0x94a120/1;
S_0x991360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x991030;
 .timescale -12 -12;
v0x9915a0_0 .var/2s "i", 31 0;
E_0x949fc0 .event posedge, v0x991d40_0;
S_0x9916a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x991030;
 .timescale -12 -12;
v0x9918a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x991980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x991030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x992330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x94b940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x996980 .functor NOT 1, v0x991b60_0, C4<0>, C4<0>, C4<0>;
L_0x996a10 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x996bb0 .functor AND 1, L_0x996980, L_0x996a10, C4<1>, C4<1>;
L_0x996cc0 .functor NOT 1, v0x991ca0_0, C4<0>, C4<0>, C4<0>;
L_0x996e70 .functor AND 1, L_0x996bb0, L_0x996cc0, C4<1>, C4<1>;
L_0x996f80 .functor AND 1, L_0x996e70, v0x991de0_0, C4<1>, C4<1>;
L_0x997190 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x997200 .functor AND 1, v0x991b60_0, L_0x997190, C4<1>, C4<1>;
L_0x997420 .functor AND 1, L_0x997200, v0x991ca0_0, C4<1>, C4<1>;
L_0x9974e0 .functor AND 1, L_0x997420, v0x991de0_0, C4<1>, C4<1>;
L_0x997600 .functor OR 1, L_0x996f80, L_0x9974e0, C4<0>, C4<0>;
L_0x9976c0 .functor AND 1, v0x991b60_0, v0x991c00_0, C4<1>, C4<1>;
L_0x9977a0 .functor AND 1, L_0x9976c0, v0x991ca0_0, C4<1>, C4<1>;
L_0x997860 .functor AND 1, L_0x9977a0, v0x991de0_0, C4<1>, C4<1>;
L_0x997730 .functor OR 1, L_0x997600, L_0x997860, C4<0>, C4<0>;
L_0x997a90 .functor NOT 1, v0x991b60_0, C4<0>, C4<0>, C4<0>;
L_0x997b90 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x997c00 .functor OR 1, L_0x997a90, L_0x997b90, C4<0>, C4<0>;
L_0x997db0 .functor NOT 1, v0x991ca0_0, C4<0>, C4<0>, C4<0>;
L_0x997e20 .functor OR 1, L_0x997c00, L_0x997db0, C4<0>, C4<0>;
L_0x997fe0 .functor OR 1, L_0x997e20, v0x991de0_0, C4<0>, C4<0>;
L_0x9980a0 .functor NOT 1, v0x991c00_0, C4<0>, C4<0>, C4<0>;
L_0x9981d0 .functor OR 1, v0x991b60_0, L_0x9980a0, C4<0>, C4<0>;
L_0x998290 .functor OR 1, L_0x9981d0, v0x991ca0_0, C4<0>, C4<0>;
L_0x998420 .functor OR 1, L_0x998290, v0x991de0_0, C4<0>, C4<0>;
L_0x9984e0 .functor AND 1, L_0x997fe0, L_0x998420, C4<1>, C4<1>;
L_0x9986d0 .functor OR 1, v0x991b60_0, v0x991c00_0, C4<0>, C4<0>;
L_0x998740 .functor OR 1, L_0x9986d0, v0x991ca0_0, C4<0>, C4<0>;
L_0x9988f0 .functor OR 1, L_0x998740, v0x991de0_0, C4<0>, C4<0>;
L_0x9989b0 .functor AND 1, L_0x9984e0, L_0x9988f0, C4<1>, C4<1>;
v0x9924f0_0 .net *"_ivl_0", 0 0, L_0x996980;  1 drivers
v0x9925d0_0 .net *"_ivl_10", 0 0, L_0x996f80;  1 drivers
v0x9926b0_0 .net *"_ivl_12", 0 0, L_0x997190;  1 drivers
v0x9927a0_0 .net *"_ivl_14", 0 0, L_0x997200;  1 drivers
v0x992880_0 .net *"_ivl_16", 0 0, L_0x997420;  1 drivers
v0x9929b0_0 .net *"_ivl_18", 0 0, L_0x9974e0;  1 drivers
v0x992a90_0 .net *"_ivl_2", 0 0, L_0x996a10;  1 drivers
v0x992b70_0 .net *"_ivl_20", 0 0, L_0x997600;  1 drivers
v0x992c50_0 .net *"_ivl_22", 0 0, L_0x9976c0;  1 drivers
v0x992dc0_0 .net *"_ivl_24", 0 0, L_0x9977a0;  1 drivers
v0x992ea0_0 .net *"_ivl_26", 0 0, L_0x997860;  1 drivers
v0x992f80_0 .net *"_ivl_30", 0 0, L_0x997a90;  1 drivers
v0x993060_0 .net *"_ivl_32", 0 0, L_0x997b90;  1 drivers
v0x993140_0 .net *"_ivl_34", 0 0, L_0x997c00;  1 drivers
v0x993220_0 .net *"_ivl_36", 0 0, L_0x997db0;  1 drivers
v0x993300_0 .net *"_ivl_38", 0 0, L_0x997e20;  1 drivers
v0x9933e0_0 .net *"_ivl_4", 0 0, L_0x996bb0;  1 drivers
v0x9935d0_0 .net *"_ivl_40", 0 0, L_0x997fe0;  1 drivers
v0x9936b0_0 .net *"_ivl_42", 0 0, L_0x9980a0;  1 drivers
v0x993790_0 .net *"_ivl_44", 0 0, L_0x9981d0;  1 drivers
v0x993870_0 .net *"_ivl_46", 0 0, L_0x998290;  1 drivers
v0x993950_0 .net *"_ivl_48", 0 0, L_0x998420;  1 drivers
v0x993a30_0 .net *"_ivl_50", 0 0, L_0x9984e0;  1 drivers
v0x993b10_0 .net *"_ivl_52", 0 0, L_0x9986d0;  1 drivers
v0x993bf0_0 .net *"_ivl_54", 0 0, L_0x998740;  1 drivers
v0x993cd0_0 .net *"_ivl_56", 0 0, L_0x9988f0;  1 drivers
v0x993db0_0 .net *"_ivl_6", 0 0, L_0x996cc0;  1 drivers
v0x993e90_0 .net *"_ivl_8", 0 0, L_0x996e70;  1 drivers
v0x993f70_0 .net "a", 0 0, v0x991b60_0;  alias, 1 drivers
v0x994010_0 .net "b", 0 0, v0x991c00_0;  alias, 1 drivers
v0x994100_0 .net "c", 0 0, v0x991ca0_0;  alias, 1 drivers
v0x9941f0_0 .net "d", 0 0, v0x991de0_0;  alias, 1 drivers
v0x9942e0_0 .net "out_pos", 0 0, L_0x9989b0;  alias, 1 drivers
v0x9945b0_0 .net "out_sop", 0 0, L_0x997730;  alias, 1 drivers
S_0x994730 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x94b940;
 .timescale -12 -12;
E_0x9339f0 .event anyedge, v0x995520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x995520_0;
    %nor/r;
    %assign/vec4 v0x995520_0, 0;
    %wait E_0x9339f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x991030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x991ed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x991f70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x991030;
T_4 ;
    %wait E_0x94a120;
    %load/vec4 v0x992010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x991ed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x991030;
T_5 ;
    %wait E_0x949fc0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %wait E_0x949fc0;
    %load/vec4 v0x991ed0_0;
    %store/vec4 v0x991f70_0, 0, 1;
    %fork t_1, S_0x991360;
    %jmp t_0;
    .scope S_0x991360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x9915a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x9915a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x949fc0;
    %load/vec4 v0x9915a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x9915a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x9915a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x991030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x94a120;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x991de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x991c00_0, 0;
    %assign/vec4 v0x991b60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x991ed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x991f70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x94b940;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x9950c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x995520_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x94b940;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x9950c0_0;
    %inv;
    %store/vec4 v0x9950c0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x94b940;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x991d40_0, v0x995690_0, v0x994ee0_0, v0x994f80_0, v0x995020_0, v0x995160_0, v0x9953e0_0, v0x995340_0, v0x9952a0_0, v0x995200_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x94b940;
T_9 ;
    %load/vec4 v0x995480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x995480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x995480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x995480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x995480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x995480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x995480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x995480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x995480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x995480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x94b940;
T_10 ;
    %wait E_0x94a120;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x995480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
    %load/vec4 v0x9955c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x995480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x995480_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x9953e0_0;
    %load/vec4 v0x9953e0_0;
    %load/vec4 v0x995340_0;
    %xor;
    %load/vec4 v0x9953e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x995480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x995480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x9952a0_0;
    %load/vec4 v0x9952a0_0;
    %load/vec4 v0x995200_0;
    %xor;
    %load/vec4 v0x9952a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x995480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x995480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x995480_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response18/top_module.sv";
