`include "B_DDRMC5_defines.vh"

reg [`DDRMC5_DATA_SZ-1:0] ATTR [0:`DDRMC5_ADDR_N-1];
reg [`DDRMC5__A2A_CNTRL_MAP_0_SZ-1:0] A2A_CNTRL_MAP_0_REG = A2A_CNTRL_MAP_0;
reg [`DDRMC5__A2A_CNTRL_MAP_1_SZ-1:0] A2A_CNTRL_MAP_1_REG = A2A_CNTRL_MAP_1;
reg [`DDRMC5__A2A_CNTRL_MAP_2_SZ-1:0] A2A_CNTRL_MAP_2_REG = A2A_CNTRL_MAP_2;
reg [`DDRMC5__A2A_DIFF_C_PIN_MAP_0_SZ-1:0] A2A_DIFF_C_PIN_MAP_0_REG = A2A_DIFF_C_PIN_MAP_0;
reg [`DDRMC5__A2A_DIFF_C_PIN_MAP_1_SZ-1:0] A2A_DIFF_C_PIN_MAP_1_REG = A2A_DIFF_C_PIN_MAP_1;
reg [`DDRMC5__A2A_DIFF_C_PIN_MAP_2_SZ-1:0] A2A_DIFF_C_PIN_MAP_2_REG = A2A_DIFF_C_PIN_MAP_2;
reg [`DDRMC5__A2A_DIFF_T_PIN_MAP_0_SZ-1:0] A2A_DIFF_T_PIN_MAP_0_REG = A2A_DIFF_T_PIN_MAP_0;
reg [`DDRMC5__A2A_DIFF_T_PIN_MAP_1_SZ-1:0] A2A_DIFF_T_PIN_MAP_1_REG = A2A_DIFF_T_PIN_MAP_1;
reg [`DDRMC5__A2A_DIFF_T_PIN_MAP_2_SZ-1:0] A2A_DIFF_T_PIN_MAP_2_REG = A2A_DIFF_T_PIN_MAP_2;
reg A2A_DUAL_CHAN_REG = A2A_DUAL_CHAN;
reg [`DDRMC5__A2A_PIN_MAP_0_SZ-1:0] A2A_PIN_MAP_0_REG = A2A_PIN_MAP_0;
reg [`DDRMC5__A2A_PIN_MAP_1_SZ-1:0] A2A_PIN_MAP_1_REG = A2A_PIN_MAP_1;
reg [`DDRMC5__A2A_PIN_MAP_10_SZ-1:0] A2A_PIN_MAP_10_REG = A2A_PIN_MAP_10;
reg [`DDRMC5__A2A_PIN_MAP_11_SZ-1:0] A2A_PIN_MAP_11_REG = A2A_PIN_MAP_11;
reg [`DDRMC5__A2A_PIN_MAP_12_SZ-1:0] A2A_PIN_MAP_12_REG = A2A_PIN_MAP_12;
reg [`DDRMC5__A2A_PIN_MAP_13_SZ-1:0] A2A_PIN_MAP_13_REG = A2A_PIN_MAP_13;
reg [`DDRMC5__A2A_PIN_MAP_14_SZ-1:0] A2A_PIN_MAP_14_REG = A2A_PIN_MAP_14;
reg [`DDRMC5__A2A_PIN_MAP_15_SZ-1:0] A2A_PIN_MAP_15_REG = A2A_PIN_MAP_15;
reg [`DDRMC5__A2A_PIN_MAP_16_SZ-1:0] A2A_PIN_MAP_16_REG = A2A_PIN_MAP_16;
reg [`DDRMC5__A2A_PIN_MAP_17_SZ-1:0] A2A_PIN_MAP_17_REG = A2A_PIN_MAP_17;
reg [`DDRMC5__A2A_PIN_MAP_2_SZ-1:0] A2A_PIN_MAP_2_REG = A2A_PIN_MAP_2;
reg [`DDRMC5__A2A_PIN_MAP_3_SZ-1:0] A2A_PIN_MAP_3_REG = A2A_PIN_MAP_3;
reg [`DDRMC5__A2A_PIN_MAP_4_SZ-1:0] A2A_PIN_MAP_4_REG = A2A_PIN_MAP_4;
reg [`DDRMC5__A2A_PIN_MAP_5_SZ-1:0] A2A_PIN_MAP_5_REG = A2A_PIN_MAP_5;
reg [`DDRMC5__A2A_PIN_MAP_6_SZ-1:0] A2A_PIN_MAP_6_REG = A2A_PIN_MAP_6;
reg [`DDRMC5__A2A_PIN_MAP_7_SZ-1:0] A2A_PIN_MAP_7_REG = A2A_PIN_MAP_7;
reg [`DDRMC5__A2A_PIN_MAP_8_SZ-1:0] A2A_PIN_MAP_8_REG = A2A_PIN_MAP_8;
reg [`DDRMC5__A2A_PIN_MAP_9_SZ-1:0] A2A_PIN_MAP_9_REG = A2A_PIN_MAP_9;
reg [`DDRMC5__A2A_RD_MAP_SZ-1:0] A2A_RD_MAP_REG = A2A_RD_MAP;
reg [`DDRMC5__A2A_RD_MAP_DBI_CH0_0_SZ-1:0] A2A_RD_MAP_DBI_CH0_0_REG = A2A_RD_MAP_DBI_CH0_0;
reg [`DDRMC5__A2A_RD_MAP_DBI_CH0_1_SZ-1:0] A2A_RD_MAP_DBI_CH0_1_REG = A2A_RD_MAP_DBI_CH0_1;
reg [`DDRMC5__A2A_RD_MAP_DBI_CH1_0_SZ-1:0] A2A_RD_MAP_DBI_CH1_0_REG = A2A_RD_MAP_DBI_CH1_0;
reg [`DDRMC5__A2A_RD_MAP_DBI_CH1_1_SZ-1:0] A2A_RD_MAP_DBI_CH1_1_REG = A2A_RD_MAP_DBI_CH1_1;
reg [`DDRMC5__A2A_RD_MAP_DQ_0_SZ-1:0] A2A_RD_MAP_DQ_0_REG = A2A_RD_MAP_DQ_0;
reg [`DDRMC5__A2A_RD_MAP_DQ_1_SZ-1:0] A2A_RD_MAP_DQ_1_REG = A2A_RD_MAP_DQ_1;
reg [`DDRMC5__A2A_RD_MAP_DQ_2_SZ-1:0] A2A_RD_MAP_DQ_2_REG = A2A_RD_MAP_DQ_2;
reg [`DDRMC5__A2A_RD_MAP_DQ_3_SZ-1:0] A2A_RD_MAP_DQ_3_REG = A2A_RD_MAP_DQ_3;
reg [`DDRMC5__A2A_RD_MAP_DQ_4_SZ-1:0] A2A_RD_MAP_DQ_4_REG = A2A_RD_MAP_DQ_4;
reg [`DDRMC5__A2A_RD_MAP_DQ_5_SZ-1:0] A2A_RD_MAP_DQ_5_REG = A2A_RD_MAP_DQ_5;
reg [`DDRMC5__A2A_RD_MAP_DQ_6_SZ-1:0] A2A_RD_MAP_DQ_6_REG = A2A_RD_MAP_DQ_6;
reg [`DDRMC5__A2A_RD_MAP_DQ_7_SZ-1:0] A2A_RD_MAP_DQ_7_REG = A2A_RD_MAP_DQ_7;
reg [`DDRMC5__A2A_RD_MAP_DQ_8_SZ-1:0] A2A_RD_MAP_DQ_8_REG = A2A_RD_MAP_DQ_8;
reg [`DDRMC5__A2A_RD_MAP_DQ_9_SZ-1:0] A2A_RD_MAP_DQ_9_REG = A2A_RD_MAP_DQ_9;
reg ARBITER_CONFIG_REG = ARBITER_CONFIG;
reg [`DDRMC5__CAL_CS_CH_SZ-1:0] CAL_CS_CH_REG = CAL_CS_CH;
reg CAL_MODE_REG = CAL_MODE;
reg [`DDRMC5__CK_PATTERN_SZ-1:0] CK_PATTERN_REG = CK_PATTERN;
reg [`DDRMC5__CLK_GATE_SZ-1:0] CLK_GATE_REG = CLK_GATE;
reg [`DDRMC5__CPLX_BURST_ARRAY0_SZ-1:0] CPLX_BURST_ARRAY0_REG = CPLX_BURST_ARRAY0;
reg [`DDRMC5__CPLX_BURST_ARRAY1_SZ-1:0] CPLX_BURST_ARRAY1_REG = CPLX_BURST_ARRAY1;
reg [`DDRMC5__CPLX_BURST_ARRAY10_SZ-1:0] CPLX_BURST_ARRAY10_REG = CPLX_BURST_ARRAY10;
reg [`DDRMC5__CPLX_BURST_ARRAY11_SZ-1:0] CPLX_BURST_ARRAY11_REG = CPLX_BURST_ARRAY11;
reg [`DDRMC5__CPLX_BURST_ARRAY12_SZ-1:0] CPLX_BURST_ARRAY12_REG = CPLX_BURST_ARRAY12;
reg [`DDRMC5__CPLX_BURST_ARRAY13_SZ-1:0] CPLX_BURST_ARRAY13_REG = CPLX_BURST_ARRAY13;
reg [`DDRMC5__CPLX_BURST_ARRAY14_SZ-1:0] CPLX_BURST_ARRAY14_REG = CPLX_BURST_ARRAY14;
reg [`DDRMC5__CPLX_BURST_ARRAY15_SZ-1:0] CPLX_BURST_ARRAY15_REG = CPLX_BURST_ARRAY15;
reg [`DDRMC5__CPLX_BURST_ARRAY16_SZ-1:0] CPLX_BURST_ARRAY16_REG = CPLX_BURST_ARRAY16;
reg [`DDRMC5__CPLX_BURST_ARRAY17_SZ-1:0] CPLX_BURST_ARRAY17_REG = CPLX_BURST_ARRAY17;
reg [`DDRMC5__CPLX_BURST_ARRAY18_SZ-1:0] CPLX_BURST_ARRAY18_REG = CPLX_BURST_ARRAY18;
reg [`DDRMC5__CPLX_BURST_ARRAY19_SZ-1:0] CPLX_BURST_ARRAY19_REG = CPLX_BURST_ARRAY19;
reg [`DDRMC5__CPLX_BURST_ARRAY2_SZ-1:0] CPLX_BURST_ARRAY2_REG = CPLX_BURST_ARRAY2;
reg [`DDRMC5__CPLX_BURST_ARRAY20_SZ-1:0] CPLX_BURST_ARRAY20_REG = CPLX_BURST_ARRAY20;
reg [`DDRMC5__CPLX_BURST_ARRAY21_SZ-1:0] CPLX_BURST_ARRAY21_REG = CPLX_BURST_ARRAY21;
reg [`DDRMC5__CPLX_BURST_ARRAY22_SZ-1:0] CPLX_BURST_ARRAY22_REG = CPLX_BURST_ARRAY22;
reg [`DDRMC5__CPLX_BURST_ARRAY3_SZ-1:0] CPLX_BURST_ARRAY3_REG = CPLX_BURST_ARRAY3;
reg [`DDRMC5__CPLX_BURST_ARRAY4_SZ-1:0] CPLX_BURST_ARRAY4_REG = CPLX_BURST_ARRAY4;
reg [`DDRMC5__CPLX_BURST_ARRAY5_SZ-1:0] CPLX_BURST_ARRAY5_REG = CPLX_BURST_ARRAY5;
reg [`DDRMC5__CPLX_BURST_ARRAY6_SZ-1:0] CPLX_BURST_ARRAY6_REG = CPLX_BURST_ARRAY6;
reg [`DDRMC5__CPLX_BURST_ARRAY7_SZ-1:0] CPLX_BURST_ARRAY7_REG = CPLX_BURST_ARRAY7;
reg [`DDRMC5__CPLX_BURST_ARRAY8_SZ-1:0] CPLX_BURST_ARRAY8_REG = CPLX_BURST_ARRAY8;
reg [`DDRMC5__CPLX_BURST_ARRAY9_SZ-1:0] CPLX_BURST_ARRAY9_REG = CPLX_BURST_ARRAY9;
reg [`DDRMC5__CPLX_CONFIG2_SZ-1:0] CPLX_CONFIG2_REG = CPLX_CONFIG2;
reg [`DDRMC5__CPLX_PATTERN0_SZ-1:0] CPLX_PATTERN0_REG = CPLX_PATTERN0;
reg [`DDRMC5__CPLX_PATTERN1_SZ-1:0] CPLX_PATTERN1_REG = CPLX_PATTERN1;
reg [`DDRMC5__CPLX_PATTERN10_SZ-1:0] CPLX_PATTERN10_REG = CPLX_PATTERN10;
reg [`DDRMC5__CPLX_PATTERN100_SZ-1:0] CPLX_PATTERN100_REG = CPLX_PATTERN100;
reg [`DDRMC5__CPLX_PATTERN101_SZ-1:0] CPLX_PATTERN101_REG = CPLX_PATTERN101;
reg [`DDRMC5__CPLX_PATTERN102_SZ-1:0] CPLX_PATTERN102_REG = CPLX_PATTERN102;
reg [`DDRMC5__CPLX_PATTERN103_SZ-1:0] CPLX_PATTERN103_REG = CPLX_PATTERN103;
reg [`DDRMC5__CPLX_PATTERN104_SZ-1:0] CPLX_PATTERN104_REG = CPLX_PATTERN104;
reg [`DDRMC5__CPLX_PATTERN105_SZ-1:0] CPLX_PATTERN105_REG = CPLX_PATTERN105;
reg [`DDRMC5__CPLX_PATTERN106_SZ-1:0] CPLX_PATTERN106_REG = CPLX_PATTERN106;
reg [`DDRMC5__CPLX_PATTERN107_SZ-1:0] CPLX_PATTERN107_REG = CPLX_PATTERN107;
reg [`DDRMC5__CPLX_PATTERN108_SZ-1:0] CPLX_PATTERN108_REG = CPLX_PATTERN108;
reg [`DDRMC5__CPLX_PATTERN109_SZ-1:0] CPLX_PATTERN109_REG = CPLX_PATTERN109;
reg [`DDRMC5__CPLX_PATTERN11_SZ-1:0] CPLX_PATTERN11_REG = CPLX_PATTERN11;
reg [`DDRMC5__CPLX_PATTERN110_SZ-1:0] CPLX_PATTERN110_REG = CPLX_PATTERN110;
reg [`DDRMC5__CPLX_PATTERN111_SZ-1:0] CPLX_PATTERN111_REG = CPLX_PATTERN111;
reg [`DDRMC5__CPLX_PATTERN112_SZ-1:0] CPLX_PATTERN112_REG = CPLX_PATTERN112;
reg [`DDRMC5__CPLX_PATTERN113_SZ-1:0] CPLX_PATTERN113_REG = CPLX_PATTERN113;
reg [`DDRMC5__CPLX_PATTERN114_SZ-1:0] CPLX_PATTERN114_REG = CPLX_PATTERN114;
reg [`DDRMC5__CPLX_PATTERN115_SZ-1:0] CPLX_PATTERN115_REG = CPLX_PATTERN115;
reg [`DDRMC5__CPLX_PATTERN116_SZ-1:0] CPLX_PATTERN116_REG = CPLX_PATTERN116;
reg [`DDRMC5__CPLX_PATTERN117_SZ-1:0] CPLX_PATTERN117_REG = CPLX_PATTERN117;
reg [`DDRMC5__CPLX_PATTERN118_SZ-1:0] CPLX_PATTERN118_REG = CPLX_PATTERN118;
reg [`DDRMC5__CPLX_PATTERN119_SZ-1:0] CPLX_PATTERN119_REG = CPLX_PATTERN119;
reg [`DDRMC5__CPLX_PATTERN12_SZ-1:0] CPLX_PATTERN12_REG = CPLX_PATTERN12;
reg [`DDRMC5__CPLX_PATTERN120_SZ-1:0] CPLX_PATTERN120_REG = CPLX_PATTERN120;
reg [`DDRMC5__CPLX_PATTERN121_SZ-1:0] CPLX_PATTERN121_REG = CPLX_PATTERN121;
reg [`DDRMC5__CPLX_PATTERN122_SZ-1:0] CPLX_PATTERN122_REG = CPLX_PATTERN122;
reg [`DDRMC5__CPLX_PATTERN123_SZ-1:0] CPLX_PATTERN123_REG = CPLX_PATTERN123;
reg [`DDRMC5__CPLX_PATTERN124_SZ-1:0] CPLX_PATTERN124_REG = CPLX_PATTERN124;
reg [`DDRMC5__CPLX_PATTERN125_SZ-1:0] CPLX_PATTERN125_REG = CPLX_PATTERN125;
reg [`DDRMC5__CPLX_PATTERN126_SZ-1:0] CPLX_PATTERN126_REG = CPLX_PATTERN126;
reg [`DDRMC5__CPLX_PATTERN127_SZ-1:0] CPLX_PATTERN127_REG = CPLX_PATTERN127;
reg [`DDRMC5__CPLX_PATTERN128_SZ-1:0] CPLX_PATTERN128_REG = CPLX_PATTERN128;
reg [`DDRMC5__CPLX_PATTERN129_SZ-1:0] CPLX_PATTERN129_REG = CPLX_PATTERN129;
reg [`DDRMC5__CPLX_PATTERN13_SZ-1:0] CPLX_PATTERN13_REG = CPLX_PATTERN13;
reg [`DDRMC5__CPLX_PATTERN130_SZ-1:0] CPLX_PATTERN130_REG = CPLX_PATTERN130;
reg [`DDRMC5__CPLX_PATTERN131_SZ-1:0] CPLX_PATTERN131_REG = CPLX_PATTERN131;
reg [`DDRMC5__CPLX_PATTERN132_SZ-1:0] CPLX_PATTERN132_REG = CPLX_PATTERN132;
reg [`DDRMC5__CPLX_PATTERN133_SZ-1:0] CPLX_PATTERN133_REG = CPLX_PATTERN133;
reg [`DDRMC5__CPLX_PATTERN134_SZ-1:0] CPLX_PATTERN134_REG = CPLX_PATTERN134;
reg [`DDRMC5__CPLX_PATTERN135_SZ-1:0] CPLX_PATTERN135_REG = CPLX_PATTERN135;
reg [`DDRMC5__CPLX_PATTERN136_SZ-1:0] CPLX_PATTERN136_REG = CPLX_PATTERN136;
reg [`DDRMC5__CPLX_PATTERN137_SZ-1:0] CPLX_PATTERN137_REG = CPLX_PATTERN137;
reg [`DDRMC5__CPLX_PATTERN138_SZ-1:0] CPLX_PATTERN138_REG = CPLX_PATTERN138;
reg [`DDRMC5__CPLX_PATTERN139_SZ-1:0] CPLX_PATTERN139_REG = CPLX_PATTERN139;
reg [`DDRMC5__CPLX_PATTERN14_SZ-1:0] CPLX_PATTERN14_REG = CPLX_PATTERN14;
reg [`DDRMC5__CPLX_PATTERN140_SZ-1:0] CPLX_PATTERN140_REG = CPLX_PATTERN140;
reg [`DDRMC5__CPLX_PATTERN141_SZ-1:0] CPLX_PATTERN141_REG = CPLX_PATTERN141;
reg [`DDRMC5__CPLX_PATTERN142_SZ-1:0] CPLX_PATTERN142_REG = CPLX_PATTERN142;
reg [`DDRMC5__CPLX_PATTERN143_SZ-1:0] CPLX_PATTERN143_REG = CPLX_PATTERN143;
reg [`DDRMC5__CPLX_PATTERN144_SZ-1:0] CPLX_PATTERN144_REG = CPLX_PATTERN144;
reg [`DDRMC5__CPLX_PATTERN145_SZ-1:0] CPLX_PATTERN145_REG = CPLX_PATTERN145;
reg [`DDRMC5__CPLX_PATTERN146_SZ-1:0] CPLX_PATTERN146_REG = CPLX_PATTERN146;
reg [`DDRMC5__CPLX_PATTERN147_SZ-1:0] CPLX_PATTERN147_REG = CPLX_PATTERN147;
reg [`DDRMC5__CPLX_PATTERN148_SZ-1:0] CPLX_PATTERN148_REG = CPLX_PATTERN148;
reg [`DDRMC5__CPLX_PATTERN149_SZ-1:0] CPLX_PATTERN149_REG = CPLX_PATTERN149;
reg [`DDRMC5__CPLX_PATTERN15_SZ-1:0] CPLX_PATTERN15_REG = CPLX_PATTERN15;
reg [`DDRMC5__CPLX_PATTERN150_SZ-1:0] CPLX_PATTERN150_REG = CPLX_PATTERN150;
reg [`DDRMC5__CPLX_PATTERN151_SZ-1:0] CPLX_PATTERN151_REG = CPLX_PATTERN151;
reg [`DDRMC5__CPLX_PATTERN152_SZ-1:0] CPLX_PATTERN152_REG = CPLX_PATTERN152;
reg [`DDRMC5__CPLX_PATTERN153_SZ-1:0] CPLX_PATTERN153_REG = CPLX_PATTERN153;
reg [`DDRMC5__CPLX_PATTERN154_SZ-1:0] CPLX_PATTERN154_REG = CPLX_PATTERN154;
reg [`DDRMC5__CPLX_PATTERN155_SZ-1:0] CPLX_PATTERN155_REG = CPLX_PATTERN155;
reg [`DDRMC5__CPLX_PATTERN156_SZ-1:0] CPLX_PATTERN156_REG = CPLX_PATTERN156;
reg [`DDRMC5__CPLX_PATTERN16_SZ-1:0] CPLX_PATTERN16_REG = CPLX_PATTERN16;
reg [`DDRMC5__CPLX_PATTERN17_SZ-1:0] CPLX_PATTERN17_REG = CPLX_PATTERN17;
reg [`DDRMC5__CPLX_PATTERN18_SZ-1:0] CPLX_PATTERN18_REG = CPLX_PATTERN18;
reg [`DDRMC5__CPLX_PATTERN19_SZ-1:0] CPLX_PATTERN19_REG = CPLX_PATTERN19;
reg [`DDRMC5__CPLX_PATTERN2_SZ-1:0] CPLX_PATTERN2_REG = CPLX_PATTERN2;
reg [`DDRMC5__CPLX_PATTERN20_SZ-1:0] CPLX_PATTERN20_REG = CPLX_PATTERN20;
reg [`DDRMC5__CPLX_PATTERN21_SZ-1:0] CPLX_PATTERN21_REG = CPLX_PATTERN21;
reg [`DDRMC5__CPLX_PATTERN22_SZ-1:0] CPLX_PATTERN22_REG = CPLX_PATTERN22;
reg [`DDRMC5__CPLX_PATTERN23_SZ-1:0] CPLX_PATTERN23_REG = CPLX_PATTERN23;
reg [`DDRMC5__CPLX_PATTERN24_SZ-1:0] CPLX_PATTERN24_REG = CPLX_PATTERN24;
reg [`DDRMC5__CPLX_PATTERN25_SZ-1:0] CPLX_PATTERN25_REG = CPLX_PATTERN25;
reg [`DDRMC5__CPLX_PATTERN26_SZ-1:0] CPLX_PATTERN26_REG = CPLX_PATTERN26;
reg [`DDRMC5__CPLX_PATTERN27_SZ-1:0] CPLX_PATTERN27_REG = CPLX_PATTERN27;
reg [`DDRMC5__CPLX_PATTERN28_SZ-1:0] CPLX_PATTERN28_REG = CPLX_PATTERN28;
reg [`DDRMC5__CPLX_PATTERN29_SZ-1:0] CPLX_PATTERN29_REG = CPLX_PATTERN29;
reg [`DDRMC5__CPLX_PATTERN3_SZ-1:0] CPLX_PATTERN3_REG = CPLX_PATTERN3;
reg [`DDRMC5__CPLX_PATTERN30_SZ-1:0] CPLX_PATTERN30_REG = CPLX_PATTERN30;
reg [`DDRMC5__CPLX_PATTERN31_SZ-1:0] CPLX_PATTERN31_REG = CPLX_PATTERN31;
reg [`DDRMC5__CPLX_PATTERN32_SZ-1:0] CPLX_PATTERN32_REG = CPLX_PATTERN32;
reg [`DDRMC5__CPLX_PATTERN33_SZ-1:0] CPLX_PATTERN33_REG = CPLX_PATTERN33;
reg [`DDRMC5__CPLX_PATTERN34_SZ-1:0] CPLX_PATTERN34_REG = CPLX_PATTERN34;
reg [`DDRMC5__CPLX_PATTERN35_SZ-1:0] CPLX_PATTERN35_REG = CPLX_PATTERN35;
reg [`DDRMC5__CPLX_PATTERN36_SZ-1:0] CPLX_PATTERN36_REG = CPLX_PATTERN36;
reg [`DDRMC5__CPLX_PATTERN37_SZ-1:0] CPLX_PATTERN37_REG = CPLX_PATTERN37;
reg [`DDRMC5__CPLX_PATTERN38_SZ-1:0] CPLX_PATTERN38_REG = CPLX_PATTERN38;
reg [`DDRMC5__CPLX_PATTERN39_SZ-1:0] CPLX_PATTERN39_REG = CPLX_PATTERN39;
reg [`DDRMC5__CPLX_PATTERN4_SZ-1:0] CPLX_PATTERN4_REG = CPLX_PATTERN4;
reg [`DDRMC5__CPLX_PATTERN40_SZ-1:0] CPLX_PATTERN40_REG = CPLX_PATTERN40;
reg [`DDRMC5__CPLX_PATTERN41_SZ-1:0] CPLX_PATTERN41_REG = CPLX_PATTERN41;
reg [`DDRMC5__CPLX_PATTERN42_SZ-1:0] CPLX_PATTERN42_REG = CPLX_PATTERN42;
reg [`DDRMC5__CPLX_PATTERN43_SZ-1:0] CPLX_PATTERN43_REG = CPLX_PATTERN43;
reg [`DDRMC5__CPLX_PATTERN44_SZ-1:0] CPLX_PATTERN44_REG = CPLX_PATTERN44;
reg [`DDRMC5__CPLX_PATTERN45_SZ-1:0] CPLX_PATTERN45_REG = CPLX_PATTERN45;
reg [`DDRMC5__CPLX_PATTERN46_SZ-1:0] CPLX_PATTERN46_REG = CPLX_PATTERN46;
reg [`DDRMC5__CPLX_PATTERN47_SZ-1:0] CPLX_PATTERN47_REG = CPLX_PATTERN47;
reg [`DDRMC5__CPLX_PATTERN48_SZ-1:0] CPLX_PATTERN48_REG = CPLX_PATTERN48;
reg [`DDRMC5__CPLX_PATTERN49_SZ-1:0] CPLX_PATTERN49_REG = CPLX_PATTERN49;
reg [`DDRMC5__CPLX_PATTERN5_SZ-1:0] CPLX_PATTERN5_REG = CPLX_PATTERN5;
reg [`DDRMC5__CPLX_PATTERN50_SZ-1:0] CPLX_PATTERN50_REG = CPLX_PATTERN50;
reg [`DDRMC5__CPLX_PATTERN51_SZ-1:0] CPLX_PATTERN51_REG = CPLX_PATTERN51;
reg [`DDRMC5__CPLX_PATTERN52_SZ-1:0] CPLX_PATTERN52_REG = CPLX_PATTERN52;
reg [`DDRMC5__CPLX_PATTERN53_SZ-1:0] CPLX_PATTERN53_REG = CPLX_PATTERN53;
reg [`DDRMC5__CPLX_PATTERN54_SZ-1:0] CPLX_PATTERN54_REG = CPLX_PATTERN54;
reg [`DDRMC5__CPLX_PATTERN55_SZ-1:0] CPLX_PATTERN55_REG = CPLX_PATTERN55;
reg [`DDRMC5__CPLX_PATTERN56_SZ-1:0] CPLX_PATTERN56_REG = CPLX_PATTERN56;
reg [`DDRMC5__CPLX_PATTERN57_SZ-1:0] CPLX_PATTERN57_REG = CPLX_PATTERN57;
reg [`DDRMC5__CPLX_PATTERN58_SZ-1:0] CPLX_PATTERN58_REG = CPLX_PATTERN58;
reg [`DDRMC5__CPLX_PATTERN59_SZ-1:0] CPLX_PATTERN59_REG = CPLX_PATTERN59;
reg [`DDRMC5__CPLX_PATTERN6_SZ-1:0] CPLX_PATTERN6_REG = CPLX_PATTERN6;
reg [`DDRMC5__CPLX_PATTERN60_SZ-1:0] CPLX_PATTERN60_REG = CPLX_PATTERN60;
reg [`DDRMC5__CPLX_PATTERN61_SZ-1:0] CPLX_PATTERN61_REG = CPLX_PATTERN61;
reg [`DDRMC5__CPLX_PATTERN62_SZ-1:0] CPLX_PATTERN62_REG = CPLX_PATTERN62;
reg [`DDRMC5__CPLX_PATTERN63_SZ-1:0] CPLX_PATTERN63_REG = CPLX_PATTERN63;
reg [`DDRMC5__CPLX_PATTERN64_SZ-1:0] CPLX_PATTERN64_REG = CPLX_PATTERN64;
reg [`DDRMC5__CPLX_PATTERN65_SZ-1:0] CPLX_PATTERN65_REG = CPLX_PATTERN65;
reg [`DDRMC5__CPLX_PATTERN66_SZ-1:0] CPLX_PATTERN66_REG = CPLX_PATTERN66;
reg [`DDRMC5__CPLX_PATTERN67_SZ-1:0] CPLX_PATTERN67_REG = CPLX_PATTERN67;
reg [`DDRMC5__CPLX_PATTERN68_SZ-1:0] CPLX_PATTERN68_REG = CPLX_PATTERN68;
reg [`DDRMC5__CPLX_PATTERN69_SZ-1:0] CPLX_PATTERN69_REG = CPLX_PATTERN69;
reg [`DDRMC5__CPLX_PATTERN7_SZ-1:0] CPLX_PATTERN7_REG = CPLX_PATTERN7;
reg [`DDRMC5__CPLX_PATTERN70_SZ-1:0] CPLX_PATTERN70_REG = CPLX_PATTERN70;
reg [`DDRMC5__CPLX_PATTERN71_SZ-1:0] CPLX_PATTERN71_REG = CPLX_PATTERN71;
reg [`DDRMC5__CPLX_PATTERN72_SZ-1:0] CPLX_PATTERN72_REG = CPLX_PATTERN72;
reg [`DDRMC5__CPLX_PATTERN73_SZ-1:0] CPLX_PATTERN73_REG = CPLX_PATTERN73;
reg [`DDRMC5__CPLX_PATTERN74_SZ-1:0] CPLX_PATTERN74_REG = CPLX_PATTERN74;
reg [`DDRMC5__CPLX_PATTERN75_SZ-1:0] CPLX_PATTERN75_REG = CPLX_PATTERN75;
reg [`DDRMC5__CPLX_PATTERN76_SZ-1:0] CPLX_PATTERN76_REG = CPLX_PATTERN76;
reg [`DDRMC5__CPLX_PATTERN77_SZ-1:0] CPLX_PATTERN77_REG = CPLX_PATTERN77;
reg [`DDRMC5__CPLX_PATTERN78_SZ-1:0] CPLX_PATTERN78_REG = CPLX_PATTERN78;
reg [`DDRMC5__CPLX_PATTERN79_SZ-1:0] CPLX_PATTERN79_REG = CPLX_PATTERN79;
reg [`DDRMC5__CPLX_PATTERN8_SZ-1:0] CPLX_PATTERN8_REG = CPLX_PATTERN8;
reg [`DDRMC5__CPLX_PATTERN80_SZ-1:0] CPLX_PATTERN80_REG = CPLX_PATTERN80;
reg [`DDRMC5__CPLX_PATTERN81_SZ-1:0] CPLX_PATTERN81_REG = CPLX_PATTERN81;
reg [`DDRMC5__CPLX_PATTERN82_SZ-1:0] CPLX_PATTERN82_REG = CPLX_PATTERN82;
reg [`DDRMC5__CPLX_PATTERN83_SZ-1:0] CPLX_PATTERN83_REG = CPLX_PATTERN83;
reg [`DDRMC5__CPLX_PATTERN84_SZ-1:0] CPLX_PATTERN84_REG = CPLX_PATTERN84;
reg [`DDRMC5__CPLX_PATTERN85_SZ-1:0] CPLX_PATTERN85_REG = CPLX_PATTERN85;
reg [`DDRMC5__CPLX_PATTERN86_SZ-1:0] CPLX_PATTERN86_REG = CPLX_PATTERN86;
reg [`DDRMC5__CPLX_PATTERN87_SZ-1:0] CPLX_PATTERN87_REG = CPLX_PATTERN87;
reg [`DDRMC5__CPLX_PATTERN88_SZ-1:0] CPLX_PATTERN88_REG = CPLX_PATTERN88;
reg [`DDRMC5__CPLX_PATTERN89_SZ-1:0] CPLX_PATTERN89_REG = CPLX_PATTERN89;
reg [`DDRMC5__CPLX_PATTERN9_SZ-1:0] CPLX_PATTERN9_REG = CPLX_PATTERN9;
reg [`DDRMC5__CPLX_PATTERN90_SZ-1:0] CPLX_PATTERN90_REG = CPLX_PATTERN90;
reg [`DDRMC5__CPLX_PATTERN91_SZ-1:0] CPLX_PATTERN91_REG = CPLX_PATTERN91;
reg [`DDRMC5__CPLX_PATTERN92_SZ-1:0] CPLX_PATTERN92_REG = CPLX_PATTERN92;
reg [`DDRMC5__CPLX_PATTERN93_SZ-1:0] CPLX_PATTERN93_REG = CPLX_PATTERN93;
reg [`DDRMC5__CPLX_PATTERN94_SZ-1:0] CPLX_PATTERN94_REG = CPLX_PATTERN94;
reg [`DDRMC5__CPLX_PATTERN95_SZ-1:0] CPLX_PATTERN95_REG = CPLX_PATTERN95;
reg [`DDRMC5__CPLX_PATTERN96_SZ-1:0] CPLX_PATTERN96_REG = CPLX_PATTERN96;
reg [`DDRMC5__CPLX_PATTERN97_SZ-1:0] CPLX_PATTERN97_REG = CPLX_PATTERN97;
reg [`DDRMC5__CPLX_PATTERN98_SZ-1:0] CPLX_PATTERN98_REG = CPLX_PATTERN98;
reg [`DDRMC5__CPLX_PATTERN99_SZ-1:0] CPLX_PATTERN99_REG = CPLX_PATTERN99;
reg [`DDRMC5__CRYPTO_TRSS_CONFIG_SZ-1:0] CRYPTO_TRSS_CONFIG_REG = CRYPTO_TRSS_CONFIG;
reg [`DDRMC5__CRYPTO_TRSS_CONFIG2_SZ-1:0] CRYPTO_TRSS_CONFIG2_REG = CRYPTO_TRSS_CONFIG2;
reg [`DDRMC5__CRYPTO_TRSS_PSTR0_SZ-1:0] CRYPTO_TRSS_PSTR0_REG = CRYPTO_TRSS_PSTR0;
reg [`DDRMC5__CRYPTO_TRSS_PSTR1_SZ-1:0] CRYPTO_TRSS_PSTR1_REG = CRYPTO_TRSS_PSTR1;
reg [`DDRMC5__CRYPTO_TRSS_PSTR10_SZ-1:0] CRYPTO_TRSS_PSTR10_REG = CRYPTO_TRSS_PSTR10;
reg [`DDRMC5__CRYPTO_TRSS_PSTR11_SZ-1:0] CRYPTO_TRSS_PSTR11_REG = CRYPTO_TRSS_PSTR11;
reg [`DDRMC5__CRYPTO_TRSS_PSTR2_SZ-1:0] CRYPTO_TRSS_PSTR2_REG = CRYPTO_TRSS_PSTR2;
reg [`DDRMC5__CRYPTO_TRSS_PSTR3_SZ-1:0] CRYPTO_TRSS_PSTR3_REG = CRYPTO_TRSS_PSTR3;
reg [`DDRMC5__CRYPTO_TRSS_PSTR4_SZ-1:0] CRYPTO_TRSS_PSTR4_REG = CRYPTO_TRSS_PSTR4;
reg [`DDRMC5__CRYPTO_TRSS_PSTR5_SZ-1:0] CRYPTO_TRSS_PSTR5_REG = CRYPTO_TRSS_PSTR5;
reg [`DDRMC5__CRYPTO_TRSS_PSTR6_SZ-1:0] CRYPTO_TRSS_PSTR6_REG = CRYPTO_TRSS_PSTR6;
reg [`DDRMC5__CRYPTO_TRSS_PSTR7_SZ-1:0] CRYPTO_TRSS_PSTR7_REG = CRYPTO_TRSS_PSTR7;
reg [`DDRMC5__CRYPTO_TRSS_PSTR8_SZ-1:0] CRYPTO_TRSS_PSTR8_REG = CRYPTO_TRSS_PSTR8;
reg [`DDRMC5__CRYPTO_TRSS_PSTR9_SZ-1:0] CRYPTO_TRSS_PSTR9_REG = CRYPTO_TRSS_PSTR9;
reg [`DDRMC5__DBG_TRIGGER_SZ-1:0] DBG_TRIGGER_REG = DBG_TRIGGER;
reg [`DDRMC5__DDR5_READ_LFSR_CFG_SZ-1:0] DDR5_READ_LFSR_CFG_REG = DDR5_READ_LFSR_CFG;
reg [`DDRMC5__DDR5_READ_LFSR_INVERT_31_0_SZ-1:0] DDR5_READ_LFSR_INVERT_31_0_REG = DDR5_READ_LFSR_INVERT_31_0;
reg [`DDRMC5__DDR5_READ_LFSR_INVERT_39_32_SZ-1:0] DDR5_READ_LFSR_INVERT_39_32_REG = DDR5_READ_LFSR_INVERT_39_32;
reg [`DDRMC5__DDR5_READ_LFSR_OPT_31_0_SZ-1:0] DDR5_READ_LFSR_OPT_31_0_REG = DDR5_READ_LFSR_OPT_31_0;
reg [`DDRMC5__DDR5_READ_LFSR_OPT_39_32_SZ-1:0] DDR5_READ_LFSR_OPT_39_32_REG = DDR5_READ_LFSR_OPT_39_32;
reg [`DDRMC5__DDR5_READ_LFSR_PAT_31_0_SZ-1:0] DDR5_READ_LFSR_PAT_31_0_REG = DDR5_READ_LFSR_PAT_31_0;
reg [`DDRMC5__DDR5_READ_LFSR_PAT_39_32_SZ-1:0] DDR5_READ_LFSR_PAT_39_32_REG = DDR5_READ_LFSR_PAT_39_32;
reg [`DDRMC5__DDR5_SPARE_DYN_CFG0_SZ-1:0] DDR5_SPARE_DYN_CFG0_REG = DDR5_SPARE_DYN_CFG0;
reg [`DDRMC5__DDR5_SPARE_STA_CFG0_SZ-1:0] DDR5_SPARE_STA_CFG0_REG = DDR5_SPARE_STA_CFG0;
reg [`DDRMC5__EXMON_CLR_EXE_SZ-1:0] EXMON_CLR_EXE_REG = EXMON_CLR_EXE;
reg [`DDRMC5__FIFO_RDEN_SZ-1:0] FIFO_RDEN_REG = FIFO_RDEN;
reg [`DDRMC5__LP5_MRS_BIT_MUX_BYTE0_SZ-1:0] LP5_MRS_BIT_MUX_BYTE0_REG = LP5_MRS_BIT_MUX_BYTE0;
reg [`DDRMC5__LP5_MRS_BIT_MUX_BYTE1_SZ-1:0] LP5_MRS_BIT_MUX_BYTE1_REG = LP5_MRS_BIT_MUX_BYTE1;
reg [`DDRMC5__LP5_MRS_BIT_MUX_BYTE2_SZ-1:0] LP5_MRS_BIT_MUX_BYTE2_REG = LP5_MRS_BIT_MUX_BYTE2;
reg [`DDRMC5__LP5_MRS_BIT_MUX_BYTE3_SZ-1:0] LP5_MRS_BIT_MUX_BYTE3_REG = LP5_MRS_BIT_MUX_BYTE3;
reg [`DDRMC5__PHY_RANK_READ_OVERRIDE_SZ-1:0] PHY_RANK_READ_OVERRIDE_REG = PHY_RANK_READ_OVERRIDE;
reg [`DDRMC5__PHY_RANK_WRITE_OVERRIDE_SZ-1:0] PHY_RANK_WRITE_OVERRIDE_REG = PHY_RANK_WRITE_OVERRIDE;
reg [`DDRMC5__PHY_RDEN0_SZ-1:0] PHY_RDEN0_REG = PHY_RDEN0;
reg [`DDRMC5__PHY_RDEN1_SZ-1:0] PHY_RDEN1_REG = PHY_RDEN1;
reg [`DDRMC5__PHY_RDEN2_SZ-1:0] PHY_RDEN2_REG = PHY_RDEN2;
reg [`DDRMC5__PHY_RDEN3_SZ-1:0] PHY_RDEN3_REG = PHY_RDEN3;
reg [`DDRMC5__PHY_RDEN4_SZ-1:0] PHY_RDEN4_REG = PHY_RDEN4;
reg [`DDRMC5__PHY_RDEN5_SZ-1:0] PHY_RDEN5_REG = PHY_RDEN5;
reg [`DDRMC5__PHY_RDEN6_SZ-1:0] PHY_RDEN6_REG = PHY_RDEN6;
reg [`DDRMC5__PHY_RDEN7_SZ-1:0] PHY_RDEN7_REG = PHY_RDEN7;
reg [`DDRMC5__PHY_RDEN8_SZ-1:0] PHY_RDEN8_REG = PHY_RDEN8;
reg [`DDRMC5__PHY_RDEN9_SZ-1:0] PHY_RDEN9_REG = PHY_RDEN9;
reg [`DDRMC5__POWER_MANAGEMENT_SZ-1:0] POWER_MANAGEMENT_REG = POWER_MANAGEMENT;
reg [`DDRMC5__PRBS_MAX_LOOPS_SZ-1:0] PRBS_MAX_LOOPS_REG = PRBS_MAX_LOOPS;
reg [`DDRMC5__PRBS_MAX_ROW_COL_SZ-1:0] PRBS_MAX_ROW_COL_REG = PRBS_MAX_ROW_COL;
reg [`DDRMC5__PRBS_SEED0_SZ-1:0] PRBS_SEED0_REG = PRBS_SEED0;
reg [`DDRMC5__PRBS_SEED1_SZ-1:0] PRBS_SEED1_REG = PRBS_SEED1;
reg [`DDRMC5__PRBS_SEED2_SZ-1:0] PRBS_SEED2_REG = PRBS_SEED2;
reg [`DDRMC5__PRBS_SEED3_SZ-1:0] PRBS_SEED3_REG = PRBS_SEED3;
reg [`DDRMC5__PRBS_SEED4_SZ-1:0] PRBS_SEED4_REG = PRBS_SEED4;
reg [`DDRMC5__PRBS_SEED5_SZ-1:0] PRBS_SEED5_REG = PRBS_SEED5;
reg [`DDRMC5__PRBS_SEED6_SZ-1:0] PRBS_SEED6_REG = PRBS_SEED6;
reg [`DDRMC5__PRBS_SEED7_SZ-1:0] PRBS_SEED7_REG = PRBS_SEED7;
reg [`DDRMC5__PRBS_SEED8_SZ-1:0] PRBS_SEED8_REG = PRBS_SEED8;
reg [`DDRMC5__PRBS_TREF_SZ-1:0] PRBS_TREF_REG = PRBS_TREF;
reg [`DDRMC5__RAM_ERR_EN_SZ-1:0] RAM_ERR_EN_REG = RAM_ERR_EN;
reg [`DDRMC5__RAM_SETTING_RF2PHS_SZ-1:0] RAM_SETTING_RF2PHS_REG = RAM_SETTING_RF2PHS;
reg [`DDRMC5__RAM_SETTING_RFSPHD_SZ-1:0] RAM_SETTING_RFSPHD_REG = RAM_SETTING_RFSPHD;
reg [`DDRMC5__RAM_SETTING_SRSPHD_SZ-1:0] RAM_SETTING_SRSPHD_REG = RAM_SETTING_SRSPHD;
reg [`DDRMC5__READ_DATA_EARLY_ID_SZ-1:0] READ_DATA_EARLY_ID_REG = READ_DATA_EARLY_ID;
reg [`DDRMC5__REG_ADEC0_SZ-1:0] REG_ADEC0_REG = REG_ADEC0;
reg [`DDRMC5__REG_ADEC1_SZ-1:0] REG_ADEC1_REG = REG_ADEC1;
reg [`DDRMC5__REG_ADEC10_SZ-1:0] REG_ADEC10_REG = REG_ADEC10;
reg [`DDRMC5__REG_ADEC11_SZ-1:0] REG_ADEC11_REG = REG_ADEC11;
reg [`DDRMC5__REG_ADEC12_SZ-1:0] REG_ADEC12_REG = REG_ADEC12;
reg [`DDRMC5__REG_ADEC13_SZ-1:0] REG_ADEC13_REG = REG_ADEC13;
reg [`DDRMC5__REG_ADEC14_SZ-1:0] REG_ADEC14_REG = REG_ADEC14;
reg [`DDRMC5__REG_ADEC15_SZ-1:0] REG_ADEC15_REG = REG_ADEC15;
reg [`DDRMC5__REG_ADEC16_SZ-1:0] REG_ADEC16_REG = REG_ADEC16;
reg [`DDRMC5__REG_ADEC2_SZ-1:0] REG_ADEC2_REG = REG_ADEC2;
reg [`DDRMC5__REG_ADEC3_SZ-1:0] REG_ADEC3_REG = REG_ADEC3;
reg [`DDRMC5__REG_ADEC4_SZ-1:0] REG_ADEC4_REG = REG_ADEC4;
reg [`DDRMC5__REG_ADEC5_SZ-1:0] REG_ADEC5_REG = REG_ADEC5;
reg [`DDRMC5__REG_ADEC6_SZ-1:0] REG_ADEC6_REG = REG_ADEC6;
reg [`DDRMC5__REG_ADEC7_SZ-1:0] REG_ADEC7_REG = REG_ADEC7;
reg [`DDRMC5__REG_ADEC8_SZ-1:0] REG_ADEC8_REG = REG_ADEC8;
reg [`DDRMC5__REG_ADEC9_SZ-1:0] REG_ADEC9_REG = REG_ADEC9;
reg [`DDRMC5__REG_ADEC_CHK0_SZ-1:0] REG_ADEC_CHK0_REG = REG_ADEC_CHK0;
reg [`DDRMC5__REG_ADEC_CHK1_SZ-1:0] REG_ADEC_CHK1_REG = REG_ADEC_CHK1;
reg [`DDRMC5__REG_ADEC_CHK2_SZ-1:0] REG_ADEC_CHK2_REG = REG_ADEC_CHK2;
reg [`DDRMC5__REG_ADEC_CHK3_SZ-1:0] REG_ADEC_CHK3_REG = REG_ADEC_CHK3;
reg [`DDRMC5__REG_ADEC_ILC_SZ-1:0] REG_ADEC_ILC_REG = REG_ADEC_ILC;
reg [`DDRMC5__REG_ADEC_MEMFILL0_HIGH_SZ-1:0] REG_ADEC_MEMFILL0_HIGH_REG = REG_ADEC_MEMFILL0_HIGH;
reg [`DDRMC5__REG_ADEC_MEMFILL0_LOW_SZ-1:0] REG_ADEC_MEMFILL0_LOW_REG = REG_ADEC_MEMFILL0_LOW;
reg [`DDRMC5__REG_ADEC_MEMFILL1_HIGH_SZ-1:0] REG_ADEC_MEMFILL1_HIGH_REG = REG_ADEC_MEMFILL1_HIGH;
reg [`DDRMC5__REG_ADEC_MEMFILL1_LOW_SZ-1:0] REG_ADEC_MEMFILL1_LOW_REG = REG_ADEC_MEMFILL1_LOW;
reg [`DDRMC5__REG_AUTH_FAILURE_SZ-1:0] REG_AUTH_FAILURE_REG = REG_AUTH_FAILURE;
reg [`DDRMC5__REG_CLKMON_SZ-1:0] REG_CLKMON_REG = REG_CLKMON;
reg [`DDRMC5__REG_CMDQ_BER_RATE_CTRL_SZ-1:0] REG_CMDQ_BER_RATE_CTRL_REG = REG_CMDQ_BER_RATE_CTRL;
reg [`DDRMC5__REG_CMDQ_BEW_RATE_CTRL_SZ-1:0] REG_CMDQ_BEW_RATE_CTRL_REG = REG_CMDQ_BEW_RATE_CTRL;
reg [`DDRMC5__REG_CMDQ_ISR_RATE_CTRL_SZ-1:0] REG_CMDQ_ISR_RATE_CTRL_REG = REG_CMDQ_ISR_RATE_CTRL;
reg [`DDRMC5__REG_CMDQ_ISW_RATE_CTRL_SZ-1:0] REG_CMDQ_ISW_RATE_CTRL_REG = REG_CMDQ_ISW_RATE_CTRL;
reg [`DDRMC5__REG_CMDQ_LLR_RATE_CTRL_SZ-1:0] REG_CMDQ_LLR_RATE_CTRL_REG = REG_CMDQ_LLR_RATE_CTRL;
reg [`DDRMC5__REG_COM_1_SZ-1:0] REG_COM_1_REG = REG_COM_1;
reg [`DDRMC5__REG_COM_2_SZ-1:0] REG_COM_2_REG = REG_COM_2;
reg [`DDRMC5__REG_COM_3_SZ-1:0] REG_COM_3_REG = REG_COM_3;
reg [`DDRMC5__REG_COM_6_SZ-1:0] REG_COM_6_REG = REG_COM_6;
reg [`DDRMC5__REG_CONFIG0_SZ-1:0] REG_CONFIG0_REG = REG_CONFIG0;
reg [`DDRMC5__REG_CONFIG1_SZ-1:0] REG_CONFIG1_REG = REG_CONFIG1;
reg [`DDRMC5__REG_CONFIG2_SZ-1:0] REG_CONFIG2_REG = REG_CONFIG2;
reg [`DDRMC5__REG_CONFIG3_SZ-1:0] REG_CONFIG3_REG = REG_CONFIG3;
reg [`DDRMC5__REG_CONFIG4_SZ-1:0] REG_CONFIG4_REG = REG_CONFIG4;
reg [`DDRMC5__REG_CRP_ARB_SZ-1:0] REG_CRP_ARB_REG = REG_CRP_ARB;
reg [`DDRMC5__REG_CRYPTO_CTRL_SZ-1:0] REG_CRYPTO_CTRL_REG = REG_CRYPTO_CTRL;
reg [`DDRMC5__REG_CRYPTO_GCM_BM_SZ-1:0] REG_CRYPTO_GCM_BM_REG = REG_CRYPTO_GCM_BM;
reg [`DDRMC5__REG_CRYPTO_KEY_GEN_SZ-1:0] REG_CRYPTO_KEY_GEN_REG = REG_CRYPTO_KEY_GEN;
reg [`DDRMC5__REG_CRYPTO_QOS_SZ-1:0] REG_CRYPTO_QOS_REG = REG_CRYPTO_QOS;
reg [`DDRMC5__REG_CRYPTO_REKEY_SZ-1:0] REG_CRYPTO_REKEY_REG = REG_CRYPTO_REKEY;
reg [`DDRMC5__REG_CRYPTO_XTS_BM_SZ-1:0] REG_CRYPTO_XTS_BM_REG = REG_CRYPTO_XTS_BM;
reg [`DDRMC5__REG_DRAM_ARB_SZ-1:0] REG_DRAM_ARB_REG = REG_DRAM_ARB;
reg [`DDRMC5__REG_ERR_FATAL_EN_SZ-1:0] REG_ERR_FATAL_EN_REG = REG_ERR_FATAL_EN;
reg [`DDRMC5__REG_ERR_NON_FATAL_EN_SZ-1:0] REG_ERR_NON_FATAL_EN_REG = REG_ERR_NON_FATAL_EN;
reg [`DDRMC5__REG_GCM0_SZ-1:0] REG_GCM0_REG = REG_GCM0;
reg [`DDRMC5__REG_GCM1_SZ-1:0] REG_GCM1_REG = REG_GCM1;
reg [`DDRMC5__REG_GCM10_SZ-1:0] REG_GCM10_REG = REG_GCM10;
reg [`DDRMC5__REG_GCM11_SZ-1:0] REG_GCM11_REG = REG_GCM11;
reg [`DDRMC5__REG_GCM12_SZ-1:0] REG_GCM12_REG = REG_GCM12;
reg [`DDRMC5__REG_GCM13_SZ-1:0] REG_GCM13_REG = REG_GCM13;
reg [`DDRMC5__REG_GCM14_SZ-1:0] REG_GCM14_REG = REG_GCM14;
reg [`DDRMC5__REG_GCM15_SZ-1:0] REG_GCM15_REG = REG_GCM15;
reg [`DDRMC5__REG_GCM2_SZ-1:0] REG_GCM2_REG = REG_GCM2;
reg [`DDRMC5__REG_GCM3_SZ-1:0] REG_GCM3_REG = REG_GCM3;
reg [`DDRMC5__REG_GCM4_SZ-1:0] REG_GCM4_REG = REG_GCM4;
reg [`DDRMC5__REG_GCM5_SZ-1:0] REG_GCM5_REG = REG_GCM5;
reg [`DDRMC5__REG_GCM6_SZ-1:0] REG_GCM6_REG = REG_GCM6;
reg [`DDRMC5__REG_GCM7_SZ-1:0] REG_GCM7_REG = REG_GCM7;
reg [`DDRMC5__REG_GCM8_SZ-1:0] REG_GCM8_REG = REG_GCM8;
reg [`DDRMC5__REG_GCM9_SZ-1:0] REG_GCM9_REG = REG_GCM9;
reg [`DDRMC5__REG_GCM_ILC_SZ-1:0] REG_GCM_ILC_REG = REG_GCM_ILC;
reg [`DDRMC5__REG_KAT_ZEROIZE_SZ-1:0] REG_KAT_ZEROIZE_REG = REG_KAT_ZEROIZE;
reg [`DDRMC5__REG_KEY_SCRUB_SZ-1:0] REG_KEY_SCRUB_REG = REG_KEY_SCRUB;
reg [`DDRMC5__REG_META_C_SCRUB_SZ-1:0] REG_META_C_SCRUB_REG = REG_META_C_SCRUB;
reg [`DDRMC5__REG_MRS_0_SZ-1:0] REG_MRS_0_REG = REG_MRS_0;
reg [`DDRMC5__REG_MRS_1_SZ-1:0] REG_MRS_1_REG = REG_MRS_1;
reg [`DDRMC5__REG_MRS_2_SZ-1:0] REG_MRS_2_REG = REG_MRS_2;
reg [`DDRMC5__REG_MRS_7_SZ-1:0] REG_MRS_7_REG = REG_MRS_7;
reg [`DDRMC5__REG_NSU0_PORT_SZ-1:0] REG_NSU0_PORT_REG = REG_NSU0_PORT;
reg [`DDRMC5__REG_NSU1_PORT_SZ-1:0] REG_NSU1_PORT_REG = REG_NSU1_PORT;
reg [`DDRMC5__REG_NSU_0_EGR_SZ-1:0] REG_NSU_0_EGR_REG = REG_NSU_0_EGR;
reg [`DDRMC5__REG_NSU_0_ING_SZ-1:0] REG_NSU_0_ING_REG = REG_NSU_0_ING;
reg [`DDRMC5__REG_NSU_0_R_EGR_SZ-1:0] REG_NSU_0_R_EGR_REG = REG_NSU_0_R_EGR;
reg [`DDRMC5__REG_NSU_0_W_EGR_SZ-1:0] REG_NSU_0_W_EGR_REG = REG_NSU_0_W_EGR;
reg [`DDRMC5__REG_NSU_1_EGR_SZ-1:0] REG_NSU_1_EGR_REG = REG_NSU_1_EGR;
reg [`DDRMC5__REG_NSU_1_ING_SZ-1:0] REG_NSU_1_ING_REG = REG_NSU_1_ING;
reg [`DDRMC5__REG_NSU_1_R_EGR_SZ-1:0] REG_NSU_1_R_EGR_REG = REG_NSU_1_R_EGR;
reg [`DDRMC5__REG_NSU_1_W_EGR_SZ-1:0] REG_NSU_1_W_EGR_REG = REG_NSU_1_W_EGR;
reg [`DDRMC5__REG_P0_BER_RATE_CTRL_SZ-1:0] REG_P0_BER_RATE_CTRL_REG = REG_P0_BER_RATE_CTRL;
reg [`DDRMC5__REG_P0_BEW_RATE_CTRL_SZ-1:0] REG_P0_BEW_RATE_CTRL_REG = REG_P0_BEW_RATE_CTRL;
reg [`DDRMC5__REG_P0_ISR_RATE_CTRL_SZ-1:0] REG_P0_ISR_RATE_CTRL_REG = REG_P0_ISR_RATE_CTRL;
reg [`DDRMC5__REG_P0_ISW_RATE_CTRL_SZ-1:0] REG_P0_ISW_RATE_CTRL_REG = REG_P0_ISW_RATE_CTRL;
reg [`DDRMC5__REG_P0_LLR_RATE_CTRL_SZ-1:0] REG_P0_LLR_RATE_CTRL_REG = REG_P0_LLR_RATE_CTRL;
reg [`DDRMC5__REG_P1_BER_RATE_CTRL_SZ-1:0] REG_P1_BER_RATE_CTRL_REG = REG_P1_BER_RATE_CTRL;
reg [`DDRMC5__REG_P1_BEW_RATE_CTRL_SZ-1:0] REG_P1_BEW_RATE_CTRL_REG = REG_P1_BEW_RATE_CTRL;
reg [`DDRMC5__REG_P1_ISR_RATE_CTRL_SZ-1:0] REG_P1_ISR_RATE_CTRL_REG = REG_P1_ISR_RATE_CTRL;
reg [`DDRMC5__REG_P1_ISW_RATE_CTRL_SZ-1:0] REG_P1_ISW_RATE_CTRL_REG = REG_P1_ISW_RATE_CTRL;
reg [`DDRMC5__REG_P1_LLR_RATE_CTRL_SZ-1:0] REG_P1_LLR_RATE_CTRL_REG = REG_P1_LLR_RATE_CTRL;
reg [`DDRMC5__REG_PINOUT_SZ-1:0] REG_PINOUT_REG = REG_PINOUT;
reg [`DDRMC5__REG_PINOUT_ADDR_MUX_0_SZ-1:0] REG_PINOUT_ADDR_MUX_0_REG = REG_PINOUT_ADDR_MUX_0;
reg [`DDRMC5__REG_PINOUT_ADDR_MUX_1_SZ-1:0] REG_PINOUT_ADDR_MUX_1_REG = REG_PINOUT_ADDR_MUX_1;
reg [`DDRMC5__REG_PINOUT_ADDR_MUX_2_SZ-1:0] REG_PINOUT_ADDR_MUX_2_REG = REG_PINOUT_ADDR_MUX_2;
reg [`DDRMC5__REG_PT_CONFIG_SZ-1:0] REG_PT_CONFIG_REG = REG_PT_CONFIG;
reg [`DDRMC5__REG_QOS0_SZ-1:0] REG_QOS0_REG = REG_QOS0;
reg [`DDRMC5__REG_QOS1_SZ-1:0] REG_QOS1_REG = REG_QOS1;
reg [`DDRMC5__REG_QOS2_SZ-1:0] REG_QOS2_REG = REG_QOS2;
reg [`DDRMC5__REG_QOS_RATE_CTRL_SCALE_SZ-1:0] REG_QOS_RATE_CTRL_SCALE_REG = REG_QOS_RATE_CTRL_SCALE;
reg [`DDRMC5__REG_QOS_TIMEOUT0_SZ-1:0] REG_QOS_TIMEOUT0_REG = REG_QOS_TIMEOUT0;
reg [`DDRMC5__REG_QOS_TIMEOUT1_SZ-1:0] REG_QOS_TIMEOUT1_REG = REG_QOS_TIMEOUT1;
reg [`DDRMC5__REG_QOS_TIMEOUT2_SZ-1:0] REG_QOS_TIMEOUT2_REG = REG_QOS_TIMEOUT2;
reg [`DDRMC5__REG_RATE_CTRL_SCALE_SZ-1:0] REG_RATE_CTRL_SCALE_REG = REG_RATE_CTRL_SCALE;
reg [`DDRMC5__REG_RD_CONFIG_SZ-1:0] REG_RD_CONFIG_REG = REG_RD_CONFIG;
reg [`DDRMC5__REG_RD_DRR_TKN_P0_SZ-1:0] REG_RD_DRR_TKN_P0_REG = REG_RD_DRR_TKN_P0;
reg [`DDRMC5__REG_RD_DRR_TKN_P1_SZ-1:0] REG_RD_DRR_TKN_P1_REG = REG_RD_DRR_TKN_P1;
reg [`DDRMC5__REG_REF_0_SZ-1:0] REG_REF_0_REG = REG_REF_0;
reg [`DDRMC5__REG_REF_1_SZ-1:0] REG_REF_1_REG = REG_REF_1;
reg [`DDRMC5__REG_REF_2_SZ-1:0] REG_REF_2_REG = REG_REF_2;
reg [`DDRMC5__REG_REF_3_SZ-1:0] REG_REF_3_REG = REG_REF_3;
reg [`DDRMC5__REG_REF_4_SZ-1:0] REG_REF_4_REG = REG_REF_4;
reg [`DDRMC5__REG_REF_5_SZ-1:0] REG_REF_5_REG = REG_REF_5;
reg REG_REF_6_REG = REG_REF_6;
reg [`DDRMC5__REG_REKEY_CTRL_SZ-1:0] REG_REKEY_CTRL_REG = REG_REKEY_CTRL;
reg [`DDRMC5__REG_RETRY_0_SZ-1:0] REG_RETRY_0_REG = REG_RETRY_0;
reg [`DDRMC5__REG_RETRY_1_SZ-1:0] REG_RETRY_1_REG = REG_RETRY_1;
reg [`DDRMC5__REG_RETRY_2_SZ-1:0] REG_RETRY_2_REG = REG_RETRY_2;
reg [`DDRMC5__REG_RFM_SZ-1:0] REG_RFM_REG = REG_RFM;
reg [`DDRMC5__REG_RFM_1_SZ-1:0] REG_RFM_1_REG = REG_RFM_1;
reg [`DDRMC5__REG_SAFE_CONFIG0_SZ-1:0] REG_SAFE_CONFIG0_REG = REG_SAFE_CONFIG0;
reg [`DDRMC5__REG_SAFE_CONFIG1_SZ-1:0] REG_SAFE_CONFIG1_REG = REG_SAFE_CONFIG1;
reg [`DDRMC5__REG_SAFE_CONFIG10_SZ-1:0] REG_SAFE_CONFIG10_REG = REG_SAFE_CONFIG10;
reg [`DDRMC5__REG_SAFE_CONFIG11_SZ-1:0] REG_SAFE_CONFIG11_REG = REG_SAFE_CONFIG11;
reg [`DDRMC5__REG_SAFE_CONFIG12_SZ-1:0] REG_SAFE_CONFIG12_REG = REG_SAFE_CONFIG12;
reg [`DDRMC5__REG_SAFE_CONFIG13_SZ-1:0] REG_SAFE_CONFIG13_REG = REG_SAFE_CONFIG13;
reg [`DDRMC5__REG_SAFE_CONFIG14_SZ-1:0] REG_SAFE_CONFIG14_REG = REG_SAFE_CONFIG14;
reg [`DDRMC5__REG_SAFE_CONFIG15_SZ-1:0] REG_SAFE_CONFIG15_REG = REG_SAFE_CONFIG15;
reg [`DDRMC5__REG_SAFE_CONFIG2_SZ-1:0] REG_SAFE_CONFIG2_REG = REG_SAFE_CONFIG2;
reg [`DDRMC5__REG_SAFE_CONFIG3_SZ-1:0] REG_SAFE_CONFIG3_REG = REG_SAFE_CONFIG3;
reg [`DDRMC5__REG_SAFE_CONFIG4_SZ-1:0] REG_SAFE_CONFIG4_REG = REG_SAFE_CONFIG4;
reg [`DDRMC5__REG_SAFE_CONFIG5_SZ-1:0] REG_SAFE_CONFIG5_REG = REG_SAFE_CONFIG5;
reg [`DDRMC5__REG_SAFE_CONFIG6_SZ-1:0] REG_SAFE_CONFIG6_REG = REG_SAFE_CONFIG6;
reg [`DDRMC5__REG_SAFE_CONFIG7_SZ-1:0] REG_SAFE_CONFIG7_REG = REG_SAFE_CONFIG7;
reg [`DDRMC5__REG_SAFE_CONFIG8_SZ-1:0] REG_SAFE_CONFIG8_REG = REG_SAFE_CONFIG8;
reg [`DDRMC5__REG_SAFE_CONFIG9_SZ-1:0] REG_SAFE_CONFIG9_REG = REG_SAFE_CONFIG9;
reg [`DDRMC5__REG_SAFE_MUX_SZ-1:0] REG_SAFE_MUX_REG = REG_SAFE_MUX;
reg [`DDRMC5__REG_SCRUB_ADDR_RANGE_HI_SZ-1:0] REG_SCRUB_ADDR_RANGE_HI_REG = REG_SCRUB_ADDR_RANGE_HI;
reg [`DDRMC5__REG_SCRUB_ADDR_RANGE_LO_SZ-1:0] REG_SCRUB_ADDR_RANGE_LO_REG = REG_SCRUB_ADDR_RANGE_LO;
reg [`DDRMC5__REG_SCRUB_BASE_ADDR_HI_SZ-1:0] REG_SCRUB_BASE_ADDR_HI_REG = REG_SCRUB_BASE_ADDR_HI;
reg [`DDRMC5__REG_SCRUB_BASE_ADDR_LO_SZ-1:0] REG_SCRUB_BASE_ADDR_LO_REG = REG_SCRUB_BASE_ADDR_LO;
reg [`DDRMC5__REG_SCRUB_CONFIG_SZ-1:0] REG_SCRUB_CONFIG_REG = REG_SCRUB_CONFIG;
reg [`DDRMC5__REG_SCRUB_DEBUG_MODE_SZ-1:0] REG_SCRUB_DEBUG_MODE_REG = REG_SCRUB_DEBUG_MODE;
reg [`DDRMC5__REG_SCRUB_INTVL_SZ-1:0] REG_SCRUB_INTVL_REG = REG_SCRUB_INTVL;
reg [`DDRMC5__REG_SCRUB_OTF_SZ-1:0] REG_SCRUB_OTF_REG = REG_SCRUB_OTF;
reg [`DDRMC5__REG_SCRUB_PER_RD_SZ-1:0] REG_SCRUB_PER_RD_REG = REG_SCRUB_PER_RD;
reg [`DDRMC5__REG_SCRUB_TAP_SZ-1:0] REG_SCRUB_TAP_REG = REG_SCRUB_TAP;
reg [`DDRMC5__REG_SCRUB_TO_SZ-1:0] REG_SCRUB_TO_REG = REG_SCRUB_TO;
reg [`DDRMC5__REG_SCRUB_WAIT_SZ-1:0] REG_SCRUB_WAIT_REG = REG_SCRUB_WAIT;
reg [`DDRMC5__REG_SND_AUTH_SCRUB_SZ-1:0] REG_SND_AUTH_SCRUB_REG = REG_SND_AUTH_SCRUB;
reg [`DDRMC5__REG_TIMER_FIFO_SZ-1:0] REG_TIMER_FIFO_REG = REG_TIMER_FIFO;
reg [`DDRMC5__REG_TXN_CONFIG_SZ-1:0] REG_TXN_CONFIG_REG = REG_TXN_CONFIG;
reg [`DDRMC5__REG_TXN_CONFIG_1_SZ-1:0] REG_TXN_CONFIG_1_REG = REG_TXN_CONFIG_1;
reg [`DDRMC5__REG_TXN_CONFIG_2_SZ-1:0] REG_TXN_CONFIG_2_REG = REG_TXN_CONFIG_2;
reg [`DDRMC5__REG_TXN_CONFIG_3_SZ-1:0] REG_TXN_CONFIG_3_REG = REG_TXN_CONFIG_3;
reg [`DDRMC5__REG_WR_CONFIG_SZ-1:0] REG_WR_CONFIG_REG = REG_WR_CONFIG;
reg [`DDRMC5__REG_WR_DRR_TKN_P0_SZ-1:0] REG_WR_DRR_TKN_P0_REG = REG_WR_DRR_TKN_P0;
reg [`DDRMC5__REG_WR_DRR_TKN_P1_SZ-1:0] REG_WR_DRR_TKN_P1_REG = REG_WR_DRR_TKN_P1;
reg [`DDRMC5__TRSS_TIMEOUT_SZ-1:0] TRSS_TIMEOUT_REG = TRSS_TIMEOUT;
reg [`DDRMC5__TXNQ_ENTRY_COUNT_MODE_SZ-1:0] TXNQ_ENTRY_COUNT_MODE_REG = TXNQ_ENTRY_COUNT_MODE;
reg [`DDRMC5__TXNQ_RD_PRIORITY_SZ-1:0] TXNQ_RD_PRIORITY_REG = TXNQ_RD_PRIORITY;
reg [`DDRMC5__TXNQ_WR_PRIORITY_SZ-1:0] TXNQ_WR_PRIORITY_REG = TXNQ_WR_PRIORITY;
reg [`DDRMC5__UB_CLK_MUX_SZ-1:0] UB_CLK_MUX_REG = UB_CLK_MUX;
reg [`DDRMC5__X5PHYIO_STARTUP_SZ-1:0] X5PHYIO_STARTUP_REG = X5PHYIO_STARTUP;
reg [`DDRMC5__XMPU_CONFIG0_SZ-1:0] XMPU_CONFIG0_REG = XMPU_CONFIG0;
reg [`DDRMC5__XMPU_CONFIG1_SZ-1:0] XMPU_CONFIG1_REG = XMPU_CONFIG1;
reg [`DDRMC5__XMPU_CONFIG10_SZ-1:0] XMPU_CONFIG10_REG = XMPU_CONFIG10;
reg [`DDRMC5__XMPU_CONFIG11_SZ-1:0] XMPU_CONFIG11_REG = XMPU_CONFIG11;
reg [`DDRMC5__XMPU_CONFIG12_SZ-1:0] XMPU_CONFIG12_REG = XMPU_CONFIG12;
reg [`DDRMC5__XMPU_CONFIG13_SZ-1:0] XMPU_CONFIG13_REG = XMPU_CONFIG13;
reg [`DDRMC5__XMPU_CONFIG14_SZ-1:0] XMPU_CONFIG14_REG = XMPU_CONFIG14;
reg [`DDRMC5__XMPU_CONFIG15_SZ-1:0] XMPU_CONFIG15_REG = XMPU_CONFIG15;
reg [`DDRMC5__XMPU_CONFIG2_SZ-1:0] XMPU_CONFIG2_REG = XMPU_CONFIG2;
reg [`DDRMC5__XMPU_CONFIG3_SZ-1:0] XMPU_CONFIG3_REG = XMPU_CONFIG3;
reg [`DDRMC5__XMPU_CONFIG4_SZ-1:0] XMPU_CONFIG4_REG = XMPU_CONFIG4;
reg [`DDRMC5__XMPU_CONFIG5_SZ-1:0] XMPU_CONFIG5_REG = XMPU_CONFIG5;
reg [`DDRMC5__XMPU_CONFIG6_SZ-1:0] XMPU_CONFIG6_REG = XMPU_CONFIG6;
reg [`DDRMC5__XMPU_CONFIG7_SZ-1:0] XMPU_CONFIG7_REG = XMPU_CONFIG7;
reg [`DDRMC5__XMPU_CONFIG8_SZ-1:0] XMPU_CONFIG8_REG = XMPU_CONFIG8;
reg [`DDRMC5__XMPU_CONFIG9_SZ-1:0] XMPU_CONFIG9_REG = XMPU_CONFIG9;
reg [`DDRMC5__XMPU_CRPTO_CFG0_0_SZ-1:0] XMPU_CRPTO_CFG0_0_REG = XMPU_CRPTO_CFG0_0;
reg [`DDRMC5__XMPU_CRPTO_CFG0_1_SZ-1:0] XMPU_CRPTO_CFG0_1_REG = XMPU_CRPTO_CFG0_1;
reg [`DDRMC5__XMPU_CRPTO_CFG0_10_SZ-1:0] XMPU_CRPTO_CFG0_10_REG = XMPU_CRPTO_CFG0_10;
reg [`DDRMC5__XMPU_CRPTO_CFG0_11_SZ-1:0] XMPU_CRPTO_CFG0_11_REG = XMPU_CRPTO_CFG0_11;
reg [`DDRMC5__XMPU_CRPTO_CFG0_12_SZ-1:0] XMPU_CRPTO_CFG0_12_REG = XMPU_CRPTO_CFG0_12;
reg [`DDRMC5__XMPU_CRPTO_CFG0_13_SZ-1:0] XMPU_CRPTO_CFG0_13_REG = XMPU_CRPTO_CFG0_13;
reg [`DDRMC5__XMPU_CRPTO_CFG0_14_SZ-1:0] XMPU_CRPTO_CFG0_14_REG = XMPU_CRPTO_CFG0_14;
reg [`DDRMC5__XMPU_CRPTO_CFG0_15_SZ-1:0] XMPU_CRPTO_CFG0_15_REG = XMPU_CRPTO_CFG0_15;
reg [`DDRMC5__XMPU_CRPTO_CFG0_2_SZ-1:0] XMPU_CRPTO_CFG0_2_REG = XMPU_CRPTO_CFG0_2;
reg [`DDRMC5__XMPU_CRPTO_CFG0_3_SZ-1:0] XMPU_CRPTO_CFG0_3_REG = XMPU_CRPTO_CFG0_3;
reg [`DDRMC5__XMPU_CRPTO_CFG0_4_SZ-1:0] XMPU_CRPTO_CFG0_4_REG = XMPU_CRPTO_CFG0_4;
reg [`DDRMC5__XMPU_CRPTO_CFG0_5_SZ-1:0] XMPU_CRPTO_CFG0_5_REG = XMPU_CRPTO_CFG0_5;
reg [`DDRMC5__XMPU_CRPTO_CFG0_6_SZ-1:0] XMPU_CRPTO_CFG0_6_REG = XMPU_CRPTO_CFG0_6;
reg [`DDRMC5__XMPU_CRPTO_CFG0_7_SZ-1:0] XMPU_CRPTO_CFG0_7_REG = XMPU_CRPTO_CFG0_7;
reg [`DDRMC5__XMPU_CRPTO_CFG0_8_SZ-1:0] XMPU_CRPTO_CFG0_8_REG = XMPU_CRPTO_CFG0_8;
reg [`DDRMC5__XMPU_CRPTO_CFG0_9_SZ-1:0] XMPU_CRPTO_CFG0_9_REG = XMPU_CRPTO_CFG0_9;
reg [`DDRMC5__XMPU_CRPTO_CFG1_0_SZ-1:0] XMPU_CRPTO_CFG1_0_REG = XMPU_CRPTO_CFG1_0;
reg [`DDRMC5__XMPU_CRPTO_CFG1_1_SZ-1:0] XMPU_CRPTO_CFG1_1_REG = XMPU_CRPTO_CFG1_1;
reg [`DDRMC5__XMPU_CRPTO_CFG1_10_SZ-1:0] XMPU_CRPTO_CFG1_10_REG = XMPU_CRPTO_CFG1_10;
reg [`DDRMC5__XMPU_CRPTO_CFG1_11_SZ-1:0] XMPU_CRPTO_CFG1_11_REG = XMPU_CRPTO_CFG1_11;
reg [`DDRMC5__XMPU_CRPTO_CFG1_12_SZ-1:0] XMPU_CRPTO_CFG1_12_REG = XMPU_CRPTO_CFG1_12;
reg [`DDRMC5__XMPU_CRPTO_CFG1_13_SZ-1:0] XMPU_CRPTO_CFG1_13_REG = XMPU_CRPTO_CFG1_13;
reg [`DDRMC5__XMPU_CRPTO_CFG1_14_SZ-1:0] XMPU_CRPTO_CFG1_14_REG = XMPU_CRPTO_CFG1_14;
reg [`DDRMC5__XMPU_CRPTO_CFG1_15_SZ-1:0] XMPU_CRPTO_CFG1_15_REG = XMPU_CRPTO_CFG1_15;
reg [`DDRMC5__XMPU_CRPTO_CFG1_2_SZ-1:0] XMPU_CRPTO_CFG1_2_REG = XMPU_CRPTO_CFG1_2;
reg [`DDRMC5__XMPU_CRPTO_CFG1_3_SZ-1:0] XMPU_CRPTO_CFG1_3_REG = XMPU_CRPTO_CFG1_3;
reg [`DDRMC5__XMPU_CRPTO_CFG1_4_SZ-1:0] XMPU_CRPTO_CFG1_4_REG = XMPU_CRPTO_CFG1_4;
reg [`DDRMC5__XMPU_CRPTO_CFG1_5_SZ-1:0] XMPU_CRPTO_CFG1_5_REG = XMPU_CRPTO_CFG1_5;
reg [`DDRMC5__XMPU_CRPTO_CFG1_6_SZ-1:0] XMPU_CRPTO_CFG1_6_REG = XMPU_CRPTO_CFG1_6;
reg [`DDRMC5__XMPU_CRPTO_CFG1_7_SZ-1:0] XMPU_CRPTO_CFG1_7_REG = XMPU_CRPTO_CFG1_7;
reg [`DDRMC5__XMPU_CRPTO_CFG1_8_SZ-1:0] XMPU_CRPTO_CFG1_8_REG = XMPU_CRPTO_CFG1_8;
reg [`DDRMC5__XMPU_CRPTO_CFG1_9_SZ-1:0] XMPU_CRPTO_CFG1_9_REG = XMPU_CRPTO_CFG1_9;
reg [`DDRMC5__XMPU_CRPTO_CFG2_0_SZ-1:0] XMPU_CRPTO_CFG2_0_REG = XMPU_CRPTO_CFG2_0;
reg [`DDRMC5__XMPU_CRPTO_CFG2_1_SZ-1:0] XMPU_CRPTO_CFG2_1_REG = XMPU_CRPTO_CFG2_1;
reg [`DDRMC5__XMPU_CRPTO_CFG2_10_SZ-1:0] XMPU_CRPTO_CFG2_10_REG = XMPU_CRPTO_CFG2_10;
reg [`DDRMC5__XMPU_CRPTO_CFG2_11_SZ-1:0] XMPU_CRPTO_CFG2_11_REG = XMPU_CRPTO_CFG2_11;
reg [`DDRMC5__XMPU_CRPTO_CFG2_12_SZ-1:0] XMPU_CRPTO_CFG2_12_REG = XMPU_CRPTO_CFG2_12;
reg [`DDRMC5__XMPU_CRPTO_CFG2_13_SZ-1:0] XMPU_CRPTO_CFG2_13_REG = XMPU_CRPTO_CFG2_13;
reg [`DDRMC5__XMPU_CRPTO_CFG2_14_SZ-1:0] XMPU_CRPTO_CFG2_14_REG = XMPU_CRPTO_CFG2_14;
reg [`DDRMC5__XMPU_CRPTO_CFG2_15_SZ-1:0] XMPU_CRPTO_CFG2_15_REG = XMPU_CRPTO_CFG2_15;
reg [`DDRMC5__XMPU_CRPTO_CFG2_2_SZ-1:0] XMPU_CRPTO_CFG2_2_REG = XMPU_CRPTO_CFG2_2;
reg [`DDRMC5__XMPU_CRPTO_CFG2_3_SZ-1:0] XMPU_CRPTO_CFG2_3_REG = XMPU_CRPTO_CFG2_3;
reg [`DDRMC5__XMPU_CRPTO_CFG2_4_SZ-1:0] XMPU_CRPTO_CFG2_4_REG = XMPU_CRPTO_CFG2_4;
reg [`DDRMC5__XMPU_CRPTO_CFG2_5_SZ-1:0] XMPU_CRPTO_CFG2_5_REG = XMPU_CRPTO_CFG2_5;
reg [`DDRMC5__XMPU_CRPTO_CFG2_6_SZ-1:0] XMPU_CRPTO_CFG2_6_REG = XMPU_CRPTO_CFG2_6;
reg [`DDRMC5__XMPU_CRPTO_CFG2_7_SZ-1:0] XMPU_CRPTO_CFG2_7_REG = XMPU_CRPTO_CFG2_7;
reg [`DDRMC5__XMPU_CRPTO_CFG2_8_SZ-1:0] XMPU_CRPTO_CFG2_8_REG = XMPU_CRPTO_CFG2_8;
reg [`DDRMC5__XMPU_CRPTO_CFG2_9_SZ-1:0] XMPU_CRPTO_CFG2_9_REG = XMPU_CRPTO_CFG2_9;
reg [`DDRMC5__XMPU_CTRL_SZ-1:0] XMPU_CTRL_REG = XMPU_CTRL;
reg [`DDRMC5__XMPU_END_HI0_SZ-1:0] XMPU_END_HI0_REG = XMPU_END_HI0;
reg [`DDRMC5__XMPU_END_HI1_SZ-1:0] XMPU_END_HI1_REG = XMPU_END_HI1;
reg [`DDRMC5__XMPU_END_HI10_SZ-1:0] XMPU_END_HI10_REG = XMPU_END_HI10;
reg [`DDRMC5__XMPU_END_HI11_SZ-1:0] XMPU_END_HI11_REG = XMPU_END_HI11;
reg [`DDRMC5__XMPU_END_HI12_SZ-1:0] XMPU_END_HI12_REG = XMPU_END_HI12;
reg [`DDRMC5__XMPU_END_HI13_SZ-1:0] XMPU_END_HI13_REG = XMPU_END_HI13;
reg [`DDRMC5__XMPU_END_HI14_SZ-1:0] XMPU_END_HI14_REG = XMPU_END_HI14;
reg [`DDRMC5__XMPU_END_HI15_SZ-1:0] XMPU_END_HI15_REG = XMPU_END_HI15;
reg [`DDRMC5__XMPU_END_HI2_SZ-1:0] XMPU_END_HI2_REG = XMPU_END_HI2;
reg [`DDRMC5__XMPU_END_HI3_SZ-1:0] XMPU_END_HI3_REG = XMPU_END_HI3;
reg [`DDRMC5__XMPU_END_HI4_SZ-1:0] XMPU_END_HI4_REG = XMPU_END_HI4;
reg [`DDRMC5__XMPU_END_HI5_SZ-1:0] XMPU_END_HI5_REG = XMPU_END_HI5;
reg [`DDRMC5__XMPU_END_HI6_SZ-1:0] XMPU_END_HI6_REG = XMPU_END_HI6;
reg [`DDRMC5__XMPU_END_HI7_SZ-1:0] XMPU_END_HI7_REG = XMPU_END_HI7;
reg [`DDRMC5__XMPU_END_HI8_SZ-1:0] XMPU_END_HI8_REG = XMPU_END_HI8;
reg [`DDRMC5__XMPU_END_HI9_SZ-1:0] XMPU_END_HI9_REG = XMPU_END_HI9;
reg [`DDRMC5__XMPU_END_LO0_SZ-1:0] XMPU_END_LO0_REG = XMPU_END_LO0;
reg [`DDRMC5__XMPU_END_LO1_SZ-1:0] XMPU_END_LO1_REG = XMPU_END_LO1;
reg [`DDRMC5__XMPU_END_LO10_SZ-1:0] XMPU_END_LO10_REG = XMPU_END_LO10;
reg [`DDRMC5__XMPU_END_LO11_SZ-1:0] XMPU_END_LO11_REG = XMPU_END_LO11;
reg [`DDRMC5__XMPU_END_LO12_SZ-1:0] XMPU_END_LO12_REG = XMPU_END_LO12;
reg [`DDRMC5__XMPU_END_LO13_SZ-1:0] XMPU_END_LO13_REG = XMPU_END_LO13;
reg [`DDRMC5__XMPU_END_LO14_SZ-1:0] XMPU_END_LO14_REG = XMPU_END_LO14;
reg [`DDRMC5__XMPU_END_LO15_SZ-1:0] XMPU_END_LO15_REG = XMPU_END_LO15;
reg [`DDRMC5__XMPU_END_LO2_SZ-1:0] XMPU_END_LO2_REG = XMPU_END_LO2;
reg [`DDRMC5__XMPU_END_LO3_SZ-1:0] XMPU_END_LO3_REG = XMPU_END_LO3;
reg [`DDRMC5__XMPU_END_LO4_SZ-1:0] XMPU_END_LO4_REG = XMPU_END_LO4;
reg [`DDRMC5__XMPU_END_LO5_SZ-1:0] XMPU_END_LO5_REG = XMPU_END_LO5;
reg [`DDRMC5__XMPU_END_LO6_SZ-1:0] XMPU_END_LO6_REG = XMPU_END_LO6;
reg [`DDRMC5__XMPU_END_LO7_SZ-1:0] XMPU_END_LO7_REG = XMPU_END_LO7;
reg [`DDRMC5__XMPU_END_LO8_SZ-1:0] XMPU_END_LO8_REG = XMPU_END_LO8;
reg [`DDRMC5__XMPU_END_LO9_SZ-1:0] XMPU_END_LO9_REG = XMPU_END_LO9;
reg [`DDRMC5__XMPU_MASTER0_SZ-1:0] XMPU_MASTER0_REG = XMPU_MASTER0;
reg [`DDRMC5__XMPU_MASTER1_SZ-1:0] XMPU_MASTER1_REG = XMPU_MASTER1;
reg [`DDRMC5__XMPU_MASTER10_SZ-1:0] XMPU_MASTER10_REG = XMPU_MASTER10;
reg [`DDRMC5__XMPU_MASTER11_SZ-1:0] XMPU_MASTER11_REG = XMPU_MASTER11;
reg [`DDRMC5__XMPU_MASTER12_SZ-1:0] XMPU_MASTER12_REG = XMPU_MASTER12;
reg [`DDRMC5__XMPU_MASTER13_SZ-1:0] XMPU_MASTER13_REG = XMPU_MASTER13;
reg [`DDRMC5__XMPU_MASTER14_SZ-1:0] XMPU_MASTER14_REG = XMPU_MASTER14;
reg [`DDRMC5__XMPU_MASTER15_SZ-1:0] XMPU_MASTER15_REG = XMPU_MASTER15;
reg [`DDRMC5__XMPU_MASTER2_SZ-1:0] XMPU_MASTER2_REG = XMPU_MASTER2;
reg [`DDRMC5__XMPU_MASTER3_SZ-1:0] XMPU_MASTER3_REG = XMPU_MASTER3;
reg [`DDRMC5__XMPU_MASTER4_SZ-1:0] XMPU_MASTER4_REG = XMPU_MASTER4;
reg [`DDRMC5__XMPU_MASTER5_SZ-1:0] XMPU_MASTER5_REG = XMPU_MASTER5;
reg [`DDRMC5__XMPU_MASTER6_SZ-1:0] XMPU_MASTER6_REG = XMPU_MASTER6;
reg [`DDRMC5__XMPU_MASTER7_SZ-1:0] XMPU_MASTER7_REG = XMPU_MASTER7;
reg [`DDRMC5__XMPU_MASTER8_SZ-1:0] XMPU_MASTER8_REG = XMPU_MASTER8;
reg [`DDRMC5__XMPU_MASTER9_SZ-1:0] XMPU_MASTER9_REG = XMPU_MASTER9;
reg [`DDRMC5__XMPU_START_HI0_SZ-1:0] XMPU_START_HI0_REG = XMPU_START_HI0;
reg [`DDRMC5__XMPU_START_HI1_SZ-1:0] XMPU_START_HI1_REG = XMPU_START_HI1;
reg [`DDRMC5__XMPU_START_HI10_SZ-1:0] XMPU_START_HI10_REG = XMPU_START_HI10;
reg [`DDRMC5__XMPU_START_HI11_SZ-1:0] XMPU_START_HI11_REG = XMPU_START_HI11;
reg [`DDRMC5__XMPU_START_HI12_SZ-1:0] XMPU_START_HI12_REG = XMPU_START_HI12;
reg [`DDRMC5__XMPU_START_HI13_SZ-1:0] XMPU_START_HI13_REG = XMPU_START_HI13;
reg [`DDRMC5__XMPU_START_HI14_SZ-1:0] XMPU_START_HI14_REG = XMPU_START_HI14;
reg [`DDRMC5__XMPU_START_HI15_SZ-1:0] XMPU_START_HI15_REG = XMPU_START_HI15;
reg [`DDRMC5__XMPU_START_HI2_SZ-1:0] XMPU_START_HI2_REG = XMPU_START_HI2;
reg [`DDRMC5__XMPU_START_HI3_SZ-1:0] XMPU_START_HI3_REG = XMPU_START_HI3;
reg [`DDRMC5__XMPU_START_HI4_SZ-1:0] XMPU_START_HI4_REG = XMPU_START_HI4;
reg [`DDRMC5__XMPU_START_HI5_SZ-1:0] XMPU_START_HI5_REG = XMPU_START_HI5;
reg [`DDRMC5__XMPU_START_HI6_SZ-1:0] XMPU_START_HI6_REG = XMPU_START_HI6;
reg [`DDRMC5__XMPU_START_HI7_SZ-1:0] XMPU_START_HI7_REG = XMPU_START_HI7;
reg [`DDRMC5__XMPU_START_HI8_SZ-1:0] XMPU_START_HI8_REG = XMPU_START_HI8;
reg [`DDRMC5__XMPU_START_HI9_SZ-1:0] XMPU_START_HI9_REG = XMPU_START_HI9;
reg [`DDRMC5__XMPU_START_LO0_SZ-1:0] XMPU_START_LO0_REG = XMPU_START_LO0;
reg [`DDRMC5__XMPU_START_LO1_SZ-1:0] XMPU_START_LO1_REG = XMPU_START_LO1;
reg [`DDRMC5__XMPU_START_LO10_SZ-1:0] XMPU_START_LO10_REG = XMPU_START_LO10;
reg [`DDRMC5__XMPU_START_LO11_SZ-1:0] XMPU_START_LO11_REG = XMPU_START_LO11;
reg [`DDRMC5__XMPU_START_LO12_SZ-1:0] XMPU_START_LO12_REG = XMPU_START_LO12;
reg [`DDRMC5__XMPU_START_LO13_SZ-1:0] XMPU_START_LO13_REG = XMPU_START_LO13;
reg [`DDRMC5__XMPU_START_LO14_SZ-1:0] XMPU_START_LO14_REG = XMPU_START_LO14;
reg [`DDRMC5__XMPU_START_LO15_SZ-1:0] XMPU_START_LO15_REG = XMPU_START_LO15;
reg [`DDRMC5__XMPU_START_LO2_SZ-1:0] XMPU_START_LO2_REG = XMPU_START_LO2;
reg [`DDRMC5__XMPU_START_LO3_SZ-1:0] XMPU_START_LO3_REG = XMPU_START_LO3;
reg [`DDRMC5__XMPU_START_LO4_SZ-1:0] XMPU_START_LO4_REG = XMPU_START_LO4;
reg [`DDRMC5__XMPU_START_LO5_SZ-1:0] XMPU_START_LO5_REG = XMPU_START_LO5;
reg [`DDRMC5__XMPU_START_LO6_SZ-1:0] XMPU_START_LO6_REG = XMPU_START_LO6;
reg [`DDRMC5__XMPU_START_LO7_SZ-1:0] XMPU_START_LO7_REG = XMPU_START_LO7;
reg [`DDRMC5__XMPU_START_LO8_SZ-1:0] XMPU_START_LO8_REG = XMPU_START_LO8;
reg [`DDRMC5__XMPU_START_LO9_SZ-1:0] XMPU_START_LO9_REG = XMPU_START_LO9;
reg [`DDRMC5__XPI_ADDR_CFG_SZ-1:0] XPI_ADDR_CFG_REG = XPI_ADDR_CFG;
reg [`DDRMC5__XPI_DQS_T_CNTRL_SZ-1:0] XPI_DQS_T_CNTRL_REG = XPI_DQS_T_CNTRL;
reg [`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE0_SZ-1:0] XPI_DQS_T_CNTRL_PREAMBLE0_REG = XPI_DQS_T_CNTRL_PREAMBLE0;
reg [`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE1_SZ-1:0] XPI_DQS_T_CNTRL_PREAMBLE1_REG = XPI_DQS_T_CNTRL_PREAMBLE1;
reg [`DDRMC5__XPI_IBUF_DIS_OR_HS_RX_DIS_SZ-1:0] XPI_IBUF_DIS_OR_HS_RX_DIS_REG = XPI_IBUF_DIS_OR_HS_RX_DIS;
reg [`DDRMC5__XPI_MAP_AC_TIE_OFF_SZ-1:0] XPI_MAP_AC_TIE_OFF_REG = XPI_MAP_AC_TIE_OFF;
reg [`DDRMC5__XPI_MAP_CS_OVERRIDE_CFG_SZ-1:0] XPI_MAP_CS_OVERRIDE_CFG_REG = XPI_MAP_CS_OVERRIDE_CFG;
reg [`DDRMC5__XPI_MAP_PD_EN_SZ-1:0] XPI_MAP_PD_EN_REG = XPI_MAP_PD_EN;
reg [`DDRMC5__XPI_MRS_CONFIG_SZ-1:0] XPI_MRS_CONFIG_REG = XPI_MRS_CONFIG;
reg XPI_NON_TARGET_ODT_REG = XPI_NON_TARGET_ODT;
reg [`DDRMC5__XPI_NON_TARGET_ODT_CFG_READ_SZ-1:0] XPI_NON_TARGET_ODT_CFG_READ_REG = XPI_NON_TARGET_ODT_CFG_READ;
reg [`DDRMC5__XPI_NON_TARGET_ODT_CFG_WRITE_SZ-1:0] XPI_NON_TARGET_ODT_CFG_WRITE_REG = XPI_NON_TARGET_ODT_CFG_WRITE;
reg [`DDRMC5__XPI_OE_ALL_NIB_SZ-1:0] XPI_OE_ALL_NIB_REG = XPI_OE_ALL_NIB;
reg [`DDRMC5__XPI_OE_CNTRL_SZ-1:0] XPI_OE_CNTRL_REG = XPI_OE_CNTRL;
reg [`DDRMC5__XPI_OE_CNTRL2_SZ-1:0] XPI_OE_CNTRL2_REG = XPI_OE_CNTRL2;
reg [`DDRMC5__XPI_OE_CNTRL_PREAMBLE_SZ-1:0] XPI_OE_CNTRL_PREAMBLE_REG = XPI_OE_CNTRL_PREAMBLE;
reg [`DDRMC5__XPI_PMI_CONFIG_SZ-1:0] XPI_PMI_CONFIG_REG = XPI_PMI_CONFIG;
reg XPI_READ_DBI_REG = XPI_READ_DBI;
reg [`DDRMC5__XPI_READ_NIB_ENABLE_SZ-1:0] XPI_READ_NIB_ENABLE_REG = XPI_READ_NIB_ENABLE;
reg [`DDRMC5__XPI_READ_OFFSET_SZ-1:0] XPI_READ_OFFSET_REG = XPI_READ_OFFSET;
reg [`DDRMC5__XPI_WRDATA_ALL_NIB_SZ-1:0] XPI_WRDATA_ALL_NIB_REG = XPI_WRDATA_ALL_NIB;
reg [`DDRMC5__XPI_WRITE_DM_DBI_SZ-1:0] XPI_WRITE_DM_DBI_REG = XPI_WRITE_DM_DBI;
reg [`DDRMC5__XPI_WRITE_NIB_ENABLE_SZ-1:0] XPI_WRITE_NIB_ENABLE_REG = XPI_WRITE_NIB_ENABLE;

initial begin
  ATTR[`DDRMC5__A2A_CNTRL_MAP_0] = A2A_CNTRL_MAP_0;
  ATTR[`DDRMC5__A2A_CNTRL_MAP_1] = A2A_CNTRL_MAP_1;
  ATTR[`DDRMC5__A2A_CNTRL_MAP_2] = A2A_CNTRL_MAP_2;
  ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_0] = A2A_DIFF_C_PIN_MAP_0;
  ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_1] = A2A_DIFF_C_PIN_MAP_1;
  ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_2] = A2A_DIFF_C_PIN_MAP_2;
  ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_0] = A2A_DIFF_T_PIN_MAP_0;
  ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_1] = A2A_DIFF_T_PIN_MAP_1;
  ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_2] = A2A_DIFF_T_PIN_MAP_2;
  ATTR[`DDRMC5__A2A_DUAL_CHAN] = A2A_DUAL_CHAN;
  ATTR[`DDRMC5__A2A_PIN_MAP_0] = A2A_PIN_MAP_0;
  ATTR[`DDRMC5__A2A_PIN_MAP_10] = A2A_PIN_MAP_10;
  ATTR[`DDRMC5__A2A_PIN_MAP_11] = A2A_PIN_MAP_11;
  ATTR[`DDRMC5__A2A_PIN_MAP_12] = A2A_PIN_MAP_12;
  ATTR[`DDRMC5__A2A_PIN_MAP_13] = A2A_PIN_MAP_13;
  ATTR[`DDRMC5__A2A_PIN_MAP_14] = A2A_PIN_MAP_14;
  ATTR[`DDRMC5__A2A_PIN_MAP_15] = A2A_PIN_MAP_15;
  ATTR[`DDRMC5__A2A_PIN_MAP_16] = A2A_PIN_MAP_16;
  ATTR[`DDRMC5__A2A_PIN_MAP_17] = A2A_PIN_MAP_17;
  ATTR[`DDRMC5__A2A_PIN_MAP_1] = A2A_PIN_MAP_1;
  ATTR[`DDRMC5__A2A_PIN_MAP_2] = A2A_PIN_MAP_2;
  ATTR[`DDRMC5__A2A_PIN_MAP_3] = A2A_PIN_MAP_3;
  ATTR[`DDRMC5__A2A_PIN_MAP_4] = A2A_PIN_MAP_4;
  ATTR[`DDRMC5__A2A_PIN_MAP_5] = A2A_PIN_MAP_5;
  ATTR[`DDRMC5__A2A_PIN_MAP_6] = A2A_PIN_MAP_6;
  ATTR[`DDRMC5__A2A_PIN_MAP_7] = A2A_PIN_MAP_7;
  ATTR[`DDRMC5__A2A_PIN_MAP_8] = A2A_PIN_MAP_8;
  ATTR[`DDRMC5__A2A_PIN_MAP_9] = A2A_PIN_MAP_9;
  ATTR[`DDRMC5__A2A_RD_MAP] = A2A_RD_MAP;
  ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH0_0] = A2A_RD_MAP_DBI_CH0_0;
  ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH0_1] = A2A_RD_MAP_DBI_CH0_1;
  ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH1_0] = A2A_RD_MAP_DBI_CH1_0;
  ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH1_1] = A2A_RD_MAP_DBI_CH1_1;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_0] = A2A_RD_MAP_DQ_0;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_1] = A2A_RD_MAP_DQ_1;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_2] = A2A_RD_MAP_DQ_2;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_3] = A2A_RD_MAP_DQ_3;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_4] = A2A_RD_MAP_DQ_4;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_5] = A2A_RD_MAP_DQ_5;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_6] = A2A_RD_MAP_DQ_6;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_7] = A2A_RD_MAP_DQ_7;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_8] = A2A_RD_MAP_DQ_8;
  ATTR[`DDRMC5__A2A_RD_MAP_DQ_9] = A2A_RD_MAP_DQ_9;
  ATTR[`DDRMC5__ARBITER_CONFIG] = ARBITER_CONFIG;
  ATTR[`DDRMC5__CAL_CS_CH] = CAL_CS_CH;
  ATTR[`DDRMC5__CAL_MODE] = CAL_MODE;
  ATTR[`DDRMC5__CK_PATTERN] = CK_PATTERN;
  ATTR[`DDRMC5__CLK_GATE] = CLK_GATE;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY0] = CPLX_BURST_ARRAY0;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY10] = CPLX_BURST_ARRAY10;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY11] = CPLX_BURST_ARRAY11;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY12] = CPLX_BURST_ARRAY12;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY13] = CPLX_BURST_ARRAY13;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY14] = CPLX_BURST_ARRAY14;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY15] = CPLX_BURST_ARRAY15;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY16] = CPLX_BURST_ARRAY16;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY17] = CPLX_BURST_ARRAY17;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY18] = CPLX_BURST_ARRAY18;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY19] = CPLX_BURST_ARRAY19;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY1] = CPLX_BURST_ARRAY1;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY20] = CPLX_BURST_ARRAY20;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY21] = CPLX_BURST_ARRAY21;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY22] = CPLX_BURST_ARRAY22;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY2] = CPLX_BURST_ARRAY2;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY3] = CPLX_BURST_ARRAY3;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY4] = CPLX_BURST_ARRAY4;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY5] = CPLX_BURST_ARRAY5;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY6] = CPLX_BURST_ARRAY6;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY7] = CPLX_BURST_ARRAY7;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY8] = CPLX_BURST_ARRAY8;
  ATTR[`DDRMC5__CPLX_BURST_ARRAY9] = CPLX_BURST_ARRAY9;
  ATTR[`DDRMC5__CPLX_CONFIG2] = CPLX_CONFIG2;
  ATTR[`DDRMC5__CPLX_PATTERN0] = CPLX_PATTERN0;
  ATTR[`DDRMC5__CPLX_PATTERN100] = CPLX_PATTERN100;
  ATTR[`DDRMC5__CPLX_PATTERN101] = CPLX_PATTERN101;
  ATTR[`DDRMC5__CPLX_PATTERN102] = CPLX_PATTERN102;
  ATTR[`DDRMC5__CPLX_PATTERN103] = CPLX_PATTERN103;
  ATTR[`DDRMC5__CPLX_PATTERN104] = CPLX_PATTERN104;
  ATTR[`DDRMC5__CPLX_PATTERN105] = CPLX_PATTERN105;
  ATTR[`DDRMC5__CPLX_PATTERN106] = CPLX_PATTERN106;
  ATTR[`DDRMC5__CPLX_PATTERN107] = CPLX_PATTERN107;
  ATTR[`DDRMC5__CPLX_PATTERN108] = CPLX_PATTERN108;
  ATTR[`DDRMC5__CPLX_PATTERN109] = CPLX_PATTERN109;
  ATTR[`DDRMC5__CPLX_PATTERN10] = CPLX_PATTERN10;
  ATTR[`DDRMC5__CPLX_PATTERN110] = CPLX_PATTERN110;
  ATTR[`DDRMC5__CPLX_PATTERN111] = CPLX_PATTERN111;
  ATTR[`DDRMC5__CPLX_PATTERN112] = CPLX_PATTERN112;
  ATTR[`DDRMC5__CPLX_PATTERN113] = CPLX_PATTERN113;
  ATTR[`DDRMC5__CPLX_PATTERN114] = CPLX_PATTERN114;
  ATTR[`DDRMC5__CPLX_PATTERN115] = CPLX_PATTERN115;
  ATTR[`DDRMC5__CPLX_PATTERN116] = CPLX_PATTERN116;
  ATTR[`DDRMC5__CPLX_PATTERN117] = CPLX_PATTERN117;
  ATTR[`DDRMC5__CPLX_PATTERN118] = CPLX_PATTERN118;
  ATTR[`DDRMC5__CPLX_PATTERN119] = CPLX_PATTERN119;
  ATTR[`DDRMC5__CPLX_PATTERN11] = CPLX_PATTERN11;
  ATTR[`DDRMC5__CPLX_PATTERN120] = CPLX_PATTERN120;
  ATTR[`DDRMC5__CPLX_PATTERN121] = CPLX_PATTERN121;
  ATTR[`DDRMC5__CPLX_PATTERN122] = CPLX_PATTERN122;
  ATTR[`DDRMC5__CPLX_PATTERN123] = CPLX_PATTERN123;
  ATTR[`DDRMC5__CPLX_PATTERN124] = CPLX_PATTERN124;
  ATTR[`DDRMC5__CPLX_PATTERN125] = CPLX_PATTERN125;
  ATTR[`DDRMC5__CPLX_PATTERN126] = CPLX_PATTERN126;
  ATTR[`DDRMC5__CPLX_PATTERN127] = CPLX_PATTERN127;
  ATTR[`DDRMC5__CPLX_PATTERN128] = CPLX_PATTERN128;
  ATTR[`DDRMC5__CPLX_PATTERN129] = CPLX_PATTERN129;
  ATTR[`DDRMC5__CPLX_PATTERN12] = CPLX_PATTERN12;
  ATTR[`DDRMC5__CPLX_PATTERN130] = CPLX_PATTERN130;
  ATTR[`DDRMC5__CPLX_PATTERN131] = CPLX_PATTERN131;
  ATTR[`DDRMC5__CPLX_PATTERN132] = CPLX_PATTERN132;
  ATTR[`DDRMC5__CPLX_PATTERN133] = CPLX_PATTERN133;
  ATTR[`DDRMC5__CPLX_PATTERN134] = CPLX_PATTERN134;
  ATTR[`DDRMC5__CPLX_PATTERN135] = CPLX_PATTERN135;
  ATTR[`DDRMC5__CPLX_PATTERN136] = CPLX_PATTERN136;
  ATTR[`DDRMC5__CPLX_PATTERN137] = CPLX_PATTERN137;
  ATTR[`DDRMC5__CPLX_PATTERN138] = CPLX_PATTERN138;
  ATTR[`DDRMC5__CPLX_PATTERN139] = CPLX_PATTERN139;
  ATTR[`DDRMC5__CPLX_PATTERN13] = CPLX_PATTERN13;
  ATTR[`DDRMC5__CPLX_PATTERN140] = CPLX_PATTERN140;
  ATTR[`DDRMC5__CPLX_PATTERN141] = CPLX_PATTERN141;
  ATTR[`DDRMC5__CPLX_PATTERN142] = CPLX_PATTERN142;
  ATTR[`DDRMC5__CPLX_PATTERN143] = CPLX_PATTERN143;
  ATTR[`DDRMC5__CPLX_PATTERN144] = CPLX_PATTERN144;
  ATTR[`DDRMC5__CPLX_PATTERN145] = CPLX_PATTERN145;
  ATTR[`DDRMC5__CPLX_PATTERN146] = CPLX_PATTERN146;
  ATTR[`DDRMC5__CPLX_PATTERN147] = CPLX_PATTERN147;
  ATTR[`DDRMC5__CPLX_PATTERN148] = CPLX_PATTERN148;
  ATTR[`DDRMC5__CPLX_PATTERN149] = CPLX_PATTERN149;
  ATTR[`DDRMC5__CPLX_PATTERN14] = CPLX_PATTERN14;
  ATTR[`DDRMC5__CPLX_PATTERN150] = CPLX_PATTERN150;
  ATTR[`DDRMC5__CPLX_PATTERN151] = CPLX_PATTERN151;
  ATTR[`DDRMC5__CPLX_PATTERN152] = CPLX_PATTERN152;
  ATTR[`DDRMC5__CPLX_PATTERN153] = CPLX_PATTERN153;
  ATTR[`DDRMC5__CPLX_PATTERN154] = CPLX_PATTERN154;
  ATTR[`DDRMC5__CPLX_PATTERN155] = CPLX_PATTERN155;
  ATTR[`DDRMC5__CPLX_PATTERN156] = CPLX_PATTERN156;
  ATTR[`DDRMC5__CPLX_PATTERN15] = CPLX_PATTERN15;
  ATTR[`DDRMC5__CPLX_PATTERN16] = CPLX_PATTERN16;
  ATTR[`DDRMC5__CPLX_PATTERN17] = CPLX_PATTERN17;
  ATTR[`DDRMC5__CPLX_PATTERN18] = CPLX_PATTERN18;
  ATTR[`DDRMC5__CPLX_PATTERN19] = CPLX_PATTERN19;
  ATTR[`DDRMC5__CPLX_PATTERN1] = CPLX_PATTERN1;
  ATTR[`DDRMC5__CPLX_PATTERN20] = CPLX_PATTERN20;
  ATTR[`DDRMC5__CPLX_PATTERN21] = CPLX_PATTERN21;
  ATTR[`DDRMC5__CPLX_PATTERN22] = CPLX_PATTERN22;
  ATTR[`DDRMC5__CPLX_PATTERN23] = CPLX_PATTERN23;
  ATTR[`DDRMC5__CPLX_PATTERN24] = CPLX_PATTERN24;
  ATTR[`DDRMC5__CPLX_PATTERN25] = CPLX_PATTERN25;
  ATTR[`DDRMC5__CPLX_PATTERN26] = CPLX_PATTERN26;
  ATTR[`DDRMC5__CPLX_PATTERN27] = CPLX_PATTERN27;
  ATTR[`DDRMC5__CPLX_PATTERN28] = CPLX_PATTERN28;
  ATTR[`DDRMC5__CPLX_PATTERN29] = CPLX_PATTERN29;
  ATTR[`DDRMC5__CPLX_PATTERN2] = CPLX_PATTERN2;
  ATTR[`DDRMC5__CPLX_PATTERN30] = CPLX_PATTERN30;
  ATTR[`DDRMC5__CPLX_PATTERN31] = CPLX_PATTERN31;
  ATTR[`DDRMC5__CPLX_PATTERN32] = CPLX_PATTERN32;
  ATTR[`DDRMC5__CPLX_PATTERN33] = CPLX_PATTERN33;
  ATTR[`DDRMC5__CPLX_PATTERN34] = CPLX_PATTERN34;
  ATTR[`DDRMC5__CPLX_PATTERN35] = CPLX_PATTERN35;
  ATTR[`DDRMC5__CPLX_PATTERN36] = CPLX_PATTERN36;
  ATTR[`DDRMC5__CPLX_PATTERN37] = CPLX_PATTERN37;
  ATTR[`DDRMC5__CPLX_PATTERN38] = CPLX_PATTERN38;
  ATTR[`DDRMC5__CPLX_PATTERN39] = CPLX_PATTERN39;
  ATTR[`DDRMC5__CPLX_PATTERN3] = CPLX_PATTERN3;
  ATTR[`DDRMC5__CPLX_PATTERN40] = CPLX_PATTERN40;
  ATTR[`DDRMC5__CPLX_PATTERN41] = CPLX_PATTERN41;
  ATTR[`DDRMC5__CPLX_PATTERN42] = CPLX_PATTERN42;
  ATTR[`DDRMC5__CPLX_PATTERN43] = CPLX_PATTERN43;
  ATTR[`DDRMC5__CPLX_PATTERN44] = CPLX_PATTERN44;
  ATTR[`DDRMC5__CPLX_PATTERN45] = CPLX_PATTERN45;
  ATTR[`DDRMC5__CPLX_PATTERN46] = CPLX_PATTERN46;
  ATTR[`DDRMC5__CPLX_PATTERN47] = CPLX_PATTERN47;
  ATTR[`DDRMC5__CPLX_PATTERN48] = CPLX_PATTERN48;
  ATTR[`DDRMC5__CPLX_PATTERN49] = CPLX_PATTERN49;
  ATTR[`DDRMC5__CPLX_PATTERN4] = CPLX_PATTERN4;
  ATTR[`DDRMC5__CPLX_PATTERN50] = CPLX_PATTERN50;
  ATTR[`DDRMC5__CPLX_PATTERN51] = CPLX_PATTERN51;
  ATTR[`DDRMC5__CPLX_PATTERN52] = CPLX_PATTERN52;
  ATTR[`DDRMC5__CPLX_PATTERN53] = CPLX_PATTERN53;
  ATTR[`DDRMC5__CPLX_PATTERN54] = CPLX_PATTERN54;
  ATTR[`DDRMC5__CPLX_PATTERN55] = CPLX_PATTERN55;
  ATTR[`DDRMC5__CPLX_PATTERN56] = CPLX_PATTERN56;
  ATTR[`DDRMC5__CPLX_PATTERN57] = CPLX_PATTERN57;
  ATTR[`DDRMC5__CPLX_PATTERN58] = CPLX_PATTERN58;
  ATTR[`DDRMC5__CPLX_PATTERN59] = CPLX_PATTERN59;
  ATTR[`DDRMC5__CPLX_PATTERN5] = CPLX_PATTERN5;
  ATTR[`DDRMC5__CPLX_PATTERN60] = CPLX_PATTERN60;
  ATTR[`DDRMC5__CPLX_PATTERN61] = CPLX_PATTERN61;
  ATTR[`DDRMC5__CPLX_PATTERN62] = CPLX_PATTERN62;
  ATTR[`DDRMC5__CPLX_PATTERN63] = CPLX_PATTERN63;
  ATTR[`DDRMC5__CPLX_PATTERN64] = CPLX_PATTERN64;
  ATTR[`DDRMC5__CPLX_PATTERN65] = CPLX_PATTERN65;
  ATTR[`DDRMC5__CPLX_PATTERN66] = CPLX_PATTERN66;
  ATTR[`DDRMC5__CPLX_PATTERN67] = CPLX_PATTERN67;
  ATTR[`DDRMC5__CPLX_PATTERN68] = CPLX_PATTERN68;
  ATTR[`DDRMC5__CPLX_PATTERN69] = CPLX_PATTERN69;
  ATTR[`DDRMC5__CPLX_PATTERN6] = CPLX_PATTERN6;
  ATTR[`DDRMC5__CPLX_PATTERN70] = CPLX_PATTERN70;
  ATTR[`DDRMC5__CPLX_PATTERN71] = CPLX_PATTERN71;
  ATTR[`DDRMC5__CPLX_PATTERN72] = CPLX_PATTERN72;
  ATTR[`DDRMC5__CPLX_PATTERN73] = CPLX_PATTERN73;
  ATTR[`DDRMC5__CPLX_PATTERN74] = CPLX_PATTERN74;
  ATTR[`DDRMC5__CPLX_PATTERN75] = CPLX_PATTERN75;
  ATTR[`DDRMC5__CPLX_PATTERN76] = CPLX_PATTERN76;
  ATTR[`DDRMC5__CPLX_PATTERN77] = CPLX_PATTERN77;
  ATTR[`DDRMC5__CPLX_PATTERN78] = CPLX_PATTERN78;
  ATTR[`DDRMC5__CPLX_PATTERN79] = CPLX_PATTERN79;
  ATTR[`DDRMC5__CPLX_PATTERN7] = CPLX_PATTERN7;
  ATTR[`DDRMC5__CPLX_PATTERN80] = CPLX_PATTERN80;
  ATTR[`DDRMC5__CPLX_PATTERN81] = CPLX_PATTERN81;
  ATTR[`DDRMC5__CPLX_PATTERN82] = CPLX_PATTERN82;
  ATTR[`DDRMC5__CPLX_PATTERN83] = CPLX_PATTERN83;
  ATTR[`DDRMC5__CPLX_PATTERN84] = CPLX_PATTERN84;
  ATTR[`DDRMC5__CPLX_PATTERN85] = CPLX_PATTERN85;
  ATTR[`DDRMC5__CPLX_PATTERN86] = CPLX_PATTERN86;
  ATTR[`DDRMC5__CPLX_PATTERN87] = CPLX_PATTERN87;
  ATTR[`DDRMC5__CPLX_PATTERN88] = CPLX_PATTERN88;
  ATTR[`DDRMC5__CPLX_PATTERN89] = CPLX_PATTERN89;
  ATTR[`DDRMC5__CPLX_PATTERN8] = CPLX_PATTERN8;
  ATTR[`DDRMC5__CPLX_PATTERN90] = CPLX_PATTERN90;
  ATTR[`DDRMC5__CPLX_PATTERN91] = CPLX_PATTERN91;
  ATTR[`DDRMC5__CPLX_PATTERN92] = CPLX_PATTERN92;
  ATTR[`DDRMC5__CPLX_PATTERN93] = CPLX_PATTERN93;
  ATTR[`DDRMC5__CPLX_PATTERN94] = CPLX_PATTERN94;
  ATTR[`DDRMC5__CPLX_PATTERN95] = CPLX_PATTERN95;
  ATTR[`DDRMC5__CPLX_PATTERN96] = CPLX_PATTERN96;
  ATTR[`DDRMC5__CPLX_PATTERN97] = CPLX_PATTERN97;
  ATTR[`DDRMC5__CPLX_PATTERN98] = CPLX_PATTERN98;
  ATTR[`DDRMC5__CPLX_PATTERN99] = CPLX_PATTERN99;
  ATTR[`DDRMC5__CPLX_PATTERN9] = CPLX_PATTERN9;
  ATTR[`DDRMC5__CRYPTO_TRSS_CONFIG2] = CRYPTO_TRSS_CONFIG2;
  ATTR[`DDRMC5__CRYPTO_TRSS_CONFIG] = CRYPTO_TRSS_CONFIG;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR0] = CRYPTO_TRSS_PSTR0;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR10] = CRYPTO_TRSS_PSTR10;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR11] = CRYPTO_TRSS_PSTR11;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR1] = CRYPTO_TRSS_PSTR1;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR2] = CRYPTO_TRSS_PSTR2;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR3] = CRYPTO_TRSS_PSTR3;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR4] = CRYPTO_TRSS_PSTR4;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR5] = CRYPTO_TRSS_PSTR5;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR6] = CRYPTO_TRSS_PSTR6;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR7] = CRYPTO_TRSS_PSTR7;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR8] = CRYPTO_TRSS_PSTR8;
  ATTR[`DDRMC5__CRYPTO_TRSS_PSTR9] = CRYPTO_TRSS_PSTR9;
  ATTR[`DDRMC5__DBG_TRIGGER] = DBG_TRIGGER;
  ATTR[`DDRMC5__DDR5_READ_LFSR_CFG] = DDR5_READ_LFSR_CFG;
  ATTR[`DDRMC5__DDR5_READ_LFSR_INVERT_31_0] = DDR5_READ_LFSR_INVERT_31_0;
  ATTR[`DDRMC5__DDR5_READ_LFSR_INVERT_39_32] = DDR5_READ_LFSR_INVERT_39_32;
  ATTR[`DDRMC5__DDR5_READ_LFSR_OPT_31_0] = DDR5_READ_LFSR_OPT_31_0;
  ATTR[`DDRMC5__DDR5_READ_LFSR_OPT_39_32] = DDR5_READ_LFSR_OPT_39_32;
  ATTR[`DDRMC5__DDR5_READ_LFSR_PAT_31_0] = DDR5_READ_LFSR_PAT_31_0;
  ATTR[`DDRMC5__DDR5_READ_LFSR_PAT_39_32] = DDR5_READ_LFSR_PAT_39_32;
  ATTR[`DDRMC5__DDR5_SPARE_DYN_CFG0] = DDR5_SPARE_DYN_CFG0;
  ATTR[`DDRMC5__DDR5_SPARE_STA_CFG0] = DDR5_SPARE_STA_CFG0;
  ATTR[`DDRMC5__EXMON_CLR_EXE] = EXMON_CLR_EXE;
  ATTR[`DDRMC5__FIFO_RDEN] = FIFO_RDEN;
  ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE0] = LP5_MRS_BIT_MUX_BYTE0;
  ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE1] = LP5_MRS_BIT_MUX_BYTE1;
  ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE2] = LP5_MRS_BIT_MUX_BYTE2;
  ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE3] = LP5_MRS_BIT_MUX_BYTE3;
  ATTR[`DDRMC5__PHY_RANK_READ_OVERRIDE] = PHY_RANK_READ_OVERRIDE;
  ATTR[`DDRMC5__PHY_RANK_WRITE_OVERRIDE] = PHY_RANK_WRITE_OVERRIDE;
  ATTR[`DDRMC5__PHY_RDEN0] = PHY_RDEN0;
  ATTR[`DDRMC5__PHY_RDEN1] = PHY_RDEN1;
  ATTR[`DDRMC5__PHY_RDEN2] = PHY_RDEN2;
  ATTR[`DDRMC5__PHY_RDEN3] = PHY_RDEN3;
  ATTR[`DDRMC5__PHY_RDEN4] = PHY_RDEN4;
  ATTR[`DDRMC5__PHY_RDEN5] = PHY_RDEN5;
  ATTR[`DDRMC5__PHY_RDEN6] = PHY_RDEN6;
  ATTR[`DDRMC5__PHY_RDEN7] = PHY_RDEN7;
  ATTR[`DDRMC5__PHY_RDEN8] = PHY_RDEN8;
  ATTR[`DDRMC5__PHY_RDEN9] = PHY_RDEN9;
  ATTR[`DDRMC5__POWER_MANAGEMENT] = POWER_MANAGEMENT;
  ATTR[`DDRMC5__PRBS_MAX_LOOPS] = PRBS_MAX_LOOPS;
  ATTR[`DDRMC5__PRBS_MAX_ROW_COL] = PRBS_MAX_ROW_COL;
  ATTR[`DDRMC5__PRBS_SEED0] = PRBS_SEED0;
  ATTR[`DDRMC5__PRBS_SEED1] = PRBS_SEED1;
  ATTR[`DDRMC5__PRBS_SEED2] = PRBS_SEED2;
  ATTR[`DDRMC5__PRBS_SEED3] = PRBS_SEED3;
  ATTR[`DDRMC5__PRBS_SEED4] = PRBS_SEED4;
  ATTR[`DDRMC5__PRBS_SEED5] = PRBS_SEED5;
  ATTR[`DDRMC5__PRBS_SEED6] = PRBS_SEED6;
  ATTR[`DDRMC5__PRBS_SEED7] = PRBS_SEED7;
  ATTR[`DDRMC5__PRBS_SEED8] = PRBS_SEED8;
  ATTR[`DDRMC5__PRBS_TREF] = PRBS_TREF;
  ATTR[`DDRMC5__RAM_ERR_EN] = RAM_ERR_EN;
  ATTR[`DDRMC5__RAM_SETTING_RF2PHS] = RAM_SETTING_RF2PHS;
  ATTR[`DDRMC5__RAM_SETTING_RFSPHD] = RAM_SETTING_RFSPHD;
  ATTR[`DDRMC5__RAM_SETTING_SRSPHD] = RAM_SETTING_SRSPHD;
  ATTR[`DDRMC5__READ_DATA_EARLY_ID] = READ_DATA_EARLY_ID;
  ATTR[`DDRMC5__REG_ADEC0] = REG_ADEC0;
  ATTR[`DDRMC5__REG_ADEC10] = REG_ADEC10;
  ATTR[`DDRMC5__REG_ADEC11] = REG_ADEC11;
  ATTR[`DDRMC5__REG_ADEC12] = REG_ADEC12;
  ATTR[`DDRMC5__REG_ADEC13] = REG_ADEC13;
  ATTR[`DDRMC5__REG_ADEC14] = REG_ADEC14;
  ATTR[`DDRMC5__REG_ADEC15] = REG_ADEC15;
  ATTR[`DDRMC5__REG_ADEC16] = REG_ADEC16;
  ATTR[`DDRMC5__REG_ADEC1] = REG_ADEC1;
  ATTR[`DDRMC5__REG_ADEC2] = REG_ADEC2;
  ATTR[`DDRMC5__REG_ADEC3] = REG_ADEC3;
  ATTR[`DDRMC5__REG_ADEC4] = REG_ADEC4;
  ATTR[`DDRMC5__REG_ADEC5] = REG_ADEC5;
  ATTR[`DDRMC5__REG_ADEC6] = REG_ADEC6;
  ATTR[`DDRMC5__REG_ADEC7] = REG_ADEC7;
  ATTR[`DDRMC5__REG_ADEC8] = REG_ADEC8;
  ATTR[`DDRMC5__REG_ADEC9] = REG_ADEC9;
  ATTR[`DDRMC5__REG_ADEC_CHK0] = REG_ADEC_CHK0;
  ATTR[`DDRMC5__REG_ADEC_CHK1] = REG_ADEC_CHK1;
  ATTR[`DDRMC5__REG_ADEC_CHK2] = REG_ADEC_CHK2;
  ATTR[`DDRMC5__REG_ADEC_CHK3] = REG_ADEC_CHK3;
  ATTR[`DDRMC5__REG_ADEC_ILC] = REG_ADEC_ILC;
  ATTR[`DDRMC5__REG_ADEC_MEMFILL0_HIGH] = REG_ADEC_MEMFILL0_HIGH;
  ATTR[`DDRMC5__REG_ADEC_MEMFILL0_LOW] = REG_ADEC_MEMFILL0_LOW;
  ATTR[`DDRMC5__REG_ADEC_MEMFILL1_HIGH] = REG_ADEC_MEMFILL1_HIGH;
  ATTR[`DDRMC5__REG_ADEC_MEMFILL1_LOW] = REG_ADEC_MEMFILL1_LOW;
  ATTR[`DDRMC5__REG_AUTH_FAILURE] = REG_AUTH_FAILURE;
  ATTR[`DDRMC5__REG_CLKMON] = REG_CLKMON;
  ATTR[`DDRMC5__REG_CMDQ_BER_RATE_CTRL] = REG_CMDQ_BER_RATE_CTRL;
  ATTR[`DDRMC5__REG_CMDQ_BEW_RATE_CTRL] = REG_CMDQ_BEW_RATE_CTRL;
  ATTR[`DDRMC5__REG_CMDQ_ISR_RATE_CTRL] = REG_CMDQ_ISR_RATE_CTRL;
  ATTR[`DDRMC5__REG_CMDQ_ISW_RATE_CTRL] = REG_CMDQ_ISW_RATE_CTRL;
  ATTR[`DDRMC5__REG_CMDQ_LLR_RATE_CTRL] = REG_CMDQ_LLR_RATE_CTRL;
  ATTR[`DDRMC5__REG_COM_1] = REG_COM_1;
  ATTR[`DDRMC5__REG_COM_2] = REG_COM_2;
  ATTR[`DDRMC5__REG_COM_3] = REG_COM_3;
  ATTR[`DDRMC5__REG_COM_6] = REG_COM_6;
  ATTR[`DDRMC5__REG_CONFIG0] = REG_CONFIG0;
  ATTR[`DDRMC5__REG_CONFIG1] = REG_CONFIG1;
  ATTR[`DDRMC5__REG_CONFIG2] = REG_CONFIG2;
  ATTR[`DDRMC5__REG_CONFIG3] = REG_CONFIG3;
  ATTR[`DDRMC5__REG_CONFIG4] = REG_CONFIG4;
  ATTR[`DDRMC5__REG_CRP_ARB] = REG_CRP_ARB;
  ATTR[`DDRMC5__REG_CRYPTO_CTRL] = REG_CRYPTO_CTRL;
  ATTR[`DDRMC5__REG_CRYPTO_GCM_BM] = REG_CRYPTO_GCM_BM;
  ATTR[`DDRMC5__REG_CRYPTO_KEY_GEN] = REG_CRYPTO_KEY_GEN;
  ATTR[`DDRMC5__REG_CRYPTO_QOS] = REG_CRYPTO_QOS;
  ATTR[`DDRMC5__REG_CRYPTO_REKEY] = REG_CRYPTO_REKEY;
  ATTR[`DDRMC5__REG_CRYPTO_XTS_BM] = REG_CRYPTO_XTS_BM;
  ATTR[`DDRMC5__REG_DRAM_ARB] = REG_DRAM_ARB;
  ATTR[`DDRMC5__REG_ERR_FATAL_EN] = REG_ERR_FATAL_EN;
  ATTR[`DDRMC5__REG_ERR_NON_FATAL_EN] = REG_ERR_NON_FATAL_EN;
  ATTR[`DDRMC5__REG_GCM0] = REG_GCM0;
  ATTR[`DDRMC5__REG_GCM10] = REG_GCM10;
  ATTR[`DDRMC5__REG_GCM11] = REG_GCM11;
  ATTR[`DDRMC5__REG_GCM12] = REG_GCM12;
  ATTR[`DDRMC5__REG_GCM13] = REG_GCM13;
  ATTR[`DDRMC5__REG_GCM14] = REG_GCM14;
  ATTR[`DDRMC5__REG_GCM15] = REG_GCM15;
  ATTR[`DDRMC5__REG_GCM1] = REG_GCM1;
  ATTR[`DDRMC5__REG_GCM2] = REG_GCM2;
  ATTR[`DDRMC5__REG_GCM3] = REG_GCM3;
  ATTR[`DDRMC5__REG_GCM4] = REG_GCM4;
  ATTR[`DDRMC5__REG_GCM5] = REG_GCM5;
  ATTR[`DDRMC5__REG_GCM6] = REG_GCM6;
  ATTR[`DDRMC5__REG_GCM7] = REG_GCM7;
  ATTR[`DDRMC5__REG_GCM8] = REG_GCM8;
  ATTR[`DDRMC5__REG_GCM9] = REG_GCM9;
  ATTR[`DDRMC5__REG_GCM_ILC] = REG_GCM_ILC;
  ATTR[`DDRMC5__REG_KAT_ZEROIZE] = REG_KAT_ZEROIZE;
  ATTR[`DDRMC5__REG_KEY_SCRUB] = REG_KEY_SCRUB;
  ATTR[`DDRMC5__REG_META_C_SCRUB] = REG_META_C_SCRUB;
  ATTR[`DDRMC5__REG_MRS_0] = REG_MRS_0;
  ATTR[`DDRMC5__REG_MRS_1] = REG_MRS_1;
  ATTR[`DDRMC5__REG_MRS_2] = REG_MRS_2;
  ATTR[`DDRMC5__REG_MRS_7] = REG_MRS_7;
  ATTR[`DDRMC5__REG_NSU0_PORT] = REG_NSU0_PORT;
  ATTR[`DDRMC5__REG_NSU1_PORT] = REG_NSU1_PORT;
  ATTR[`DDRMC5__REG_NSU_0_EGR] = REG_NSU_0_EGR;
  ATTR[`DDRMC5__REG_NSU_0_ING] = REG_NSU_0_ING;
  ATTR[`DDRMC5__REG_NSU_0_R_EGR] = REG_NSU_0_R_EGR;
  ATTR[`DDRMC5__REG_NSU_0_W_EGR] = REG_NSU_0_W_EGR;
  ATTR[`DDRMC5__REG_NSU_1_EGR] = REG_NSU_1_EGR;
  ATTR[`DDRMC5__REG_NSU_1_ING] = REG_NSU_1_ING;
  ATTR[`DDRMC5__REG_NSU_1_R_EGR] = REG_NSU_1_R_EGR;
  ATTR[`DDRMC5__REG_NSU_1_W_EGR] = REG_NSU_1_W_EGR;
  ATTR[`DDRMC5__REG_P0_BER_RATE_CTRL] = REG_P0_BER_RATE_CTRL;
  ATTR[`DDRMC5__REG_P0_BEW_RATE_CTRL] = REG_P0_BEW_RATE_CTRL;
  ATTR[`DDRMC5__REG_P0_ISR_RATE_CTRL] = REG_P0_ISR_RATE_CTRL;
  ATTR[`DDRMC5__REG_P0_ISW_RATE_CTRL] = REG_P0_ISW_RATE_CTRL;
  ATTR[`DDRMC5__REG_P0_LLR_RATE_CTRL] = REG_P0_LLR_RATE_CTRL;
  ATTR[`DDRMC5__REG_P1_BER_RATE_CTRL] = REG_P1_BER_RATE_CTRL;
  ATTR[`DDRMC5__REG_P1_BEW_RATE_CTRL] = REG_P1_BEW_RATE_CTRL;
  ATTR[`DDRMC5__REG_P1_ISR_RATE_CTRL] = REG_P1_ISR_RATE_CTRL;
  ATTR[`DDRMC5__REG_P1_ISW_RATE_CTRL] = REG_P1_ISW_RATE_CTRL;
  ATTR[`DDRMC5__REG_P1_LLR_RATE_CTRL] = REG_P1_LLR_RATE_CTRL;
  ATTR[`DDRMC5__REG_PINOUT] = REG_PINOUT;
  ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_0] = REG_PINOUT_ADDR_MUX_0;
  ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_1] = REG_PINOUT_ADDR_MUX_1;
  ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_2] = REG_PINOUT_ADDR_MUX_2;
  ATTR[`DDRMC5__REG_PT_CONFIG] = REG_PT_CONFIG;
  ATTR[`DDRMC5__REG_QOS0] = REG_QOS0;
  ATTR[`DDRMC5__REG_QOS1] = REG_QOS1;
  ATTR[`DDRMC5__REG_QOS2] = REG_QOS2;
  ATTR[`DDRMC5__REG_QOS_RATE_CTRL_SCALE] = REG_QOS_RATE_CTRL_SCALE;
  ATTR[`DDRMC5__REG_QOS_TIMEOUT0] = REG_QOS_TIMEOUT0;
  ATTR[`DDRMC5__REG_QOS_TIMEOUT1] = REG_QOS_TIMEOUT1;
  ATTR[`DDRMC5__REG_QOS_TIMEOUT2] = REG_QOS_TIMEOUT2;
  ATTR[`DDRMC5__REG_RATE_CTRL_SCALE] = REG_RATE_CTRL_SCALE;
  ATTR[`DDRMC5__REG_RD_CONFIG] = REG_RD_CONFIG;
  ATTR[`DDRMC5__REG_RD_DRR_TKN_P0] = REG_RD_DRR_TKN_P0;
  ATTR[`DDRMC5__REG_RD_DRR_TKN_P1] = REG_RD_DRR_TKN_P1;
  ATTR[`DDRMC5__REG_REF_0] = REG_REF_0;
  ATTR[`DDRMC5__REG_REF_1] = REG_REF_1;
  ATTR[`DDRMC5__REG_REF_2] = REG_REF_2;
  ATTR[`DDRMC5__REG_REF_3] = REG_REF_3;
  ATTR[`DDRMC5__REG_REF_4] = REG_REF_4;
  ATTR[`DDRMC5__REG_REF_5] = REG_REF_5;
  ATTR[`DDRMC5__REG_REF_6] = REG_REF_6;
  ATTR[`DDRMC5__REG_REKEY_CTRL] = REG_REKEY_CTRL;
  ATTR[`DDRMC5__REG_RETRY_0] = REG_RETRY_0;
  ATTR[`DDRMC5__REG_RETRY_1] = REG_RETRY_1;
  ATTR[`DDRMC5__REG_RETRY_2] = REG_RETRY_2;
  ATTR[`DDRMC5__REG_RFM] = REG_RFM;
  ATTR[`DDRMC5__REG_RFM_1] = REG_RFM_1;
  ATTR[`DDRMC5__REG_SAFE_CONFIG0] = REG_SAFE_CONFIG0;
  ATTR[`DDRMC5__REG_SAFE_CONFIG10] = REG_SAFE_CONFIG10;
  ATTR[`DDRMC5__REG_SAFE_CONFIG11] = REG_SAFE_CONFIG11;
  ATTR[`DDRMC5__REG_SAFE_CONFIG12] = REG_SAFE_CONFIG12;
  ATTR[`DDRMC5__REG_SAFE_CONFIG13] = REG_SAFE_CONFIG13;
  ATTR[`DDRMC5__REG_SAFE_CONFIG14] = REG_SAFE_CONFIG14;
  ATTR[`DDRMC5__REG_SAFE_CONFIG15] = REG_SAFE_CONFIG15;
  ATTR[`DDRMC5__REG_SAFE_CONFIG1] = REG_SAFE_CONFIG1;
  ATTR[`DDRMC5__REG_SAFE_CONFIG2] = REG_SAFE_CONFIG2;
  ATTR[`DDRMC5__REG_SAFE_CONFIG3] = REG_SAFE_CONFIG3;
  ATTR[`DDRMC5__REG_SAFE_CONFIG4] = REG_SAFE_CONFIG4;
  ATTR[`DDRMC5__REG_SAFE_CONFIG5] = REG_SAFE_CONFIG5;
  ATTR[`DDRMC5__REG_SAFE_CONFIG6] = REG_SAFE_CONFIG6;
  ATTR[`DDRMC5__REG_SAFE_CONFIG7] = REG_SAFE_CONFIG7;
  ATTR[`DDRMC5__REG_SAFE_CONFIG8] = REG_SAFE_CONFIG8;
  ATTR[`DDRMC5__REG_SAFE_CONFIG9] = REG_SAFE_CONFIG9;
  ATTR[`DDRMC5__REG_SAFE_MUX] = REG_SAFE_MUX;
  ATTR[`DDRMC5__REG_SCRUB_ADDR_RANGE_HI] = REG_SCRUB_ADDR_RANGE_HI;
  ATTR[`DDRMC5__REG_SCRUB_ADDR_RANGE_LO] = REG_SCRUB_ADDR_RANGE_LO;
  ATTR[`DDRMC5__REG_SCRUB_BASE_ADDR_HI] = REG_SCRUB_BASE_ADDR_HI;
  ATTR[`DDRMC5__REG_SCRUB_BASE_ADDR_LO] = REG_SCRUB_BASE_ADDR_LO;
  ATTR[`DDRMC5__REG_SCRUB_CONFIG] = REG_SCRUB_CONFIG;
  ATTR[`DDRMC5__REG_SCRUB_DEBUG_MODE] = REG_SCRUB_DEBUG_MODE;
  ATTR[`DDRMC5__REG_SCRUB_INTVL] = REG_SCRUB_INTVL;
  ATTR[`DDRMC5__REG_SCRUB_OTF] = REG_SCRUB_OTF;
  ATTR[`DDRMC5__REG_SCRUB_PER_RD] = REG_SCRUB_PER_RD;
  ATTR[`DDRMC5__REG_SCRUB_TAP] = REG_SCRUB_TAP;
  ATTR[`DDRMC5__REG_SCRUB_TO] = REG_SCRUB_TO;
  ATTR[`DDRMC5__REG_SCRUB_WAIT] = REG_SCRUB_WAIT;
  ATTR[`DDRMC5__REG_SND_AUTH_SCRUB] = REG_SND_AUTH_SCRUB;
  ATTR[`DDRMC5__REG_TIMER_FIFO] = REG_TIMER_FIFO;
  ATTR[`DDRMC5__REG_TXN_CONFIG] = REG_TXN_CONFIG;
  ATTR[`DDRMC5__REG_TXN_CONFIG_1] = REG_TXN_CONFIG_1;
  ATTR[`DDRMC5__REG_TXN_CONFIG_2] = REG_TXN_CONFIG_2;
  ATTR[`DDRMC5__REG_TXN_CONFIG_3] = REG_TXN_CONFIG_3;
  ATTR[`DDRMC5__REG_WR_CONFIG] = REG_WR_CONFIG;
  ATTR[`DDRMC5__REG_WR_DRR_TKN_P0] = REG_WR_DRR_TKN_P0;
  ATTR[`DDRMC5__REG_WR_DRR_TKN_P1] = REG_WR_DRR_TKN_P1;
  ATTR[`DDRMC5__TRSS_TIMEOUT] = TRSS_TIMEOUT;
  ATTR[`DDRMC5__TXNQ_ENTRY_COUNT_MODE] = TXNQ_ENTRY_COUNT_MODE;
  ATTR[`DDRMC5__TXNQ_RD_PRIORITY] = TXNQ_RD_PRIORITY;
  ATTR[`DDRMC5__TXNQ_WR_PRIORITY] = TXNQ_WR_PRIORITY;
  ATTR[`DDRMC5__UB_CLK_MUX] = UB_CLK_MUX;
  ATTR[`DDRMC5__X5PHYIO_STARTUP] = X5PHYIO_STARTUP;
  ATTR[`DDRMC5__XMPU_CONFIG0] = XMPU_CONFIG0;
  ATTR[`DDRMC5__XMPU_CONFIG10] = XMPU_CONFIG10;
  ATTR[`DDRMC5__XMPU_CONFIG11] = XMPU_CONFIG11;
  ATTR[`DDRMC5__XMPU_CONFIG12] = XMPU_CONFIG12;
  ATTR[`DDRMC5__XMPU_CONFIG13] = XMPU_CONFIG13;
  ATTR[`DDRMC5__XMPU_CONFIG14] = XMPU_CONFIG14;
  ATTR[`DDRMC5__XMPU_CONFIG15] = XMPU_CONFIG15;
  ATTR[`DDRMC5__XMPU_CONFIG1] = XMPU_CONFIG1;
  ATTR[`DDRMC5__XMPU_CONFIG2] = XMPU_CONFIG2;
  ATTR[`DDRMC5__XMPU_CONFIG3] = XMPU_CONFIG3;
  ATTR[`DDRMC5__XMPU_CONFIG4] = XMPU_CONFIG4;
  ATTR[`DDRMC5__XMPU_CONFIG5] = XMPU_CONFIG5;
  ATTR[`DDRMC5__XMPU_CONFIG6] = XMPU_CONFIG6;
  ATTR[`DDRMC5__XMPU_CONFIG7] = XMPU_CONFIG7;
  ATTR[`DDRMC5__XMPU_CONFIG8] = XMPU_CONFIG8;
  ATTR[`DDRMC5__XMPU_CONFIG9] = XMPU_CONFIG9;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_0] = XMPU_CRPTO_CFG0_0;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_10] = XMPU_CRPTO_CFG0_10;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_11] = XMPU_CRPTO_CFG0_11;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_12] = XMPU_CRPTO_CFG0_12;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_13] = XMPU_CRPTO_CFG0_13;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_14] = XMPU_CRPTO_CFG0_14;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_15] = XMPU_CRPTO_CFG0_15;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_1] = XMPU_CRPTO_CFG0_1;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_2] = XMPU_CRPTO_CFG0_2;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_3] = XMPU_CRPTO_CFG0_3;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_4] = XMPU_CRPTO_CFG0_4;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_5] = XMPU_CRPTO_CFG0_5;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_6] = XMPU_CRPTO_CFG0_6;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_7] = XMPU_CRPTO_CFG0_7;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_8] = XMPU_CRPTO_CFG0_8;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG0_9] = XMPU_CRPTO_CFG0_9;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_0] = XMPU_CRPTO_CFG1_0;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_10] = XMPU_CRPTO_CFG1_10;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_11] = XMPU_CRPTO_CFG1_11;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_12] = XMPU_CRPTO_CFG1_12;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_13] = XMPU_CRPTO_CFG1_13;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_14] = XMPU_CRPTO_CFG1_14;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_15] = XMPU_CRPTO_CFG1_15;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_1] = XMPU_CRPTO_CFG1_1;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_2] = XMPU_CRPTO_CFG1_2;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_3] = XMPU_CRPTO_CFG1_3;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_4] = XMPU_CRPTO_CFG1_4;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_5] = XMPU_CRPTO_CFG1_5;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_6] = XMPU_CRPTO_CFG1_6;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_7] = XMPU_CRPTO_CFG1_7;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_8] = XMPU_CRPTO_CFG1_8;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG1_9] = XMPU_CRPTO_CFG1_9;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_0] = XMPU_CRPTO_CFG2_0;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_10] = XMPU_CRPTO_CFG2_10;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_11] = XMPU_CRPTO_CFG2_11;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_12] = XMPU_CRPTO_CFG2_12;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_13] = XMPU_CRPTO_CFG2_13;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_14] = XMPU_CRPTO_CFG2_14;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_15] = XMPU_CRPTO_CFG2_15;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_1] = XMPU_CRPTO_CFG2_1;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_2] = XMPU_CRPTO_CFG2_2;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_3] = XMPU_CRPTO_CFG2_3;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_4] = XMPU_CRPTO_CFG2_4;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_5] = XMPU_CRPTO_CFG2_5;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_6] = XMPU_CRPTO_CFG2_6;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_7] = XMPU_CRPTO_CFG2_7;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_8] = XMPU_CRPTO_CFG2_8;
  ATTR[`DDRMC5__XMPU_CRPTO_CFG2_9] = XMPU_CRPTO_CFG2_9;
  ATTR[`DDRMC5__XMPU_CTRL] = XMPU_CTRL;
  ATTR[`DDRMC5__XMPU_END_HI0] = XMPU_END_HI0;
  ATTR[`DDRMC5__XMPU_END_HI10] = XMPU_END_HI10;
  ATTR[`DDRMC5__XMPU_END_HI11] = XMPU_END_HI11;
  ATTR[`DDRMC5__XMPU_END_HI12] = XMPU_END_HI12;
  ATTR[`DDRMC5__XMPU_END_HI13] = XMPU_END_HI13;
  ATTR[`DDRMC5__XMPU_END_HI14] = XMPU_END_HI14;
  ATTR[`DDRMC5__XMPU_END_HI15] = XMPU_END_HI15;
  ATTR[`DDRMC5__XMPU_END_HI1] = XMPU_END_HI1;
  ATTR[`DDRMC5__XMPU_END_HI2] = XMPU_END_HI2;
  ATTR[`DDRMC5__XMPU_END_HI3] = XMPU_END_HI3;
  ATTR[`DDRMC5__XMPU_END_HI4] = XMPU_END_HI4;
  ATTR[`DDRMC5__XMPU_END_HI5] = XMPU_END_HI5;
  ATTR[`DDRMC5__XMPU_END_HI6] = XMPU_END_HI6;
  ATTR[`DDRMC5__XMPU_END_HI7] = XMPU_END_HI7;
  ATTR[`DDRMC5__XMPU_END_HI8] = XMPU_END_HI8;
  ATTR[`DDRMC5__XMPU_END_HI9] = XMPU_END_HI9;
  ATTR[`DDRMC5__XMPU_END_LO0] = XMPU_END_LO0;
  ATTR[`DDRMC5__XMPU_END_LO10] = XMPU_END_LO10;
  ATTR[`DDRMC5__XMPU_END_LO11] = XMPU_END_LO11;
  ATTR[`DDRMC5__XMPU_END_LO12] = XMPU_END_LO12;
  ATTR[`DDRMC5__XMPU_END_LO13] = XMPU_END_LO13;
  ATTR[`DDRMC5__XMPU_END_LO14] = XMPU_END_LO14;
  ATTR[`DDRMC5__XMPU_END_LO15] = XMPU_END_LO15;
  ATTR[`DDRMC5__XMPU_END_LO1] = XMPU_END_LO1;
  ATTR[`DDRMC5__XMPU_END_LO2] = XMPU_END_LO2;
  ATTR[`DDRMC5__XMPU_END_LO3] = XMPU_END_LO3;
  ATTR[`DDRMC5__XMPU_END_LO4] = XMPU_END_LO4;
  ATTR[`DDRMC5__XMPU_END_LO5] = XMPU_END_LO5;
  ATTR[`DDRMC5__XMPU_END_LO6] = XMPU_END_LO6;
  ATTR[`DDRMC5__XMPU_END_LO7] = XMPU_END_LO7;
  ATTR[`DDRMC5__XMPU_END_LO8] = XMPU_END_LO8;
  ATTR[`DDRMC5__XMPU_END_LO9] = XMPU_END_LO9;
  ATTR[`DDRMC5__XMPU_MASTER0] = XMPU_MASTER0;
  ATTR[`DDRMC5__XMPU_MASTER10] = XMPU_MASTER10;
  ATTR[`DDRMC5__XMPU_MASTER11] = XMPU_MASTER11;
  ATTR[`DDRMC5__XMPU_MASTER12] = XMPU_MASTER12;
  ATTR[`DDRMC5__XMPU_MASTER13] = XMPU_MASTER13;
  ATTR[`DDRMC5__XMPU_MASTER14] = XMPU_MASTER14;
  ATTR[`DDRMC5__XMPU_MASTER15] = XMPU_MASTER15;
  ATTR[`DDRMC5__XMPU_MASTER1] = XMPU_MASTER1;
  ATTR[`DDRMC5__XMPU_MASTER2] = XMPU_MASTER2;
  ATTR[`DDRMC5__XMPU_MASTER3] = XMPU_MASTER3;
  ATTR[`DDRMC5__XMPU_MASTER4] = XMPU_MASTER4;
  ATTR[`DDRMC5__XMPU_MASTER5] = XMPU_MASTER5;
  ATTR[`DDRMC5__XMPU_MASTER6] = XMPU_MASTER6;
  ATTR[`DDRMC5__XMPU_MASTER7] = XMPU_MASTER7;
  ATTR[`DDRMC5__XMPU_MASTER8] = XMPU_MASTER8;
  ATTR[`DDRMC5__XMPU_MASTER9] = XMPU_MASTER9;
  ATTR[`DDRMC5__XMPU_START_HI0] = XMPU_START_HI0;
  ATTR[`DDRMC5__XMPU_START_HI10] = XMPU_START_HI10;
  ATTR[`DDRMC5__XMPU_START_HI11] = XMPU_START_HI11;
  ATTR[`DDRMC5__XMPU_START_HI12] = XMPU_START_HI12;
  ATTR[`DDRMC5__XMPU_START_HI13] = XMPU_START_HI13;
  ATTR[`DDRMC5__XMPU_START_HI14] = XMPU_START_HI14;
  ATTR[`DDRMC5__XMPU_START_HI15] = XMPU_START_HI15;
  ATTR[`DDRMC5__XMPU_START_HI1] = XMPU_START_HI1;
  ATTR[`DDRMC5__XMPU_START_HI2] = XMPU_START_HI2;
  ATTR[`DDRMC5__XMPU_START_HI3] = XMPU_START_HI3;
  ATTR[`DDRMC5__XMPU_START_HI4] = XMPU_START_HI4;
  ATTR[`DDRMC5__XMPU_START_HI5] = XMPU_START_HI5;
  ATTR[`DDRMC5__XMPU_START_HI6] = XMPU_START_HI6;
  ATTR[`DDRMC5__XMPU_START_HI7] = XMPU_START_HI7;
  ATTR[`DDRMC5__XMPU_START_HI8] = XMPU_START_HI8;
  ATTR[`DDRMC5__XMPU_START_HI9] = XMPU_START_HI9;
  ATTR[`DDRMC5__XMPU_START_LO0] = XMPU_START_LO0;
  ATTR[`DDRMC5__XMPU_START_LO10] = XMPU_START_LO10;
  ATTR[`DDRMC5__XMPU_START_LO11] = XMPU_START_LO11;
  ATTR[`DDRMC5__XMPU_START_LO12] = XMPU_START_LO12;
  ATTR[`DDRMC5__XMPU_START_LO13] = XMPU_START_LO13;
  ATTR[`DDRMC5__XMPU_START_LO14] = XMPU_START_LO14;
  ATTR[`DDRMC5__XMPU_START_LO15] = XMPU_START_LO15;
  ATTR[`DDRMC5__XMPU_START_LO1] = XMPU_START_LO1;
  ATTR[`DDRMC5__XMPU_START_LO2] = XMPU_START_LO2;
  ATTR[`DDRMC5__XMPU_START_LO3] = XMPU_START_LO3;
  ATTR[`DDRMC5__XMPU_START_LO4] = XMPU_START_LO4;
  ATTR[`DDRMC5__XMPU_START_LO5] = XMPU_START_LO5;
  ATTR[`DDRMC5__XMPU_START_LO6] = XMPU_START_LO6;
  ATTR[`DDRMC5__XMPU_START_LO7] = XMPU_START_LO7;
  ATTR[`DDRMC5__XMPU_START_LO8] = XMPU_START_LO8;
  ATTR[`DDRMC5__XMPU_START_LO9] = XMPU_START_LO9;
  ATTR[`DDRMC5__XPI_ADDR_CFG] = XPI_ADDR_CFG;
  ATTR[`DDRMC5__XPI_DQS_T_CNTRL] = XPI_DQS_T_CNTRL;
  ATTR[`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE0] = XPI_DQS_T_CNTRL_PREAMBLE0;
  ATTR[`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE1] = XPI_DQS_T_CNTRL_PREAMBLE1;
  ATTR[`DDRMC5__XPI_IBUF_DIS_OR_HS_RX_DIS] = XPI_IBUF_DIS_OR_HS_RX_DIS;
  ATTR[`DDRMC5__XPI_MAP_AC_TIE_OFF] = XPI_MAP_AC_TIE_OFF;
  ATTR[`DDRMC5__XPI_MAP_CS_OVERRIDE_CFG] = XPI_MAP_CS_OVERRIDE_CFG;
  ATTR[`DDRMC5__XPI_MAP_PD_EN] = XPI_MAP_PD_EN;
  ATTR[`DDRMC5__XPI_MRS_CONFIG] = XPI_MRS_CONFIG;
  ATTR[`DDRMC5__XPI_NON_TARGET_ODT] = XPI_NON_TARGET_ODT;
  ATTR[`DDRMC5__XPI_NON_TARGET_ODT_CFG_READ] = XPI_NON_TARGET_ODT_CFG_READ;
  ATTR[`DDRMC5__XPI_NON_TARGET_ODT_CFG_WRITE] = XPI_NON_TARGET_ODT_CFG_WRITE;
  ATTR[`DDRMC5__XPI_OE_ALL_NIB] = XPI_OE_ALL_NIB;
  ATTR[`DDRMC5__XPI_OE_CNTRL2] = XPI_OE_CNTRL2;
  ATTR[`DDRMC5__XPI_OE_CNTRL] = XPI_OE_CNTRL;
  ATTR[`DDRMC5__XPI_OE_CNTRL_PREAMBLE] = XPI_OE_CNTRL_PREAMBLE;
  ATTR[`DDRMC5__XPI_PMI_CONFIG] = XPI_PMI_CONFIG;
  ATTR[`DDRMC5__XPI_READ_DBI] = XPI_READ_DBI;
  ATTR[`DDRMC5__XPI_READ_NIB_ENABLE] = XPI_READ_NIB_ENABLE;
  ATTR[`DDRMC5__XPI_READ_OFFSET] = XPI_READ_OFFSET;
  ATTR[`DDRMC5__XPI_WRDATA_ALL_NIB] = XPI_WRDATA_ALL_NIB;
  ATTR[`DDRMC5__XPI_WRITE_DM_DBI] = XPI_WRITE_DM_DBI;
  ATTR[`DDRMC5__XPI_WRITE_NIB_ENABLE] = XPI_WRITE_NIB_ENABLE;
end

always @(trig_attr) begin
  A2A_CNTRL_MAP_0_REG = ATTR[`DDRMC5__A2A_CNTRL_MAP_0];
  A2A_CNTRL_MAP_1_REG = ATTR[`DDRMC5__A2A_CNTRL_MAP_1];
  A2A_CNTRL_MAP_2_REG = ATTR[`DDRMC5__A2A_CNTRL_MAP_2];
  A2A_DIFF_C_PIN_MAP_0_REG = ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_0];
  A2A_DIFF_C_PIN_MAP_1_REG = ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_1];
  A2A_DIFF_C_PIN_MAP_2_REG = ATTR[`DDRMC5__A2A_DIFF_C_PIN_MAP_2];
  A2A_DIFF_T_PIN_MAP_0_REG = ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_0];
  A2A_DIFF_T_PIN_MAP_1_REG = ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_1];
  A2A_DIFF_T_PIN_MAP_2_REG = ATTR[`DDRMC5__A2A_DIFF_T_PIN_MAP_2];
  A2A_DUAL_CHAN_REG = ATTR[`DDRMC5__A2A_DUAL_CHAN];
  A2A_PIN_MAP_0_REG = ATTR[`DDRMC5__A2A_PIN_MAP_0];
  A2A_PIN_MAP_10_REG = ATTR[`DDRMC5__A2A_PIN_MAP_10];
  A2A_PIN_MAP_11_REG = ATTR[`DDRMC5__A2A_PIN_MAP_11];
  A2A_PIN_MAP_12_REG = ATTR[`DDRMC5__A2A_PIN_MAP_12];
  A2A_PIN_MAP_13_REG = ATTR[`DDRMC5__A2A_PIN_MAP_13];
  A2A_PIN_MAP_14_REG = ATTR[`DDRMC5__A2A_PIN_MAP_14];
  A2A_PIN_MAP_15_REG = ATTR[`DDRMC5__A2A_PIN_MAP_15];
  A2A_PIN_MAP_16_REG = ATTR[`DDRMC5__A2A_PIN_MAP_16];
  A2A_PIN_MAP_17_REG = ATTR[`DDRMC5__A2A_PIN_MAP_17];
  A2A_PIN_MAP_1_REG = ATTR[`DDRMC5__A2A_PIN_MAP_1];
  A2A_PIN_MAP_2_REG = ATTR[`DDRMC5__A2A_PIN_MAP_2];
  A2A_PIN_MAP_3_REG = ATTR[`DDRMC5__A2A_PIN_MAP_3];
  A2A_PIN_MAP_4_REG = ATTR[`DDRMC5__A2A_PIN_MAP_4];
  A2A_PIN_MAP_5_REG = ATTR[`DDRMC5__A2A_PIN_MAP_5];
  A2A_PIN_MAP_6_REG = ATTR[`DDRMC5__A2A_PIN_MAP_6];
  A2A_PIN_MAP_7_REG = ATTR[`DDRMC5__A2A_PIN_MAP_7];
  A2A_PIN_MAP_8_REG = ATTR[`DDRMC5__A2A_PIN_MAP_8];
  A2A_PIN_MAP_9_REG = ATTR[`DDRMC5__A2A_PIN_MAP_9];
  A2A_RD_MAP_DBI_CH0_0_REG = ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH0_0];
  A2A_RD_MAP_DBI_CH0_1_REG = ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH0_1];
  A2A_RD_MAP_DBI_CH1_0_REG = ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH1_0];
  A2A_RD_MAP_DBI_CH1_1_REG = ATTR[`DDRMC5__A2A_RD_MAP_DBI_CH1_1];
  A2A_RD_MAP_DQ_0_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_0];
  A2A_RD_MAP_DQ_1_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_1];
  A2A_RD_MAP_DQ_2_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_2];
  A2A_RD_MAP_DQ_3_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_3];
  A2A_RD_MAP_DQ_4_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_4];
  A2A_RD_MAP_DQ_5_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_5];
  A2A_RD_MAP_DQ_6_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_6];
  A2A_RD_MAP_DQ_7_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_7];
  A2A_RD_MAP_DQ_8_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_8];
  A2A_RD_MAP_DQ_9_REG = ATTR[`DDRMC5__A2A_RD_MAP_DQ_9];
  A2A_RD_MAP_REG = ATTR[`DDRMC5__A2A_RD_MAP];
  ARBITER_CONFIG_REG = ATTR[`DDRMC5__ARBITER_CONFIG];
  CAL_CS_CH_REG = ATTR[`DDRMC5__CAL_CS_CH];
  CAL_MODE_REG = ATTR[`DDRMC5__CAL_MODE];
  CK_PATTERN_REG = ATTR[`DDRMC5__CK_PATTERN];
  CLK_GATE_REG = ATTR[`DDRMC5__CLK_GATE];
  CPLX_BURST_ARRAY0_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY0];
  CPLX_BURST_ARRAY10_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY10];
  CPLX_BURST_ARRAY11_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY11];
  CPLX_BURST_ARRAY12_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY12];
  CPLX_BURST_ARRAY13_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY13];
  CPLX_BURST_ARRAY14_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY14];
  CPLX_BURST_ARRAY15_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY15];
  CPLX_BURST_ARRAY16_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY16];
  CPLX_BURST_ARRAY17_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY17];
  CPLX_BURST_ARRAY18_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY18];
  CPLX_BURST_ARRAY19_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY19];
  CPLX_BURST_ARRAY1_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY1];
  CPLX_BURST_ARRAY20_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY20];
  CPLX_BURST_ARRAY21_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY21];
  CPLX_BURST_ARRAY22_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY22];
  CPLX_BURST_ARRAY2_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY2];
  CPLX_BURST_ARRAY3_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY3];
  CPLX_BURST_ARRAY4_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY4];
  CPLX_BURST_ARRAY5_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY5];
  CPLX_BURST_ARRAY6_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY6];
  CPLX_BURST_ARRAY7_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY7];
  CPLX_BURST_ARRAY8_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY8];
  CPLX_BURST_ARRAY9_REG = ATTR[`DDRMC5__CPLX_BURST_ARRAY9];
  CPLX_CONFIG2_REG = ATTR[`DDRMC5__CPLX_CONFIG2];
  CPLX_PATTERN0_REG = ATTR[`DDRMC5__CPLX_PATTERN0];
  CPLX_PATTERN100_REG = ATTR[`DDRMC5__CPLX_PATTERN100];
  CPLX_PATTERN101_REG = ATTR[`DDRMC5__CPLX_PATTERN101];
  CPLX_PATTERN102_REG = ATTR[`DDRMC5__CPLX_PATTERN102];
  CPLX_PATTERN103_REG = ATTR[`DDRMC5__CPLX_PATTERN103];
  CPLX_PATTERN104_REG = ATTR[`DDRMC5__CPLX_PATTERN104];
  CPLX_PATTERN105_REG = ATTR[`DDRMC5__CPLX_PATTERN105];
  CPLX_PATTERN106_REG = ATTR[`DDRMC5__CPLX_PATTERN106];
  CPLX_PATTERN107_REG = ATTR[`DDRMC5__CPLX_PATTERN107];
  CPLX_PATTERN108_REG = ATTR[`DDRMC5__CPLX_PATTERN108];
  CPLX_PATTERN109_REG = ATTR[`DDRMC5__CPLX_PATTERN109];
  CPLX_PATTERN10_REG = ATTR[`DDRMC5__CPLX_PATTERN10];
  CPLX_PATTERN110_REG = ATTR[`DDRMC5__CPLX_PATTERN110];
  CPLX_PATTERN111_REG = ATTR[`DDRMC5__CPLX_PATTERN111];
  CPLX_PATTERN112_REG = ATTR[`DDRMC5__CPLX_PATTERN112];
  CPLX_PATTERN113_REG = ATTR[`DDRMC5__CPLX_PATTERN113];
  CPLX_PATTERN114_REG = ATTR[`DDRMC5__CPLX_PATTERN114];
  CPLX_PATTERN115_REG = ATTR[`DDRMC5__CPLX_PATTERN115];
  CPLX_PATTERN116_REG = ATTR[`DDRMC5__CPLX_PATTERN116];
  CPLX_PATTERN117_REG = ATTR[`DDRMC5__CPLX_PATTERN117];
  CPLX_PATTERN118_REG = ATTR[`DDRMC5__CPLX_PATTERN118];
  CPLX_PATTERN119_REG = ATTR[`DDRMC5__CPLX_PATTERN119];
  CPLX_PATTERN11_REG = ATTR[`DDRMC5__CPLX_PATTERN11];
  CPLX_PATTERN120_REG = ATTR[`DDRMC5__CPLX_PATTERN120];
  CPLX_PATTERN121_REG = ATTR[`DDRMC5__CPLX_PATTERN121];
  CPLX_PATTERN122_REG = ATTR[`DDRMC5__CPLX_PATTERN122];
  CPLX_PATTERN123_REG = ATTR[`DDRMC5__CPLX_PATTERN123];
  CPLX_PATTERN124_REG = ATTR[`DDRMC5__CPLX_PATTERN124];
  CPLX_PATTERN125_REG = ATTR[`DDRMC5__CPLX_PATTERN125];
  CPLX_PATTERN126_REG = ATTR[`DDRMC5__CPLX_PATTERN126];
  CPLX_PATTERN127_REG = ATTR[`DDRMC5__CPLX_PATTERN127];
  CPLX_PATTERN128_REG = ATTR[`DDRMC5__CPLX_PATTERN128];
  CPLX_PATTERN129_REG = ATTR[`DDRMC5__CPLX_PATTERN129];
  CPLX_PATTERN12_REG = ATTR[`DDRMC5__CPLX_PATTERN12];
  CPLX_PATTERN130_REG = ATTR[`DDRMC5__CPLX_PATTERN130];
  CPLX_PATTERN131_REG = ATTR[`DDRMC5__CPLX_PATTERN131];
  CPLX_PATTERN132_REG = ATTR[`DDRMC5__CPLX_PATTERN132];
  CPLX_PATTERN133_REG = ATTR[`DDRMC5__CPLX_PATTERN133];
  CPLX_PATTERN134_REG = ATTR[`DDRMC5__CPLX_PATTERN134];
  CPLX_PATTERN135_REG = ATTR[`DDRMC5__CPLX_PATTERN135];
  CPLX_PATTERN136_REG = ATTR[`DDRMC5__CPLX_PATTERN136];
  CPLX_PATTERN137_REG = ATTR[`DDRMC5__CPLX_PATTERN137];
  CPLX_PATTERN138_REG = ATTR[`DDRMC5__CPLX_PATTERN138];
  CPLX_PATTERN139_REG = ATTR[`DDRMC5__CPLX_PATTERN139];
  CPLX_PATTERN13_REG = ATTR[`DDRMC5__CPLX_PATTERN13];
  CPLX_PATTERN140_REG = ATTR[`DDRMC5__CPLX_PATTERN140];
  CPLX_PATTERN141_REG = ATTR[`DDRMC5__CPLX_PATTERN141];
  CPLX_PATTERN142_REG = ATTR[`DDRMC5__CPLX_PATTERN142];
  CPLX_PATTERN143_REG = ATTR[`DDRMC5__CPLX_PATTERN143];
  CPLX_PATTERN144_REG = ATTR[`DDRMC5__CPLX_PATTERN144];
  CPLX_PATTERN145_REG = ATTR[`DDRMC5__CPLX_PATTERN145];
  CPLX_PATTERN146_REG = ATTR[`DDRMC5__CPLX_PATTERN146];
  CPLX_PATTERN147_REG = ATTR[`DDRMC5__CPLX_PATTERN147];
  CPLX_PATTERN148_REG = ATTR[`DDRMC5__CPLX_PATTERN148];
  CPLX_PATTERN149_REG = ATTR[`DDRMC5__CPLX_PATTERN149];
  CPLX_PATTERN14_REG = ATTR[`DDRMC5__CPLX_PATTERN14];
  CPLX_PATTERN150_REG = ATTR[`DDRMC5__CPLX_PATTERN150];
  CPLX_PATTERN151_REG = ATTR[`DDRMC5__CPLX_PATTERN151];
  CPLX_PATTERN152_REG = ATTR[`DDRMC5__CPLX_PATTERN152];
  CPLX_PATTERN153_REG = ATTR[`DDRMC5__CPLX_PATTERN153];
  CPLX_PATTERN154_REG = ATTR[`DDRMC5__CPLX_PATTERN154];
  CPLX_PATTERN155_REG = ATTR[`DDRMC5__CPLX_PATTERN155];
  CPLX_PATTERN156_REG = ATTR[`DDRMC5__CPLX_PATTERN156];
  CPLX_PATTERN15_REG = ATTR[`DDRMC5__CPLX_PATTERN15];
  CPLX_PATTERN16_REG = ATTR[`DDRMC5__CPLX_PATTERN16];
  CPLX_PATTERN17_REG = ATTR[`DDRMC5__CPLX_PATTERN17];
  CPLX_PATTERN18_REG = ATTR[`DDRMC5__CPLX_PATTERN18];
  CPLX_PATTERN19_REG = ATTR[`DDRMC5__CPLX_PATTERN19];
  CPLX_PATTERN1_REG = ATTR[`DDRMC5__CPLX_PATTERN1];
  CPLX_PATTERN20_REG = ATTR[`DDRMC5__CPLX_PATTERN20];
  CPLX_PATTERN21_REG = ATTR[`DDRMC5__CPLX_PATTERN21];
  CPLX_PATTERN22_REG = ATTR[`DDRMC5__CPLX_PATTERN22];
  CPLX_PATTERN23_REG = ATTR[`DDRMC5__CPLX_PATTERN23];
  CPLX_PATTERN24_REG = ATTR[`DDRMC5__CPLX_PATTERN24];
  CPLX_PATTERN25_REG = ATTR[`DDRMC5__CPLX_PATTERN25];
  CPLX_PATTERN26_REG = ATTR[`DDRMC5__CPLX_PATTERN26];
  CPLX_PATTERN27_REG = ATTR[`DDRMC5__CPLX_PATTERN27];
  CPLX_PATTERN28_REG = ATTR[`DDRMC5__CPLX_PATTERN28];
  CPLX_PATTERN29_REG = ATTR[`DDRMC5__CPLX_PATTERN29];
  CPLX_PATTERN2_REG = ATTR[`DDRMC5__CPLX_PATTERN2];
  CPLX_PATTERN30_REG = ATTR[`DDRMC5__CPLX_PATTERN30];
  CPLX_PATTERN31_REG = ATTR[`DDRMC5__CPLX_PATTERN31];
  CPLX_PATTERN32_REG = ATTR[`DDRMC5__CPLX_PATTERN32];
  CPLX_PATTERN33_REG = ATTR[`DDRMC5__CPLX_PATTERN33];
  CPLX_PATTERN34_REG = ATTR[`DDRMC5__CPLX_PATTERN34];
  CPLX_PATTERN35_REG = ATTR[`DDRMC5__CPLX_PATTERN35];
  CPLX_PATTERN36_REG = ATTR[`DDRMC5__CPLX_PATTERN36];
  CPLX_PATTERN37_REG = ATTR[`DDRMC5__CPLX_PATTERN37];
  CPLX_PATTERN38_REG = ATTR[`DDRMC5__CPLX_PATTERN38];
  CPLX_PATTERN39_REG = ATTR[`DDRMC5__CPLX_PATTERN39];
  CPLX_PATTERN3_REG = ATTR[`DDRMC5__CPLX_PATTERN3];
  CPLX_PATTERN40_REG = ATTR[`DDRMC5__CPLX_PATTERN40];
  CPLX_PATTERN41_REG = ATTR[`DDRMC5__CPLX_PATTERN41];
  CPLX_PATTERN42_REG = ATTR[`DDRMC5__CPLX_PATTERN42];
  CPLX_PATTERN43_REG = ATTR[`DDRMC5__CPLX_PATTERN43];
  CPLX_PATTERN44_REG = ATTR[`DDRMC5__CPLX_PATTERN44];
  CPLX_PATTERN45_REG = ATTR[`DDRMC5__CPLX_PATTERN45];
  CPLX_PATTERN46_REG = ATTR[`DDRMC5__CPLX_PATTERN46];
  CPLX_PATTERN47_REG = ATTR[`DDRMC5__CPLX_PATTERN47];
  CPLX_PATTERN48_REG = ATTR[`DDRMC5__CPLX_PATTERN48];
  CPLX_PATTERN49_REG = ATTR[`DDRMC5__CPLX_PATTERN49];
  CPLX_PATTERN4_REG = ATTR[`DDRMC5__CPLX_PATTERN4];
  CPLX_PATTERN50_REG = ATTR[`DDRMC5__CPLX_PATTERN50];
  CPLX_PATTERN51_REG = ATTR[`DDRMC5__CPLX_PATTERN51];
  CPLX_PATTERN52_REG = ATTR[`DDRMC5__CPLX_PATTERN52];
  CPLX_PATTERN53_REG = ATTR[`DDRMC5__CPLX_PATTERN53];
  CPLX_PATTERN54_REG = ATTR[`DDRMC5__CPLX_PATTERN54];
  CPLX_PATTERN55_REG = ATTR[`DDRMC5__CPLX_PATTERN55];
  CPLX_PATTERN56_REG = ATTR[`DDRMC5__CPLX_PATTERN56];
  CPLX_PATTERN57_REG = ATTR[`DDRMC5__CPLX_PATTERN57];
  CPLX_PATTERN58_REG = ATTR[`DDRMC5__CPLX_PATTERN58];
  CPLX_PATTERN59_REG = ATTR[`DDRMC5__CPLX_PATTERN59];
  CPLX_PATTERN5_REG = ATTR[`DDRMC5__CPLX_PATTERN5];
  CPLX_PATTERN60_REG = ATTR[`DDRMC5__CPLX_PATTERN60];
  CPLX_PATTERN61_REG = ATTR[`DDRMC5__CPLX_PATTERN61];
  CPLX_PATTERN62_REG = ATTR[`DDRMC5__CPLX_PATTERN62];
  CPLX_PATTERN63_REG = ATTR[`DDRMC5__CPLX_PATTERN63];
  CPLX_PATTERN64_REG = ATTR[`DDRMC5__CPLX_PATTERN64];
  CPLX_PATTERN65_REG = ATTR[`DDRMC5__CPLX_PATTERN65];
  CPLX_PATTERN66_REG = ATTR[`DDRMC5__CPLX_PATTERN66];
  CPLX_PATTERN67_REG = ATTR[`DDRMC5__CPLX_PATTERN67];
  CPLX_PATTERN68_REG = ATTR[`DDRMC5__CPLX_PATTERN68];
  CPLX_PATTERN69_REG = ATTR[`DDRMC5__CPLX_PATTERN69];
  CPLX_PATTERN6_REG = ATTR[`DDRMC5__CPLX_PATTERN6];
  CPLX_PATTERN70_REG = ATTR[`DDRMC5__CPLX_PATTERN70];
  CPLX_PATTERN71_REG = ATTR[`DDRMC5__CPLX_PATTERN71];
  CPLX_PATTERN72_REG = ATTR[`DDRMC5__CPLX_PATTERN72];
  CPLX_PATTERN73_REG = ATTR[`DDRMC5__CPLX_PATTERN73];
  CPLX_PATTERN74_REG = ATTR[`DDRMC5__CPLX_PATTERN74];
  CPLX_PATTERN75_REG = ATTR[`DDRMC5__CPLX_PATTERN75];
  CPLX_PATTERN76_REG = ATTR[`DDRMC5__CPLX_PATTERN76];
  CPLX_PATTERN77_REG = ATTR[`DDRMC5__CPLX_PATTERN77];
  CPLX_PATTERN78_REG = ATTR[`DDRMC5__CPLX_PATTERN78];
  CPLX_PATTERN79_REG = ATTR[`DDRMC5__CPLX_PATTERN79];
  CPLX_PATTERN7_REG = ATTR[`DDRMC5__CPLX_PATTERN7];
  CPLX_PATTERN80_REG = ATTR[`DDRMC5__CPLX_PATTERN80];
  CPLX_PATTERN81_REG = ATTR[`DDRMC5__CPLX_PATTERN81];
  CPLX_PATTERN82_REG = ATTR[`DDRMC5__CPLX_PATTERN82];
  CPLX_PATTERN83_REG = ATTR[`DDRMC5__CPLX_PATTERN83];
  CPLX_PATTERN84_REG = ATTR[`DDRMC5__CPLX_PATTERN84];
  CPLX_PATTERN85_REG = ATTR[`DDRMC5__CPLX_PATTERN85];
  CPLX_PATTERN86_REG = ATTR[`DDRMC5__CPLX_PATTERN86];
  CPLX_PATTERN87_REG = ATTR[`DDRMC5__CPLX_PATTERN87];
  CPLX_PATTERN88_REG = ATTR[`DDRMC5__CPLX_PATTERN88];
  CPLX_PATTERN89_REG = ATTR[`DDRMC5__CPLX_PATTERN89];
  CPLX_PATTERN8_REG = ATTR[`DDRMC5__CPLX_PATTERN8];
  CPLX_PATTERN90_REG = ATTR[`DDRMC5__CPLX_PATTERN90];
  CPLX_PATTERN91_REG = ATTR[`DDRMC5__CPLX_PATTERN91];
  CPLX_PATTERN92_REG = ATTR[`DDRMC5__CPLX_PATTERN92];
  CPLX_PATTERN93_REG = ATTR[`DDRMC5__CPLX_PATTERN93];
  CPLX_PATTERN94_REG = ATTR[`DDRMC5__CPLX_PATTERN94];
  CPLX_PATTERN95_REG = ATTR[`DDRMC5__CPLX_PATTERN95];
  CPLX_PATTERN96_REG = ATTR[`DDRMC5__CPLX_PATTERN96];
  CPLX_PATTERN97_REG = ATTR[`DDRMC5__CPLX_PATTERN97];
  CPLX_PATTERN98_REG = ATTR[`DDRMC5__CPLX_PATTERN98];
  CPLX_PATTERN99_REG = ATTR[`DDRMC5__CPLX_PATTERN99];
  CPLX_PATTERN9_REG = ATTR[`DDRMC5__CPLX_PATTERN9];
  CRYPTO_TRSS_CONFIG2_REG = ATTR[`DDRMC5__CRYPTO_TRSS_CONFIG2];
  CRYPTO_TRSS_CONFIG_REG = ATTR[`DDRMC5__CRYPTO_TRSS_CONFIG];
  CRYPTO_TRSS_PSTR0_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR0];
  CRYPTO_TRSS_PSTR10_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR10];
  CRYPTO_TRSS_PSTR11_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR11];
  CRYPTO_TRSS_PSTR1_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR1];
  CRYPTO_TRSS_PSTR2_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR2];
  CRYPTO_TRSS_PSTR3_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR3];
  CRYPTO_TRSS_PSTR4_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR4];
  CRYPTO_TRSS_PSTR5_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR5];
  CRYPTO_TRSS_PSTR6_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR6];
  CRYPTO_TRSS_PSTR7_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR7];
  CRYPTO_TRSS_PSTR8_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR8];
  CRYPTO_TRSS_PSTR9_REG = ATTR[`DDRMC5__CRYPTO_TRSS_PSTR9];
  DBG_TRIGGER_REG = ATTR[`DDRMC5__DBG_TRIGGER];
  DDR5_READ_LFSR_CFG_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_CFG];
  DDR5_READ_LFSR_INVERT_31_0_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_INVERT_31_0];
  DDR5_READ_LFSR_INVERT_39_32_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_INVERT_39_32];
  DDR5_READ_LFSR_OPT_31_0_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_OPT_31_0];
  DDR5_READ_LFSR_OPT_39_32_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_OPT_39_32];
  DDR5_READ_LFSR_PAT_31_0_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_PAT_31_0];
  DDR5_READ_LFSR_PAT_39_32_REG = ATTR[`DDRMC5__DDR5_READ_LFSR_PAT_39_32];
  DDR5_SPARE_DYN_CFG0_REG = ATTR[`DDRMC5__DDR5_SPARE_DYN_CFG0];
  DDR5_SPARE_STA_CFG0_REG = ATTR[`DDRMC5__DDR5_SPARE_STA_CFG0];
  EXMON_CLR_EXE_REG = ATTR[`DDRMC5__EXMON_CLR_EXE];
  FIFO_RDEN_REG = ATTR[`DDRMC5__FIFO_RDEN];
  LP5_MRS_BIT_MUX_BYTE0_REG = ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE0];
  LP5_MRS_BIT_MUX_BYTE1_REG = ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE1];
  LP5_MRS_BIT_MUX_BYTE2_REG = ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE2];
  LP5_MRS_BIT_MUX_BYTE3_REG = ATTR[`DDRMC5__LP5_MRS_BIT_MUX_BYTE3];
  PHY_RANK_READ_OVERRIDE_REG = ATTR[`DDRMC5__PHY_RANK_READ_OVERRIDE];
  PHY_RANK_WRITE_OVERRIDE_REG = ATTR[`DDRMC5__PHY_RANK_WRITE_OVERRIDE];
  PHY_RDEN0_REG = ATTR[`DDRMC5__PHY_RDEN0];
  PHY_RDEN1_REG = ATTR[`DDRMC5__PHY_RDEN1];
  PHY_RDEN2_REG = ATTR[`DDRMC5__PHY_RDEN2];
  PHY_RDEN3_REG = ATTR[`DDRMC5__PHY_RDEN3];
  PHY_RDEN4_REG = ATTR[`DDRMC5__PHY_RDEN4];
  PHY_RDEN5_REG = ATTR[`DDRMC5__PHY_RDEN5];
  PHY_RDEN6_REG = ATTR[`DDRMC5__PHY_RDEN6];
  PHY_RDEN7_REG = ATTR[`DDRMC5__PHY_RDEN7];
  PHY_RDEN8_REG = ATTR[`DDRMC5__PHY_RDEN8];
  PHY_RDEN9_REG = ATTR[`DDRMC5__PHY_RDEN9];
  POWER_MANAGEMENT_REG = ATTR[`DDRMC5__POWER_MANAGEMENT];
  PRBS_MAX_LOOPS_REG = ATTR[`DDRMC5__PRBS_MAX_LOOPS];
  PRBS_MAX_ROW_COL_REG = ATTR[`DDRMC5__PRBS_MAX_ROW_COL];
  PRBS_SEED0_REG = ATTR[`DDRMC5__PRBS_SEED0];
  PRBS_SEED1_REG = ATTR[`DDRMC5__PRBS_SEED1];
  PRBS_SEED2_REG = ATTR[`DDRMC5__PRBS_SEED2];
  PRBS_SEED3_REG = ATTR[`DDRMC5__PRBS_SEED3];
  PRBS_SEED4_REG = ATTR[`DDRMC5__PRBS_SEED4];
  PRBS_SEED5_REG = ATTR[`DDRMC5__PRBS_SEED5];
  PRBS_SEED6_REG = ATTR[`DDRMC5__PRBS_SEED6];
  PRBS_SEED7_REG = ATTR[`DDRMC5__PRBS_SEED7];
  PRBS_SEED8_REG = ATTR[`DDRMC5__PRBS_SEED8];
  PRBS_TREF_REG = ATTR[`DDRMC5__PRBS_TREF];
  RAM_ERR_EN_REG = ATTR[`DDRMC5__RAM_ERR_EN];
  RAM_SETTING_RF2PHS_REG = ATTR[`DDRMC5__RAM_SETTING_RF2PHS];
  RAM_SETTING_RFSPHD_REG = ATTR[`DDRMC5__RAM_SETTING_RFSPHD];
  RAM_SETTING_SRSPHD_REG = ATTR[`DDRMC5__RAM_SETTING_SRSPHD];
  READ_DATA_EARLY_ID_REG = ATTR[`DDRMC5__READ_DATA_EARLY_ID];
  REG_ADEC0_REG = ATTR[`DDRMC5__REG_ADEC0];
  REG_ADEC10_REG = ATTR[`DDRMC5__REG_ADEC10];
  REG_ADEC11_REG = ATTR[`DDRMC5__REG_ADEC11];
  REG_ADEC12_REG = ATTR[`DDRMC5__REG_ADEC12];
  REG_ADEC13_REG = ATTR[`DDRMC5__REG_ADEC13];
  REG_ADEC14_REG = ATTR[`DDRMC5__REG_ADEC14];
  REG_ADEC15_REG = ATTR[`DDRMC5__REG_ADEC15];
  REG_ADEC16_REG = ATTR[`DDRMC5__REG_ADEC16];
  REG_ADEC1_REG = ATTR[`DDRMC5__REG_ADEC1];
  REG_ADEC2_REG = ATTR[`DDRMC5__REG_ADEC2];
  REG_ADEC3_REG = ATTR[`DDRMC5__REG_ADEC3];
  REG_ADEC4_REG = ATTR[`DDRMC5__REG_ADEC4];
  REG_ADEC5_REG = ATTR[`DDRMC5__REG_ADEC5];
  REG_ADEC6_REG = ATTR[`DDRMC5__REG_ADEC6];
  REG_ADEC7_REG = ATTR[`DDRMC5__REG_ADEC7];
  REG_ADEC8_REG = ATTR[`DDRMC5__REG_ADEC8];
  REG_ADEC9_REG = ATTR[`DDRMC5__REG_ADEC9];
  REG_ADEC_CHK0_REG = ATTR[`DDRMC5__REG_ADEC_CHK0];
  REG_ADEC_CHK1_REG = ATTR[`DDRMC5__REG_ADEC_CHK1];
  REG_ADEC_CHK2_REG = ATTR[`DDRMC5__REG_ADEC_CHK2];
  REG_ADEC_CHK3_REG = ATTR[`DDRMC5__REG_ADEC_CHK3];
  REG_ADEC_ILC_REG = ATTR[`DDRMC5__REG_ADEC_ILC];
  REG_ADEC_MEMFILL0_HIGH_REG = ATTR[`DDRMC5__REG_ADEC_MEMFILL0_HIGH];
  REG_ADEC_MEMFILL0_LOW_REG = ATTR[`DDRMC5__REG_ADEC_MEMFILL0_LOW];
  REG_ADEC_MEMFILL1_HIGH_REG = ATTR[`DDRMC5__REG_ADEC_MEMFILL1_HIGH];
  REG_ADEC_MEMFILL1_LOW_REG = ATTR[`DDRMC5__REG_ADEC_MEMFILL1_LOW];
  REG_AUTH_FAILURE_REG = ATTR[`DDRMC5__REG_AUTH_FAILURE];
  REG_CLKMON_REG = ATTR[`DDRMC5__REG_CLKMON];
  REG_CMDQ_BER_RATE_CTRL_REG = ATTR[`DDRMC5__REG_CMDQ_BER_RATE_CTRL];
  REG_CMDQ_BEW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_CMDQ_BEW_RATE_CTRL];
  REG_CMDQ_ISR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_CMDQ_ISR_RATE_CTRL];
  REG_CMDQ_ISW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_CMDQ_ISW_RATE_CTRL];
  REG_CMDQ_LLR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_CMDQ_LLR_RATE_CTRL];
  REG_COM_1_REG = ATTR[`DDRMC5__REG_COM_1];
  REG_COM_2_REG = ATTR[`DDRMC5__REG_COM_2];
  REG_COM_3_REG = ATTR[`DDRMC5__REG_COM_3];
  REG_COM_6_REG = ATTR[`DDRMC5__REG_COM_6];
  REG_CONFIG0_REG = ATTR[`DDRMC5__REG_CONFIG0];
  REG_CONFIG1_REG = ATTR[`DDRMC5__REG_CONFIG1];
  REG_CONFIG2_REG = ATTR[`DDRMC5__REG_CONFIG2];
  REG_CONFIG3_REG = ATTR[`DDRMC5__REG_CONFIG3];
  REG_CONFIG4_REG = ATTR[`DDRMC5__REG_CONFIG4];
  REG_CRP_ARB_REG = ATTR[`DDRMC5__REG_CRP_ARB];
  REG_CRYPTO_CTRL_REG = ATTR[`DDRMC5__REG_CRYPTO_CTRL];
  REG_CRYPTO_GCM_BM_REG = ATTR[`DDRMC5__REG_CRYPTO_GCM_BM];
  REG_CRYPTO_KEY_GEN_REG = ATTR[`DDRMC5__REG_CRYPTO_KEY_GEN];
  REG_CRYPTO_QOS_REG = ATTR[`DDRMC5__REG_CRYPTO_QOS];
  REG_CRYPTO_REKEY_REG = ATTR[`DDRMC5__REG_CRYPTO_REKEY];
  REG_CRYPTO_XTS_BM_REG = ATTR[`DDRMC5__REG_CRYPTO_XTS_BM];
  REG_DRAM_ARB_REG = ATTR[`DDRMC5__REG_DRAM_ARB];
  REG_ERR_FATAL_EN_REG = ATTR[`DDRMC5__REG_ERR_FATAL_EN];
  REG_ERR_NON_FATAL_EN_REG = ATTR[`DDRMC5__REG_ERR_NON_FATAL_EN];
  REG_GCM0_REG = ATTR[`DDRMC5__REG_GCM0];
  REG_GCM10_REG = ATTR[`DDRMC5__REG_GCM10];
  REG_GCM11_REG = ATTR[`DDRMC5__REG_GCM11];
  REG_GCM12_REG = ATTR[`DDRMC5__REG_GCM12];
  REG_GCM13_REG = ATTR[`DDRMC5__REG_GCM13];
  REG_GCM14_REG = ATTR[`DDRMC5__REG_GCM14];
  REG_GCM15_REG = ATTR[`DDRMC5__REG_GCM15];
  REG_GCM1_REG = ATTR[`DDRMC5__REG_GCM1];
  REG_GCM2_REG = ATTR[`DDRMC5__REG_GCM2];
  REG_GCM3_REG = ATTR[`DDRMC5__REG_GCM3];
  REG_GCM4_REG = ATTR[`DDRMC5__REG_GCM4];
  REG_GCM5_REG = ATTR[`DDRMC5__REG_GCM5];
  REG_GCM6_REG = ATTR[`DDRMC5__REG_GCM6];
  REG_GCM7_REG = ATTR[`DDRMC5__REG_GCM7];
  REG_GCM8_REG = ATTR[`DDRMC5__REG_GCM8];
  REG_GCM9_REG = ATTR[`DDRMC5__REG_GCM9];
  REG_GCM_ILC_REG = ATTR[`DDRMC5__REG_GCM_ILC];
  REG_KAT_ZEROIZE_REG = ATTR[`DDRMC5__REG_KAT_ZEROIZE];
  REG_KEY_SCRUB_REG = ATTR[`DDRMC5__REG_KEY_SCRUB];
  REG_META_C_SCRUB_REG = ATTR[`DDRMC5__REG_META_C_SCRUB];
  REG_MRS_0_REG = ATTR[`DDRMC5__REG_MRS_0];
  REG_MRS_1_REG = ATTR[`DDRMC5__REG_MRS_1];
  REG_MRS_2_REG = ATTR[`DDRMC5__REG_MRS_2];
  REG_MRS_7_REG = ATTR[`DDRMC5__REG_MRS_7];
  REG_NSU0_PORT_REG = ATTR[`DDRMC5__REG_NSU0_PORT];
  REG_NSU1_PORT_REG = ATTR[`DDRMC5__REG_NSU1_PORT];
  REG_NSU_0_EGR_REG = ATTR[`DDRMC5__REG_NSU_0_EGR];
  REG_NSU_0_ING_REG = ATTR[`DDRMC5__REG_NSU_0_ING];
  REG_NSU_0_R_EGR_REG = ATTR[`DDRMC5__REG_NSU_0_R_EGR];
  REG_NSU_0_W_EGR_REG = ATTR[`DDRMC5__REG_NSU_0_W_EGR];
  REG_NSU_1_EGR_REG = ATTR[`DDRMC5__REG_NSU_1_EGR];
  REG_NSU_1_ING_REG = ATTR[`DDRMC5__REG_NSU_1_ING];
  REG_NSU_1_R_EGR_REG = ATTR[`DDRMC5__REG_NSU_1_R_EGR];
  REG_NSU_1_W_EGR_REG = ATTR[`DDRMC5__REG_NSU_1_W_EGR];
  REG_P0_BER_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P0_BER_RATE_CTRL];
  REG_P0_BEW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P0_BEW_RATE_CTRL];
  REG_P0_ISR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P0_ISR_RATE_CTRL];
  REG_P0_ISW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P0_ISW_RATE_CTRL];
  REG_P0_LLR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P0_LLR_RATE_CTRL];
  REG_P1_BER_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P1_BER_RATE_CTRL];
  REG_P1_BEW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P1_BEW_RATE_CTRL];
  REG_P1_ISR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P1_ISR_RATE_CTRL];
  REG_P1_ISW_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P1_ISW_RATE_CTRL];
  REG_P1_LLR_RATE_CTRL_REG = ATTR[`DDRMC5__REG_P1_LLR_RATE_CTRL];
  REG_PINOUT_ADDR_MUX_0_REG = ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_0];
  REG_PINOUT_ADDR_MUX_1_REG = ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_1];
  REG_PINOUT_ADDR_MUX_2_REG = ATTR[`DDRMC5__REG_PINOUT_ADDR_MUX_2];
  REG_PINOUT_REG = ATTR[`DDRMC5__REG_PINOUT];
  REG_PT_CONFIG_REG = ATTR[`DDRMC5__REG_PT_CONFIG];
  REG_QOS0_REG = ATTR[`DDRMC5__REG_QOS0];
  REG_QOS1_REG = ATTR[`DDRMC5__REG_QOS1];
  REG_QOS2_REG = ATTR[`DDRMC5__REG_QOS2];
  REG_QOS_RATE_CTRL_SCALE_REG = ATTR[`DDRMC5__REG_QOS_RATE_CTRL_SCALE];
  REG_QOS_TIMEOUT0_REG = ATTR[`DDRMC5__REG_QOS_TIMEOUT0];
  REG_QOS_TIMEOUT1_REG = ATTR[`DDRMC5__REG_QOS_TIMEOUT1];
  REG_QOS_TIMEOUT2_REG = ATTR[`DDRMC5__REG_QOS_TIMEOUT2];
  REG_RATE_CTRL_SCALE_REG = ATTR[`DDRMC5__REG_RATE_CTRL_SCALE];
  REG_RD_CONFIG_REG = ATTR[`DDRMC5__REG_RD_CONFIG];
  REG_RD_DRR_TKN_P0_REG = ATTR[`DDRMC5__REG_RD_DRR_TKN_P0];
  REG_RD_DRR_TKN_P1_REG = ATTR[`DDRMC5__REG_RD_DRR_TKN_P1];
  REG_REF_0_REG = ATTR[`DDRMC5__REG_REF_0];
  REG_REF_1_REG = ATTR[`DDRMC5__REG_REF_1];
  REG_REF_2_REG = ATTR[`DDRMC5__REG_REF_2];
  REG_REF_3_REG = ATTR[`DDRMC5__REG_REF_3];
  REG_REF_4_REG = ATTR[`DDRMC5__REG_REF_4];
  REG_REF_5_REG = ATTR[`DDRMC5__REG_REF_5];
  REG_REF_6_REG = ATTR[`DDRMC5__REG_REF_6];
  REG_REKEY_CTRL_REG = ATTR[`DDRMC5__REG_REKEY_CTRL];
  REG_RETRY_0_REG = ATTR[`DDRMC5__REG_RETRY_0];
  REG_RETRY_1_REG = ATTR[`DDRMC5__REG_RETRY_1];
  REG_RETRY_2_REG = ATTR[`DDRMC5__REG_RETRY_2];
  REG_RFM_1_REG = ATTR[`DDRMC5__REG_RFM_1];
  REG_RFM_REG = ATTR[`DDRMC5__REG_RFM];
  REG_SAFE_CONFIG0_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG0];
  REG_SAFE_CONFIG10_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG10];
  REG_SAFE_CONFIG11_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG11];
  REG_SAFE_CONFIG12_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG12];
  REG_SAFE_CONFIG13_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG13];
  REG_SAFE_CONFIG14_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG14];
  REG_SAFE_CONFIG15_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG15];
  REG_SAFE_CONFIG1_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG1];
  REG_SAFE_CONFIG2_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG2];
  REG_SAFE_CONFIG3_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG3];
  REG_SAFE_CONFIG4_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG4];
  REG_SAFE_CONFIG5_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG5];
  REG_SAFE_CONFIG6_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG6];
  REG_SAFE_CONFIG7_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG7];
  REG_SAFE_CONFIG8_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG8];
  REG_SAFE_CONFIG9_REG = ATTR[`DDRMC5__REG_SAFE_CONFIG9];
  REG_SAFE_MUX_REG = ATTR[`DDRMC5__REG_SAFE_MUX];
  REG_SCRUB_ADDR_RANGE_HI_REG = ATTR[`DDRMC5__REG_SCRUB_ADDR_RANGE_HI];
  REG_SCRUB_ADDR_RANGE_LO_REG = ATTR[`DDRMC5__REG_SCRUB_ADDR_RANGE_LO];
  REG_SCRUB_BASE_ADDR_HI_REG = ATTR[`DDRMC5__REG_SCRUB_BASE_ADDR_HI];
  REG_SCRUB_BASE_ADDR_LO_REG = ATTR[`DDRMC5__REG_SCRUB_BASE_ADDR_LO];
  REG_SCRUB_CONFIG_REG = ATTR[`DDRMC5__REG_SCRUB_CONFIG];
  REG_SCRUB_DEBUG_MODE_REG = ATTR[`DDRMC5__REG_SCRUB_DEBUG_MODE];
  REG_SCRUB_INTVL_REG = ATTR[`DDRMC5__REG_SCRUB_INTVL];
  REG_SCRUB_OTF_REG = ATTR[`DDRMC5__REG_SCRUB_OTF];
  REG_SCRUB_PER_RD_REG = ATTR[`DDRMC5__REG_SCRUB_PER_RD];
  REG_SCRUB_TAP_REG = ATTR[`DDRMC5__REG_SCRUB_TAP];
  REG_SCRUB_TO_REG = ATTR[`DDRMC5__REG_SCRUB_TO];
  REG_SCRUB_WAIT_REG = ATTR[`DDRMC5__REG_SCRUB_WAIT];
  REG_SND_AUTH_SCRUB_REG = ATTR[`DDRMC5__REG_SND_AUTH_SCRUB];
  REG_TIMER_FIFO_REG = ATTR[`DDRMC5__REG_TIMER_FIFO];
  REG_TXN_CONFIG_1_REG = ATTR[`DDRMC5__REG_TXN_CONFIG_1];
  REG_TXN_CONFIG_2_REG = ATTR[`DDRMC5__REG_TXN_CONFIG_2];
  REG_TXN_CONFIG_3_REG = ATTR[`DDRMC5__REG_TXN_CONFIG_3];
  REG_TXN_CONFIG_REG = ATTR[`DDRMC5__REG_TXN_CONFIG];
  REG_WR_CONFIG_REG = ATTR[`DDRMC5__REG_WR_CONFIG];
  REG_WR_DRR_TKN_P0_REG = ATTR[`DDRMC5__REG_WR_DRR_TKN_P0];
  REG_WR_DRR_TKN_P1_REG = ATTR[`DDRMC5__REG_WR_DRR_TKN_P1];
  TRSS_TIMEOUT_REG = ATTR[`DDRMC5__TRSS_TIMEOUT];
  TXNQ_ENTRY_COUNT_MODE_REG = ATTR[`DDRMC5__TXNQ_ENTRY_COUNT_MODE];
  TXNQ_RD_PRIORITY_REG = ATTR[`DDRMC5__TXNQ_RD_PRIORITY];
  TXNQ_WR_PRIORITY_REG = ATTR[`DDRMC5__TXNQ_WR_PRIORITY];
  UB_CLK_MUX_REG = ATTR[`DDRMC5__UB_CLK_MUX];
  X5PHYIO_STARTUP_REG = ATTR[`DDRMC5__X5PHYIO_STARTUP];
  XMPU_CONFIG0_REG = ATTR[`DDRMC5__XMPU_CONFIG0];
  XMPU_CONFIG10_REG = ATTR[`DDRMC5__XMPU_CONFIG10];
  XMPU_CONFIG11_REG = ATTR[`DDRMC5__XMPU_CONFIG11];
  XMPU_CONFIG12_REG = ATTR[`DDRMC5__XMPU_CONFIG12];
  XMPU_CONFIG13_REG = ATTR[`DDRMC5__XMPU_CONFIG13];
  XMPU_CONFIG14_REG = ATTR[`DDRMC5__XMPU_CONFIG14];
  XMPU_CONFIG15_REG = ATTR[`DDRMC5__XMPU_CONFIG15];
  XMPU_CONFIG1_REG = ATTR[`DDRMC5__XMPU_CONFIG1];
  XMPU_CONFIG2_REG = ATTR[`DDRMC5__XMPU_CONFIG2];
  XMPU_CONFIG3_REG = ATTR[`DDRMC5__XMPU_CONFIG3];
  XMPU_CONFIG4_REG = ATTR[`DDRMC5__XMPU_CONFIG4];
  XMPU_CONFIG5_REG = ATTR[`DDRMC5__XMPU_CONFIG5];
  XMPU_CONFIG6_REG = ATTR[`DDRMC5__XMPU_CONFIG6];
  XMPU_CONFIG7_REG = ATTR[`DDRMC5__XMPU_CONFIG7];
  XMPU_CONFIG8_REG = ATTR[`DDRMC5__XMPU_CONFIG8];
  XMPU_CONFIG9_REG = ATTR[`DDRMC5__XMPU_CONFIG9];
  XMPU_CRPTO_CFG0_0_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_0];
  XMPU_CRPTO_CFG0_10_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_10];
  XMPU_CRPTO_CFG0_11_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_11];
  XMPU_CRPTO_CFG0_12_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_12];
  XMPU_CRPTO_CFG0_13_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_13];
  XMPU_CRPTO_CFG0_14_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_14];
  XMPU_CRPTO_CFG0_15_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_15];
  XMPU_CRPTO_CFG0_1_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_1];
  XMPU_CRPTO_CFG0_2_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_2];
  XMPU_CRPTO_CFG0_3_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_3];
  XMPU_CRPTO_CFG0_4_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_4];
  XMPU_CRPTO_CFG0_5_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_5];
  XMPU_CRPTO_CFG0_6_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_6];
  XMPU_CRPTO_CFG0_7_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_7];
  XMPU_CRPTO_CFG0_8_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_8];
  XMPU_CRPTO_CFG0_9_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG0_9];
  XMPU_CRPTO_CFG1_0_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_0];
  XMPU_CRPTO_CFG1_10_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_10];
  XMPU_CRPTO_CFG1_11_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_11];
  XMPU_CRPTO_CFG1_12_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_12];
  XMPU_CRPTO_CFG1_13_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_13];
  XMPU_CRPTO_CFG1_14_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_14];
  XMPU_CRPTO_CFG1_15_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_15];
  XMPU_CRPTO_CFG1_1_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_1];
  XMPU_CRPTO_CFG1_2_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_2];
  XMPU_CRPTO_CFG1_3_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_3];
  XMPU_CRPTO_CFG1_4_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_4];
  XMPU_CRPTO_CFG1_5_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_5];
  XMPU_CRPTO_CFG1_6_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_6];
  XMPU_CRPTO_CFG1_7_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_7];
  XMPU_CRPTO_CFG1_8_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_8];
  XMPU_CRPTO_CFG1_9_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG1_9];
  XMPU_CRPTO_CFG2_0_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_0];
  XMPU_CRPTO_CFG2_10_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_10];
  XMPU_CRPTO_CFG2_11_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_11];
  XMPU_CRPTO_CFG2_12_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_12];
  XMPU_CRPTO_CFG2_13_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_13];
  XMPU_CRPTO_CFG2_14_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_14];
  XMPU_CRPTO_CFG2_15_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_15];
  XMPU_CRPTO_CFG2_1_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_1];
  XMPU_CRPTO_CFG2_2_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_2];
  XMPU_CRPTO_CFG2_3_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_3];
  XMPU_CRPTO_CFG2_4_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_4];
  XMPU_CRPTO_CFG2_5_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_5];
  XMPU_CRPTO_CFG2_6_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_6];
  XMPU_CRPTO_CFG2_7_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_7];
  XMPU_CRPTO_CFG2_8_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_8];
  XMPU_CRPTO_CFG2_9_REG = ATTR[`DDRMC5__XMPU_CRPTO_CFG2_9];
  XMPU_CTRL_REG = ATTR[`DDRMC5__XMPU_CTRL];
  XMPU_END_HI0_REG = ATTR[`DDRMC5__XMPU_END_HI0];
  XMPU_END_HI10_REG = ATTR[`DDRMC5__XMPU_END_HI10];
  XMPU_END_HI11_REG = ATTR[`DDRMC5__XMPU_END_HI11];
  XMPU_END_HI12_REG = ATTR[`DDRMC5__XMPU_END_HI12];
  XMPU_END_HI13_REG = ATTR[`DDRMC5__XMPU_END_HI13];
  XMPU_END_HI14_REG = ATTR[`DDRMC5__XMPU_END_HI14];
  XMPU_END_HI15_REG = ATTR[`DDRMC5__XMPU_END_HI15];
  XMPU_END_HI1_REG = ATTR[`DDRMC5__XMPU_END_HI1];
  XMPU_END_HI2_REG = ATTR[`DDRMC5__XMPU_END_HI2];
  XMPU_END_HI3_REG = ATTR[`DDRMC5__XMPU_END_HI3];
  XMPU_END_HI4_REG = ATTR[`DDRMC5__XMPU_END_HI4];
  XMPU_END_HI5_REG = ATTR[`DDRMC5__XMPU_END_HI5];
  XMPU_END_HI6_REG = ATTR[`DDRMC5__XMPU_END_HI6];
  XMPU_END_HI7_REG = ATTR[`DDRMC5__XMPU_END_HI7];
  XMPU_END_HI8_REG = ATTR[`DDRMC5__XMPU_END_HI8];
  XMPU_END_HI9_REG = ATTR[`DDRMC5__XMPU_END_HI9];
  XMPU_END_LO0_REG = ATTR[`DDRMC5__XMPU_END_LO0];
  XMPU_END_LO10_REG = ATTR[`DDRMC5__XMPU_END_LO10];
  XMPU_END_LO11_REG = ATTR[`DDRMC5__XMPU_END_LO11];
  XMPU_END_LO12_REG = ATTR[`DDRMC5__XMPU_END_LO12];
  XMPU_END_LO13_REG = ATTR[`DDRMC5__XMPU_END_LO13];
  XMPU_END_LO14_REG = ATTR[`DDRMC5__XMPU_END_LO14];
  XMPU_END_LO15_REG = ATTR[`DDRMC5__XMPU_END_LO15];
  XMPU_END_LO1_REG = ATTR[`DDRMC5__XMPU_END_LO1];
  XMPU_END_LO2_REG = ATTR[`DDRMC5__XMPU_END_LO2];
  XMPU_END_LO3_REG = ATTR[`DDRMC5__XMPU_END_LO3];
  XMPU_END_LO4_REG = ATTR[`DDRMC5__XMPU_END_LO4];
  XMPU_END_LO5_REG = ATTR[`DDRMC5__XMPU_END_LO5];
  XMPU_END_LO6_REG = ATTR[`DDRMC5__XMPU_END_LO6];
  XMPU_END_LO7_REG = ATTR[`DDRMC5__XMPU_END_LO7];
  XMPU_END_LO8_REG = ATTR[`DDRMC5__XMPU_END_LO8];
  XMPU_END_LO9_REG = ATTR[`DDRMC5__XMPU_END_LO9];
  XMPU_MASTER0_REG = ATTR[`DDRMC5__XMPU_MASTER0];
  XMPU_MASTER10_REG = ATTR[`DDRMC5__XMPU_MASTER10];
  XMPU_MASTER11_REG = ATTR[`DDRMC5__XMPU_MASTER11];
  XMPU_MASTER12_REG = ATTR[`DDRMC5__XMPU_MASTER12];
  XMPU_MASTER13_REG = ATTR[`DDRMC5__XMPU_MASTER13];
  XMPU_MASTER14_REG = ATTR[`DDRMC5__XMPU_MASTER14];
  XMPU_MASTER15_REG = ATTR[`DDRMC5__XMPU_MASTER15];
  XMPU_MASTER1_REG = ATTR[`DDRMC5__XMPU_MASTER1];
  XMPU_MASTER2_REG = ATTR[`DDRMC5__XMPU_MASTER2];
  XMPU_MASTER3_REG = ATTR[`DDRMC5__XMPU_MASTER3];
  XMPU_MASTER4_REG = ATTR[`DDRMC5__XMPU_MASTER4];
  XMPU_MASTER5_REG = ATTR[`DDRMC5__XMPU_MASTER5];
  XMPU_MASTER6_REG = ATTR[`DDRMC5__XMPU_MASTER6];
  XMPU_MASTER7_REG = ATTR[`DDRMC5__XMPU_MASTER7];
  XMPU_MASTER8_REG = ATTR[`DDRMC5__XMPU_MASTER8];
  XMPU_MASTER9_REG = ATTR[`DDRMC5__XMPU_MASTER9];
  XMPU_START_HI0_REG = ATTR[`DDRMC5__XMPU_START_HI0];
  XMPU_START_HI10_REG = ATTR[`DDRMC5__XMPU_START_HI10];
  XMPU_START_HI11_REG = ATTR[`DDRMC5__XMPU_START_HI11];
  XMPU_START_HI12_REG = ATTR[`DDRMC5__XMPU_START_HI12];
  XMPU_START_HI13_REG = ATTR[`DDRMC5__XMPU_START_HI13];
  XMPU_START_HI14_REG = ATTR[`DDRMC5__XMPU_START_HI14];
  XMPU_START_HI15_REG = ATTR[`DDRMC5__XMPU_START_HI15];
  XMPU_START_HI1_REG = ATTR[`DDRMC5__XMPU_START_HI1];
  XMPU_START_HI2_REG = ATTR[`DDRMC5__XMPU_START_HI2];
  XMPU_START_HI3_REG = ATTR[`DDRMC5__XMPU_START_HI3];
  XMPU_START_HI4_REG = ATTR[`DDRMC5__XMPU_START_HI4];
  XMPU_START_HI5_REG = ATTR[`DDRMC5__XMPU_START_HI5];
  XMPU_START_HI6_REG = ATTR[`DDRMC5__XMPU_START_HI6];
  XMPU_START_HI7_REG = ATTR[`DDRMC5__XMPU_START_HI7];
  XMPU_START_HI8_REG = ATTR[`DDRMC5__XMPU_START_HI8];
  XMPU_START_HI9_REG = ATTR[`DDRMC5__XMPU_START_HI9];
  XMPU_START_LO0_REG = ATTR[`DDRMC5__XMPU_START_LO0];
  XMPU_START_LO10_REG = ATTR[`DDRMC5__XMPU_START_LO10];
  XMPU_START_LO11_REG = ATTR[`DDRMC5__XMPU_START_LO11];
  XMPU_START_LO12_REG = ATTR[`DDRMC5__XMPU_START_LO12];
  XMPU_START_LO13_REG = ATTR[`DDRMC5__XMPU_START_LO13];
  XMPU_START_LO14_REG = ATTR[`DDRMC5__XMPU_START_LO14];
  XMPU_START_LO15_REG = ATTR[`DDRMC5__XMPU_START_LO15];
  XMPU_START_LO1_REG = ATTR[`DDRMC5__XMPU_START_LO1];
  XMPU_START_LO2_REG = ATTR[`DDRMC5__XMPU_START_LO2];
  XMPU_START_LO3_REG = ATTR[`DDRMC5__XMPU_START_LO3];
  XMPU_START_LO4_REG = ATTR[`DDRMC5__XMPU_START_LO4];
  XMPU_START_LO5_REG = ATTR[`DDRMC5__XMPU_START_LO5];
  XMPU_START_LO6_REG = ATTR[`DDRMC5__XMPU_START_LO6];
  XMPU_START_LO7_REG = ATTR[`DDRMC5__XMPU_START_LO7];
  XMPU_START_LO8_REG = ATTR[`DDRMC5__XMPU_START_LO8];
  XMPU_START_LO9_REG = ATTR[`DDRMC5__XMPU_START_LO9];
  XPI_ADDR_CFG_REG = ATTR[`DDRMC5__XPI_ADDR_CFG];
  XPI_DQS_T_CNTRL_PREAMBLE0_REG = ATTR[`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE0];
  XPI_DQS_T_CNTRL_PREAMBLE1_REG = ATTR[`DDRMC5__XPI_DQS_T_CNTRL_PREAMBLE1];
  XPI_DQS_T_CNTRL_REG = ATTR[`DDRMC5__XPI_DQS_T_CNTRL];
  XPI_IBUF_DIS_OR_HS_RX_DIS_REG = ATTR[`DDRMC5__XPI_IBUF_DIS_OR_HS_RX_DIS];
  XPI_MAP_AC_TIE_OFF_REG = ATTR[`DDRMC5__XPI_MAP_AC_TIE_OFF];
  XPI_MAP_CS_OVERRIDE_CFG_REG = ATTR[`DDRMC5__XPI_MAP_CS_OVERRIDE_CFG];
  XPI_MAP_PD_EN_REG = ATTR[`DDRMC5__XPI_MAP_PD_EN];
  XPI_MRS_CONFIG_REG = ATTR[`DDRMC5__XPI_MRS_CONFIG];
  XPI_NON_TARGET_ODT_CFG_READ_REG = ATTR[`DDRMC5__XPI_NON_TARGET_ODT_CFG_READ];
  XPI_NON_TARGET_ODT_CFG_WRITE_REG = ATTR[`DDRMC5__XPI_NON_TARGET_ODT_CFG_WRITE];
  XPI_NON_TARGET_ODT_REG = ATTR[`DDRMC5__XPI_NON_TARGET_ODT];
  XPI_OE_ALL_NIB_REG = ATTR[`DDRMC5__XPI_OE_ALL_NIB];
  XPI_OE_CNTRL2_REG = ATTR[`DDRMC5__XPI_OE_CNTRL2];
  XPI_OE_CNTRL_PREAMBLE_REG = ATTR[`DDRMC5__XPI_OE_CNTRL_PREAMBLE];
  XPI_OE_CNTRL_REG = ATTR[`DDRMC5__XPI_OE_CNTRL];
  XPI_PMI_CONFIG_REG = ATTR[`DDRMC5__XPI_PMI_CONFIG];
  XPI_READ_DBI_REG = ATTR[`DDRMC5__XPI_READ_DBI];
  XPI_READ_NIB_ENABLE_REG = ATTR[`DDRMC5__XPI_READ_NIB_ENABLE];
  XPI_READ_OFFSET_REG = ATTR[`DDRMC5__XPI_READ_OFFSET];
  XPI_WRDATA_ALL_NIB_REG = ATTR[`DDRMC5__XPI_WRDATA_ALL_NIB];
  XPI_WRITE_DM_DBI_REG = ATTR[`DDRMC5__XPI_WRITE_DM_DBI];
  XPI_WRITE_NIB_ENABLE_REG = ATTR[`DDRMC5__XPI_WRITE_NIB_ENABLE];
end

// procedures to override, read attribute values

task write_attr;
  input  [`DDRMC5_ADDR_SZ-1:0] addr;
  input  [`DDRMC5_DATA_SZ-1:0] data;
  begin
    ATTR[addr] = data;
    trig_attr = ~trig_attr; // to be removed
  end
endtask

function [`DDRMC5_DATA_SZ-1:0] read_attr;
  input  [`DDRMC5_ADDR_SZ-1:0] addr;
  begin
    read_attr = ATTR[addr];
  end
endfunction

task commit_attr;
  begin
trig_attr = ~trig_attr;
  end
endtask
