{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 01 14:50:47 2020 " "Info: Processing started: Thu Oct 01 14:50:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab3 -c lab3 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "read " "Info: Assuming node \"read\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "read" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "rom_ram " "Info: Assuming node \"rom_ram\" is an undefined clock" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "rom_ram" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst8 " "Info: Detected gated clock \"inst8\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 296 872 920 360 "inst8" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst6 " "Info: Detected gated clock \"inst6\" as buffer" {  } { { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 288 -136 -88 352 "inst6" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "buffer_block:inst1\|inst22 " "Info: Detected gated clock \"buffer_block:inst1\|inst22\" as buffer" {  } { { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "buffer_block:inst1\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2 memory ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5 197.39 MHz 5.066 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 197.39 MHz between source memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2\" and destination memory \"ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5\" (period= 5.066 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.132 ns + Longest memory memory " "Info: + Longest memory to memory delay is 1.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2 1 MEM M512_X36_Y4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y4; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.933 ns) + CELL(0.134 ns) 1.132 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5 2 MEM M512_X24_Y4 1 " "Info: 2: + IC(0.933 ns) + CELL(0.134 ns) = 1.132 ns; Loc. = M512_X24_Y4; Fanout = 1; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.067 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.199 ns ( 17.58 % ) " "Info: Total cell delay = 0.199 ns ( 17.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.933 ns ( 82.42 % ) " "Info: Total interconnect delay = 0.933 ns ( 82.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.132 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.933ns } { 0.065ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.772 ns - Smallest " "Info: - Smallest clock skew is -3.772 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.327 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 2.327 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.459 ns) 2.327 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5 3 MEM M512_X24_Y4 1 " "Info: 3: + IC(0.671 ns) + CELL(0.459 ns) = 2.327 ns; Loc. = M512_X24_Y4; Fanout = 1; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|ram_block1a0~porta_datain_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.130 ns" { CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.313 ns ( 56.42 % ) " "Info: Total cell delay = 1.313 ns ( 56.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 43.58 % ) " "Info: Total interconnect delay = 1.014 ns ( 43.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.099 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] 2 REG LCFF_X27_Y10_N7 4 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 4; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.419 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X27_Y10_N24 1 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.419 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 5.024 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(1.605 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.413 ns) 6.099 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2 5 MEM M512_X36_Y4 2 " "Info: 5: + IC(0.662 ns) + CELL(0.413 ns) = 6.099 ns; Loc. = M512_X36_Y4; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 38.65 % ) " "Info: Total cell delay = 2.357 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.742 ns ( 61.35 % ) " "Info: Total interconnect delay = 3.742 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 98 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.132 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.132 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.933ns } { 0.065ns 0.134ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.327 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.327 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|ram_block1a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a2 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.413ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "read register register buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"read\" Internal fmax is restricted to 500.0 MHz between source register \"buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X27_Y10_N13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X27_Y10_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y10_N12; Fanout = 1; COMB Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X27_Y10_N13 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read destination 2.748 ns + Shortest register " "Info: + Shortest clock path from clock \"read\" to destination register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns read 1 CLK PIN_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.618 ns) 2.748 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X27_Y10_N13 2 " "Info: 2: + IC(1.331 ns) + CELL(0.618 ns) = 2.748 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 51.56 % ) " "Info: Total cell delay = 1.417 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.44 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "read source 2.748 ns - Longest register " "Info: - Longest clock path from clock \"read\" to source register is 2.748 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns read 1 CLK PIN_Y10 3 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_Y10; Fanout = 3; CLK Node = 'read'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 432 -472 -304 448 "read" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.331 ns) + CELL(0.618 ns) 2.748 ns buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X27_Y10_N13 2 " "Info: 2: + IC(1.331 ns) + CELL(0.618 ns) = 2.748 ns; Loc. = LCFF_X27_Y10_N13; Fanout = 2; REG Node = 'buffer_block:inst1\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.417 ns ( 51.56 % ) " "Info: Total cell delay = 1.417 ns ( 51.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.331 ns ( 48.44 % ) " "Info: Total interconnect delay = 1.331 ns ( 48.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { read buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.748 ns" { read {} read~combout {} buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.331ns } { 0.000ns 0.799ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { buffer_block:inst1|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "rom_ram register register rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"rom_ram\" Internal fmax is restricted to 500.0 MHz between source register \"rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X23_Y17_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y17_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X23_Y17_N30 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X23_Y17_N30; Fanout = 1; COMB Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y17_N31 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X23_Y17_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram destination 4.128 ns + Shortest register " "Info: + Shortest clock path from clock \"rom_ram\" to destination register is 4.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.228 ns) 2.200 ns inst6 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(1.125 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { rom_ram inst6 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 288 -136 -88 352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.618 ns) 4.128 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y17_N31 3 " "Info: 3: + IC(1.310 ns) + CELL(0.618 ns) = 4.128 ns; Loc. = LCFF_X23_Y17_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 41.01 % ) " "Info: Total cell delay = 1.693 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.435 ns ( 58.99 % ) " "Info: Total interconnect delay = 2.435 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { rom_ram inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { rom_ram {} rom_ram~combout {} inst6 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.125ns 1.310ns } { 0.000ns 0.847ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rom_ram source 4.128 ns - Longest register " "Info: - Longest clock path from clock \"rom_ram\" to source register is 4.128 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.228 ns) 2.200 ns inst6 2 COMB LCCOMB_X27_Y7_N12 1 " "Info: 2: + IC(1.125 ns) + CELL(0.228 ns) = 2.200 ns; Loc. = LCCOMB_X27_Y7_N12; Fanout = 1; COMB Node = 'inst6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { rom_ram inst6 } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 288 -136 -88 352 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.618 ns) 4.128 ns rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X23_Y17_N31 3 " "Info: 3: + IC(1.310 ns) + CELL(0.618 ns) = 4.128 ns; Loc. = LCFF_X23_Y17_N31; Fanout = 3; REG Node = 'rom_block:inst\|lpm_dff0:inst2\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.928 ns" { inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.693 ns ( 41.01 % ) " "Info: Total cell delay = 1.693 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.435 ns ( 58.99 % ) " "Info: Total interconnect delay = 2.435 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { rom_ram inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { rom_ram {} rom_ram~combout {} inst6 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.125ns 1.310ns } { 0.000ns 0.847ns 0.228ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { rom_ram inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { rom_ram {} rom_ram~combout {} inst6 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.125ns 1.310ns } { 0.000ns 0.847ns 0.228ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0]~0 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.128 ns" { rom_ram inst6 rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.128 ns" { rom_ram {} rom_ram~combout {} inst6 {} rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.125ns 1.310ns } { 0.000ns 0.847ns 0.228ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { rom_block:inst|lpm_dff0:inst2|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 27 " "Warning: Circuit may not operate. Detected 27 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\] buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7 CLK 2.443 ns " "Info: Found hold time violation between source  pin or register \"ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\]\" and destination pin or register \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7\" for clock \"CLK\" (Hold time is 2.443 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.864 ns + Largest " "Info: + Largest clock skew is 3.864 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.145 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] 2 REG LCFF_X27_Y10_N7 4 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 4; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.419 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X27_Y10_N24 1 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.419 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 5.024 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(1.605 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.459 ns) 6.145 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7 5 MEM M512_X36_Y4 1 " "Info: 5: + IC(0.662 ns) + CELL(0.459 ns) = 6.145 ns; Loc. = M512_X36_Y4; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.403 ns ( 39.10 % ) " "Info: Total cell delay = 2.403 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.742 ns ( 60.90 % ) " "Info: Total interconnect delay = 3.742 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.281 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to source memory is 2.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.413 ns) 2.281 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\] 3 MEM M512_X24_Y4 2 " "Info: 3: + IC(0.671 ns) + CELL(0.413 ns) = 2.281 ns; Loc. = M512_X24_Y4; Fanout = 2; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.084 ns" { CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.267 ns ( 55.55 % ) " "Info: Total cell delay = 1.267 ns ( 55.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.014 ns ( 44.45 % ) " "Info: Total interconnect delay = 1.014 ns ( 44.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns - " "Info: - Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.484 ns - Shortest memory memory " "Info: - Shortest memory to memory delay is 1.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\] 1 MEM M512_X24_Y4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X24_Y4; Fanout = 2; MEM Node = 'ram_block:inst3\|lpm_ram_dq2:inst\|altsyncram:altsyncram_component\|altsyncram_ira1:auto_generated\|q_a\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] } "NODE_NAME" } } { "db/altsyncram_ira1.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_ira1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.053 ns) 0.851 ns lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0 2 COMB LCCOMB_X33_Y4_N28 1 " "Info: 2: + IC(0.733 ns) + CELL(0.053 ns) = 0.851 ns; Loc. = LCCOMB_X33_Y4_N28; Fanout = 1; COMB Node = 'lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w0_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/mux_unc.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.134 ns) 1.484 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7 3 MEM M512_X36_Y4 1 " "Info: 3: + IC(0.499 ns) + CELL(0.134 ns) = 1.484 ns; Loc. = M512_X36_Y4; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.633 ns" { lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.252 ns ( 16.98 % ) " "Info: Total cell delay = 0.252 ns ( 16.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 83.02 % ) " "Info: Total interconnect delay = 1.232 ns ( 83.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.733ns 0.499ns } { 0.065ns 0.053ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.281 ns" { CLK CLK~clkctrl ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.281 ns" { CLK {} CLK~combout {} CLK~clkctrl {} ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] {} } { 0.000ns 0.000ns 0.343ns 0.671ns } { 0.000ns 0.854ns 0.000ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.484 ns" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.484 ns" { ram_block:inst3|lpm_ram_dq2:inst|altsyncram:altsyncram_component|altsyncram_ira1:auto_generated|q_a[0] {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w0_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg7 {} } { 0.000ns 0.733ns 0.499ns } { 0.065ns 0.053ns 0.134ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2 address\[1\] CLK 6.445 ns memory " "Info: tsu for memory \"rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"address\[1\]\", clock pin = \"CLK\") is 6.445 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.738 ns + Longest pin memory " "Info: + Longest pin to memory delay is 8.738 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns address\[1\] 1 PIN PIN_C8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C8; Fanout = 7; PIN Node = 'address\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 64 -464 -296 80 "address\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.477 ns) + CELL(0.619 ns) 5.943 ns rom_block:inst\|lpm_add_sub0:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~5 2 COMB LCCOMB_X23_Y17_N2 4 " "Info: 2: + IC(4.477 ns) + CELL(0.619 ns) = 5.943 ns; Loc. = LCCOMB_X23_Y17_N2; Fanout = 4; COMB Node = 'rom_block:inst\|lpm_add_sub0:inst5\|lpm_add_sub:lpm_add_sub_component\|add_sub_blh:auto_generated\|op_1~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.096 ns" { address[1] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.340 ns) + CELL(0.154 ns) 7.437 ns rom_block:inst\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~0 3 COMB LCCOMB_X34_Y18_N0 1 " "Info: 3: + IC(1.340 ns) + CELL(0.154 ns) = 7.437 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 1; COMB Node = 'rom_block:inst\|lpm_add_sub1:inst6\|lpm_add_sub:lpm_add_sub_component\|add_sub_0qh:auto_generated\|op_1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.170 ns) + CELL(0.131 ns) 8.738 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2 4 MEM M512_X24_Y17 8 " "Info: 4: + IC(1.170 ns) + CELL(0.131 ns) = 8.738 ns; Loc. = M512_X24_Y17; Fanout = 8; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.751 ns ( 20.04 % ) " "Info: Total cell delay = 1.751 ns ( 20.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.987 ns ( 79.96 % ) " "Info: Total interconnect delay = 6.987 ns ( 79.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { address[1] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { address[1] {} address[1]~combout {} rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 {} rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.477ns 1.340ns 1.170ns } { 0.000ns 0.847ns 0.619ns 0.154ns 0.131ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.022 ns + " "Info: + Micro setup delay of destination is 0.022 ns" {  } { { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.315 ns - Shortest memory " "Info: - Shortest clock path from clock \"CLK\" to destination memory is 2.315 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 58 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 58; COMB Node = 'CLK~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.458 ns) 2.315 ns rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M512_X24_Y17 8 " "Info: 3: + IC(0.660 ns) + CELL(0.458 ns) = 2.315 ns; Loc. = M512_X24_Y17; Fanout = 8; MEM Node = 'rom_block:inst\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_4d71:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.118 ns" { CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_4d71.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_4d71.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.312 ns ( 56.67 % ) " "Info: Total cell delay = 1.312 ns ( 56.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 43.33 % ) " "Info: Total interconnect delay = 1.003 ns ( 43.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.738 ns" { address[1] rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.738 ns" { address[1] {} address[1]~combout {} rom_block:inst|lpm_add_sub0:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_blh:auto_generated|op_1~5 {} rom_block:inst|lpm_add_sub1:inst6|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0 {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 4.477ns 1.340ns 1.170ns } { 0.000ns 0.847ns 0.619ns 0.154ns 0.131ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.315 ns" { CLK CLK~clkctrl rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.315 ns" { CLK {} CLK~combout {} CLK~clkctrl {} rom_block:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_4d71:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.343ns 0.660ns } { 0.000ns 0.854ns 0.000ns 0.458ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK buffer_out\[6\] buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1 10.947 ns memory " "Info: tco from clock \"CLK\" to destination pin \"buffer_out\[6\]\" through memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1\" is 10.947 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.099 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 6.099 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] 2 REG LCFF_X27_Y10_N7 4 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 4; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.419 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X27_Y10_N24 1 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.419 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 5.024 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(1.605 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.413 ns) 6.099 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1 5 MEM M512_X36_Y4 2 " "Info: 5: + IC(0.662 ns) + CELL(0.413 ns) = 6.099 ns; Loc. = M512_X36_Y4; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.357 ns ( 38.65 % ) " "Info: Total cell delay = 2.357 ns ( 38.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.742 ns ( 61.35 % ) " "Info: Total interconnect delay = 3.742 ns ( 61.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.413ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.140 ns + " "Info: + Micro clock to output delay of source is 0.140 ns" {  } { { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 68 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.708 ns + Longest memory pin " "Info: + Longest memory to pin delay is 4.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.065 ns) 0.065 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1 1 MEM M512_X36_Y4 2 " "Info: 1: + IC(0.000 ns) + CELL(0.065 ns) = 0.065 ns; Loc. = M512_X36_Y4; Fanout = 2; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 68 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.661 ns) + CELL(1.982 ns) 4.708 ns buffer_out\[6\] 2 PIN PIN_B8 0 " "Info: 2: + IC(2.661 ns) + CELL(1.982 ns) = 4.708 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'buffer_out\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.643 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 buffer_out[6] } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 104 976 1152 120 "buffer_out\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.047 ns ( 43.48 % ) " "Info: Total cell delay = 2.047 ns ( 43.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.661 ns ( 56.52 % ) " "Info: Total interconnect delay = 2.661 ns ( 56.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 buffer_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 {} buffer_out[6] {} } { 0.000ns 2.661ns } { 0.065ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.099 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.099 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.413ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.708 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 buffer_out[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.708 ns" { buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a1 {} buffer_out[6] {} } { 0.000ns 2.661ns } { 0.065ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5 rom_ram CLK 0.211 ns memory " "Info: th for memory \"buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5\" (data pin = \"rom_ram\", clock pin = \"CLK\") is 0.211 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 6.145 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 6.145 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 7 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { -8 -464 -296 8 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.196 ns) + CELL(0.712 ns) 2.762 ns buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\] 2 REG LCFF_X27_Y10_N7 4 " "Info: 2: + IC(1.196 ns) + CELL(0.712 ns) = 2.762 ns; Loc. = LCFF_X27_Y10_N7; Fanout = 4; REG Node = 'buffer_block:inst1\|lpm_counter0:inst4\|lpm_counter:lpm_counter_component\|cntr_t3i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_t3i.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/cntr_t3i.tdf" 73 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.279 ns) + CELL(0.378 ns) 3.419 ns buffer_block:inst1\|inst22 3 COMB LCCOMB_X27_Y10_N24 1 " "Info: 3: + IC(0.279 ns) + CELL(0.378 ns) = 3.419 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 1; COMB Node = 'buffer_block:inst1\|inst22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.657 ns" { buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.605 ns) + CELL(0.000 ns) 5.024 ns buffer_block:inst1\|inst22~clkctrl 4 COMB CLKCTRL_G4 33 " "Info: 4: + IC(1.605 ns) + CELL(0.000 ns) = 5.024 ns; Loc. = CLKCTRL_G4; Fanout = 33; COMB Node = 'buffer_block:inst1\|inst22~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl } "NODE_NAME" } } { "buffer_block.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/buffer_block.bdf" { { 216 1312 1376 264 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.662 ns) + CELL(0.459 ns) 6.145 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5 5 MEM M512_X36_Y4 1 " "Info: 5: + IC(0.662 ns) + CELL(0.459 ns) = 6.145 ns; Loc. = M512_X36_Y4; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.121 ns" { buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.403 ns ( 39.10 % ) " "Info: Total cell delay = 2.403 ns ( 39.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.742 ns ( 60.90 % ) " "Info: Total interconnect delay = 3.742 ns ( 60.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.459ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.203 ns + " "Info: + Micro hold delay of destination is 0.203 ns" {  } { { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.137 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 6.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns rom_ram 1 CLK PIN_Y8 10 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_Y8; Fanout = 10; CLK Node = 'rom_ram'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rom_ram } "NODE_NAME" } } { "main.bdf" "" { Schematic "D:/5 sem/SiFO/Laba3(2.0)/main.bdf" { { 472 -472 -304 488 "rom_ram" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.320 ns) + CELL(0.346 ns) 5.513 ns lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0 2 COMB LCCOMB_X33_Y4_N26 1 " "Info: 2: + IC(4.320 ns) + CELL(0.346 ns) = 5.513 ns; Loc. = LCCOMB_X33_Y4_N26; Fanout = 1; COMB Node = 'lpm_mux1:inst2\|lpm_mux:lpm_mux_component\|mux_unc:auto_generated\|l1_w2_n0_mux_dataout~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.666 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 } "NODE_NAME" } } { "db/mux_unc.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/mux_unc.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.134 ns) 6.137 ns buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5 3 MEM M512_X36_Y4 1 " "Info: 3: + IC(0.490 ns) + CELL(0.134 ns) = 6.137 ns; Loc. = M512_X36_Y4; Fanout = 1; MEM Node = 'buffer_block:inst1\|lpm_dff1:inst13\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_h1m:auto_generated\|altsyncram_q781:altsyncram2\|ram_block3a0~porta_datain_reg5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.624 ns" { lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_q781.tdf" "" { Text "D:/5 sem/SiFO/Laba3(2.0)/db/altsyncram_q781.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.327 ns ( 21.62 % ) " "Info: Total cell delay = 1.327 ns ( 21.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.810 ns ( 78.38 % ) " "Info: Total interconnect delay = 4.810 ns ( 78.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { rom_ram {} rom_ram~combout {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.320ns 0.490ns } { 0.000ns 0.847ns 0.346ns 0.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.145 ns" { CLK buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] buffer_block:inst1|inst22 buffer_block:inst1|inst22~clkctrl buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.145 ns" { CLK {} CLK~combout {} buffer_block:inst1|lpm_counter0:inst4|lpm_counter:lpm_counter_component|cntr_t3i:auto_generated|safe_q[3] {} buffer_block:inst1|inst22 {} buffer_block:inst1|inst22~clkctrl {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 1.196ns 0.279ns 1.605ns 0.662ns } { 0.000ns 0.854ns 0.712ns 0.378ns 0.000ns 0.459ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { rom_ram lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { rom_ram {} rom_ram~combout {} lpm_mux1:inst2|lpm_mux:lpm_mux_component|mux_unc:auto_generated|l1_w2_n0_mux_dataout~0 {} buffer_block:inst1|lpm_dff1:inst13|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_h1m:auto_generated|altsyncram_q781:altsyncram2|ram_block3a0~porta_datain_reg5 {} } { 0.000ns 0.000ns 4.320ns 0.490ns } { 0.000ns 0.847ns 0.346ns 0.134ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 01 14:50:47 2020 " "Info: Processing ended: Thu Oct 01 14:50:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
