# wig: generate open ports/verilog
# date: 20030429
# MIXCFG output.generate.arch leaf
# MIXCFG output.generate.conf leaf
# MIXCFG output.generate.enty leaf
# By default: Generate deltas to last run
MIXCFG output.generate.delta 1
#!wig:back2default: MIXCFG output.delta sort,remove
# Split output into files
MIXCFG outarch ARCH
MIXCFG outenty ENTY
MIXCFG outconf CONF
MIXCFG macro.%LANGUAGE% verilog
# Do not use dummy signal for open bus port splice
# Setting this to dummyopen (default) will create dummy wires.
MIXCFG output.generate.workaround.verilog NON

# Check test case:
MIXCFG log.limit.test.__E_ 0
#!End
