Initializing gui preferences from file  /home/DREXEL/ekw47/.synopsys_icc_prefs.tcl
icc_shell> 
icc_shell> lappend search_path /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models ./iscas_benchmarks ./scripts /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set link_library  "* saed90nm_max.db saed90nm_min.db saed90nm_typ.db"
* saed90nm_max.db saed90nm_min.db saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> set target_library "saed90nm_typ.db"
saed90nm_typ.db
icc_shell> 
icc_shell> 
icc_shell> set mw_logic0_net VSS
VSS
icc_shell> 
icc_shell> 
icc_shell> set mw_logic1_net VDD
VDD
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_tlu_plus_files -max_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus -min_tluplus /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus -tech2itf_map /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/tech2itf.map
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_mw_lib -technology /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/tech/astroTechFile.tf  -mw_reference_library /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm/ fpu_design.mw
Error: Library 'fpu_design.mw' already exists. (MWUI-004)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> open_mw_lib fpu_design.mw/
{fpu_design.mw}
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> import_designs "./work/fpu.ddc" -format ddc -top "fpu" -cel "fpu"
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db'
Warning: Unit conflict found: Milkyway technology file capacitance unit is pF; main library capacitance unit is fF. (IFS-007)
Warning: Unit conflict found: Milkyway technology file resistance unit is kOhm; main library resistance unit is MOhm. (IFS-007)
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db'
Loading db file '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/gtech.db'
Loading db file '/opt/synopsys/2016/icc/libraries/syn/standard.sldb'
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
  Loading link library 'saed90nm_max'
  Loading link library 'saed90nm_min'
  Loading link library 'saed90nm_typ'
  Loading link library 'gtech'
Reading ddc file '/home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc'.
Loaded 11 designs.
Current design is 'fpu'.
Current design is 'fpu'.

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              /home/DREXEL/ekw47/ASIC_PROJECT/work/fpu.ddc, etc
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db

Info: Creating auto CEL.
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu. (UIG-5)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_floorplan -core_utilization 0.5 -start_first_row -left_io2core 5.0 -bottom_io2core 5.0 -right_io2core 5.0 -top_io2core 5.0
There are 290 pins in total
Start to create wire tracks ...
GRC reference (2120,2120), dimensions (2880, 2880)
Number of terminals created: 290.
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Name   Original Ports
fpu               290
=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-=-
Completed pin assignment.
Elapsed =    0:00:00, CPU =    0:00:00
Planner Summary:
This floorplan is created by using tile name (unit).
        Row Direction = HORIZONTAL
        Control Parameter =  Aspect Ratio
        Core Utilization = 0.501
        Number Of Rows = 312
        Core Width = 900.8
        Core Height = 898.56
        Aspect Ratio = 0.998
        Double Back ON
        Flip First Row = NO
        Start From First Row = YES
Planner run through successfully.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS
Information: connected 30113 power ports and 30113 ground ports
1
icc_shell> 
icc_shell> 
icc_shell> derive_pg_connection -power_net VDD -ground_net VSS -tie
reconnected total 0 tie highs and 67 tie lows
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VSS} -left_offset 0.5 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 0.5 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 0.5 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 0.5 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
30113 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      219M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_rectangular_rings -nets {VDD} -left_offset 1.8 -left_segment_layer M6 -left_segment_width 1.0 -extend_ll -extend_lh -right_offset 1.8 -right_segment_layer M6 -right_segment_width 1.0 -extend_rl -extend_rh -bottom_offset 1.8 -bottom_segment_layer M7 -bottom_segment_width 1.0 -extend_bl -extend_bh -top_offset 1.8 -top_segment_layer M7 -top_segment_width 1.0 -extend_tl -extend_th
Warning: wire dropped due to DRC problems, ((0.540, 0.540) (1.540, 908.020)) (Net: VDD) (wire on layer: M6 [16]). (PGRT-030)

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      219M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VDD} -layer M6 -direction vertical -width 3
Information: PG PORT PUNCHING: Number of top ports created/deleted:      2 (MW-336)
Information: PG PORT PUNCHING: Total number of changes:                  2 (MW-339)
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
30113 cells out of bound

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      222M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> create_power_straps -nets {VSS} -layer M6 -direction vertical -width 3

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:00
        Peak Memory =      222M Data =        0M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> create_fp_placement -timing_driven -no_hierarchy_gravity
Warning: No scan chain found. (VFP-425)
CPU time for freeing timing design =    0:00:00
Elapsed time for freeing timing design =    0:00:00
num_cpus = 1
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
Reference Point: Lower Left-hand corner of Core Base Array
flip_chip = 0
*** Performing global placement...
Transferring Data From Milkyway...
Number of plan group pins = 0
  8 blocks freed
  0 bytes freed
Placement Effort Level: Low
Placement Design Stats
Num std     cells  = 30113 (fixed = 0)
Num macros  cells  = 0 (fixed = 0)
Num IOs     cells  = 0
Num bump    cells  = 0
Num LS/ISO  cells  = 0
Num no type cells  = 0
Num other   cells  = 0
Num cells with no net connections = 0
Num non-zero wt nets = 31840
Num     zero wt nets = 0
A net with highest fanout (317) is se_add_exp_buf2
grouping macros ...
0 macro arrays generated automatically.
0 array cells created
No large HMs were processed
coarse place 0% done.
coarse place 20% done.
coarse place 40% done.
coarse place 60% done.
coarse place 80% done.
coarse place 100% done.
Transferring Data to Milkyway ...
Calculating timing weight ...
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_max.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db

(Running rc extraction with virtual route...)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Loading db file '/opt/synopsys/2016/icc/libraries/syn/dw_foundation.sldb'
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmax.tluplus
TLU+ File = /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/star_rcxt/tluplus/saed90nm_1p9m_1t_Cmin.tluplus

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

31840 nets processed. 
Router succeeded.
rc extraction finished.
CPU time for rc extraction =    0:00:11
Elapsed time for rc extraction =    0:00:12
Warning: High fanout net synthesis has not performed on the design yet. (VFP-432)
Information: Updating design information... (UID-85)

  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               4.00
  Critical Path Length:          1.73
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3032
  Leaf Cell Count:              30113
  Buf/Inv Cell Count:            2018
  Buf Cell Count:                 482
  Inv Cell Count:                1536
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22926
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       234235.70
  Noncombinational Area:    171564.13
  Buf/Inv Area:              11163.34
  Total Buffer Area:          2665.27
  Total Inverter Area:        8498.07
  Macro/Black Box Area:          0.00
  Net Area:                  76016.86
  Net XLength        :     1094458.50
  Net YLength        :     1113148.75
  -----------------------------------
  Cell Area:                405799.83
  Design Area:              481816.70
  Net Length        :      2207607.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         31940
  Nets With Violations:           740
  Max Trans Violations:           631
  Max Cap Violations:             738
  -----------------------------------

CPU time for timing report =    0:00:01
Elapsed time for timing report =    0:00:02
Info: worst slack in the design is 1048576.000000
CPU time for freeing timing design =    0:00:02
Elapsed time for freeing timing design =    0:00:02
No timing violation found. Will not run timing-driven placement.
Reference Point: Lower Left-hand corner of Core Base Array
Number of plan group pins = 0
  12 blocks freed
  0 bytes freed
*********************************************
Report     : Virtual Flat Placement
Design     : fpu
Version    : L-2016.03-SP5-1
Date       : Mon Mar  6 14:58:29 2017
*********************************************

Total wirelength: 1685325.20
Number of 100x100 tracks cell density regions: 784
Number of low (< 10%) cell density regions: 0 (0.000%)
Number of high (> 200%) cell density regions: 0 (0.000%)
Maximum cell density: 53.86% (at 657 314 688 345)
Checking hard macro to hard macro overlaps...
Number of hard macro to hard macro overlaps: 0
Checking hard macro to std cell overlaps...
Number of hard macro to std cell overlaps: 0
Checking plan group to plan group overlaps...
Number of plan group to plan group overlaps: 0
Number of TL cells overlapping PG: 0
Number of cells violating core area: 0
Total number of cells violating plan group or core area: 0
*** global placement done.
Begin Overlap Removal...
Reference Point: Lower Left-hand corner of Core Base Array
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Information: Running legalization in Fast-Mode! (DPI-029)
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:58:30 2017
****************************************
Std cell utilization: 50.13%  (440321/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.13%  (440321/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        440321   sites, (non-fixed:440321 fixed:0)
                      30113    cells, (non-fixed:30113  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       49 
Avg. std cell width:  4.41 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:58:30 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 30113 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:58:34 2017
****************************************

avg cell displacement:    0.847 um ( 0.29 row height)
max cell displacement:    2.875 um ( 1.00 row height)
std deviation:            0.458 um ( 0.16 row height)
number of cell moved:     30113 cells (out of 30113 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Information: Fast-Mode Legalization Done! (DPI-030)
Completed Overlap Removal.
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> set_power_options -leakage true
Warning: Starting with version 2011.09, the set_power_options command will no longer be supported. (OBS-001)
Error: The set_power_options command is retired in the F-2011.09 release. (PWR-808)
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> place-opt -congestion -area_recovery -effort low
Error: unknown command 'place-opt' (CMD-005)
icc_shell> 
icc_shell> 
icc_shell> place_opt -effort low -area_recovery -power
Information: linking reference library : /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm. (PSYN-878)
Warning: The 'CGLPPSX2' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Warning: The 'CGLPPSX4' cell in the '/mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/process/astro/fram/saed90nm' physical library does not 
        have corresponding logical cell description. (PSYN-025)
Information: Loading local_link_library attribute {saed90nm_typ.db}. (MWDC-290)

  Linking design 'fpu'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (11 designs)              fpu.CEL, etc
  saed90nm_typ (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_typ.db
  saed90nm_max (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_max.db
  saed90nm_min (library)      /mnt/class_data/ecec574-f2016/SAED_EDK90nm/Digital_Standard_cell_Library/synopsys/models/saed90nm_min.db

Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.

The options for place_opt:
--------------------------
POPT:  place_opt effort level               : low
POPT:  Congestion removal                   : No
POPT:  Layer Optimization                   : Yes
POPT:  Area recovery                        : Yes
POPT:  Optimize dft                         : No
POPT:  Clock Tree Synthesis                 : No
POPT:  Optimize power                       : Yes
POPT:  Optimize power mode                  : Leakage
---------------------------------------------------

Settings of some common used Tcl variables for place_opt:
---------------------------------------------------------
---------------------------------------------------------
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)

 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
...17%...33%...50%...67%...83%...100% done.

  Coarse Placement Complete
  --------------------------

Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)

 Beginning Buffering Optimizations
 ---------------------------------

 Estimating Design ...... 
 Done

 Updating Timing ........ 
 Done

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
 Collecting Buffer Trees ... Found 652

 Processing Buffer Trees ... 

    [66]  10% ...
    [132]  20% ...
    [198]  30% ...
    [264]  40% ...
    [330]  50% ...
    [396]  60% ...
    [462]  70% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[26]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[26]'. (PSYN-850)
    [528]  80% ...
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[44]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[46]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[48]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN4' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[49]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN5' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[51]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[63]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN6' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[63]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN7' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[0]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN8' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[1]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN9' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[2]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[3]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN10' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[3]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a0/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a0' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a0/a[4]'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/ary1_a1/IN11' is generated to sub_module 'fpu_mul/i_m4stg_frac/ary1_a1' as an additional of original port 'fpu_mul/i_m4stg_frac/ary1_a1/a[4]'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN0' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/m6stg_step'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN1' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/m6stg_step'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN2' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a6stg_step'. (PSYN-850)
    [594]  90% ...
Warning: New port 'fpu_add/fpu_add_frac_dp/IN3' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/a2stg_fracadd_frac2'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN0' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/sehold'. (PSYN-850)
Warning: New port 'fpu_div/IN0' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/rclk'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN2' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/rclk_BAR'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN0' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/rclk_BAR'. (PSYN-850)
Warning: New port 'fpu_div/IN1' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/rclk'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN1' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/wr_clk'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN2' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/wr_clk'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN3' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/wr_clk'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN4' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/wr_clk'. (PSYN-850)
Warning: New port 'fpu_div/IN2' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/rclk'. (PSYN-850)
Warning: New port 'fpu_mul/IN0' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/rclk'. (PSYN-850)
Warning: New port 'fpu_div/IN3' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/rclk'. (PSYN-850)
Warning: New port 'fpu_add/IN0' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/rclk'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN4' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/rclk_BAR'. (PSYN-850)
Warning: New port 'fpu_add/IN1' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/rclk'. (PSYN-850)
Warning: New port 'bw_r_rf16x160/IN5' is generated to sub_module 'bw_r_rf16x160' as an additional of original port 'bw_r_rf16x160/wr_clk'. (PSYN-850)
Warning: New port 'fpu_mul/IN1' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/rclk'. (PSYN-850)
Warning: New port 'fpu_div/IN4' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/rclk'. (PSYN-850)
Warning: New port 'fpu_add/IN2' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/rclk'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN1' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN3' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN2' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN4' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN5' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN3' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/IN5' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN6' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN4' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN0' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN6' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN7' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN5' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/IN7' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN1' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN8' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN9' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN8' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN6' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN2' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN10' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN3' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN11' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN4' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN12' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN13' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/IN14' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_add/fpu_add_frac_dp/IN9' is generated to sub_module 'fpu_add/fpu_add_frac_dp' as an additional of original port 'fpu_add/fpu_add_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_add/IN7' is generated to sub_module 'fpu_add' as an additional of original port 'fpu_add/se_add_frac'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN5' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN15' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_div/fpu_div_frac_dp/IN6' is generated to sub_module 'fpu_div/fpu_div_frac_dp' as an additional of original port 'fpu_div/fpu_div_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_div/IN16' is generated to sub_module 'fpu_div' as an additional of original port 'fpu_div/se'. (PSYN-850)
Warning: New port 'fpu_mul/i_m4stg_frac/IN3' is generated to sub_module 'fpu_mul/i_m4stg_frac' as an additional of original port 'fpu_mul/i_m4stg_frac/se'. (PSYN-850)
Warning: New port 'fpu_mul/fpu_mul_frac_dp/IN5' is generated to sub_module 'fpu_mul/fpu_mul_frac_dp' as an additional of original port 'fpu_mul/fpu_mul_frac_dp/se'. (PSYN-850)
Warning: New port 'fpu_mul/IN2' is generated to sub_module 'fpu_mul' as an additional of original port 'fpu_mul/se_mul64'. (PSYN-850)
    [652] 100% Done ...


Information: Automatic high-fanout synthesis deletes 1123 cells. (HFS-802)
Information: Automatic high-fanout synthesis adds 791 new cells. (PSYN-864)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages


  ------------------------------------------
  Automatic minimum/maximum layer assignment
  ------------------------------------------
    Derived Minimum Lower Layer   : M8
    Derived Maximum Upper Layer   : M9
  ------------------------------------------
  No net to be assigned.


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 4
  Total moveable cell area: 410606.0
  Total fixed cell area: 0.0
  Total physical cell area: 410606.0
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:37  410606.0      0.00       0.0      17.1                           1908852480.0000
    0:00:38  410626.3      0.00       0.0       0.0                           1908885120.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:38  410626.3      0.00       0.0       0.0                           1908885120.0000
    0:00:38  410663.1      0.00       0.0       0.0                           1908991872.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39  410663.1      0.00       0.0       0.0                           1908991872.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:39  410663.1      0.00       0.0       0.0                           1908991872.0000
    0:00:39  410663.1      0.00       0.0       0.0                           1908991872.0000
    0:00:44  408590.4      0.00       0.0       0.0                           1905370496.0000
    0:00:44  408590.4      0.00       0.0       0.0                           1905370496.0000
    0:00:44  408590.4      0.00       0.0       0.0                           1905370496.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 408590.4
  Total fixed cell area: 0.0
  Total physical cell area: 408590.4
  Core area: (5000 5000 905800 903560)


  No hold constraints



Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



 Beginning Coarse Placement
  --------------------------

Information: Running stand-alone coarse placer in a separate process using temp directory '/tmp'. (PSYN-605)
Warning: Scan DEF information is required. (PSYN-1099)
Warning: Circuit has no valid timing end points. (PSYN-415)
56%...67%...78%...89%...100% done.

  Coarse Placement Complete
  --------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:59:48 2017
****************************************
Std cell utilization: 50.48%  (443349/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.48%  (443349/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        443349   sites, (non-fixed:443349 fixed:0)
                      29629    cells, (non-fixed:29629  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       56 
Avg. std cell width:  4.39 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:59:48 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
Legalizing 29629 illegal cells...
Starting legalizer.
Initial legalization:  100% (0 sec)
Optimizations pass 1: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.2 sec)
Optimizations pass 2: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Optimizations pass 3: 10% 20% 30% 40% 50% 60% 70% 80% 90% 100% (1.1 sec)
Legalization complete (4 total sec)
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 14:59:52 2017
****************************************

avg cell displacement:    0.839 um ( 0.29 row height)
max cell displacement:    3.002 um ( 1.04 row height)
std deviation:            0.456 um ( 0.16 row height)
number of cell moved:     29629 cells (out of 29629 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

Information: Analyzing channel congestion ... 
Information: Channel congestion analysis found no blockages




Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 408590.4
  Total fixed cell area: 0.0
  Total physical cell area: 408590.4
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:20  408590.4      0.00       0.0       0.0                           1905370496.0000


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:20  408590.4      0.00       0.0       0.0                           1905370496.0000


  Beginning Phase 2 Design Rule Fixing  (max_transition)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:20  408590.4      0.00       0.0       0.0                           1905370496.0000
    0:01:21  408430.1      0.00       0.0       0.0                           1903927808.0000
    0:01:23  408075.3      0.00       0.0       0.0                           1901033984.0000
    0:01:25  407296.5      0.00       0.0       0.0                           1898447232.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
    0:01:30  406869.8      0.00       0.0       0.0                           1896317184.0000


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:11 2017
****************************************
Std cell utilization: 50.27%  (441482/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.27%  (441482/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441482   sites, (non-fixed:441482 fixed:0)
                      29628    cells, (non-fixed:29628  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       53 
Avg. std cell width:  4.43 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:11 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:12 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 406869.8
  Total fixed cell area: 0.0
  Total physical cell area: 406869.8
  Core area: (5000 5000 905800 903560)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(910800,908560). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(910800,908560). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 406869.8
  Total fixed cell area: 0.0
  Total physical cell area: 406869.8
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:40  406869.8      0.00       0.0       4.2                           1896317184.0000
    0:01:40  406869.8      0.00       0.0       0.0                           1896363520.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:40  406869.8      0.00       0.0       0.0                           1896363520.0000
    0:01:40  406869.8      0.00       0.0       0.0                           1896363520.0000
    0:01:43  406790.6      0.00       0.0       0.0                           1893334912.0000
    0:01:43  406790.6      0.00       0.0       0.0                           1893334912.0000
    0:01:43  406790.6      0.00       0.0       0.0                           1893334912.0000


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:43  406790.6      0.00       0.0       0.0                           1893334912.0000
    0:01:44  406790.6      0.00       0.0       0.0                           1893334912.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:47  406722.4      0.00       0.0       0.0                           1893301376.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:29 2017
****************************************
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441322   sites, (non-fixed:441322 fixed:0)
                      29616    cells, (non-fixed:29616  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  4.43 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:29 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:29 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 406722.4
  Total fixed cell area: 0.0
  Total physical cell area: 406722.4
  Core area: (5000 5000 905800 903560)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(910800,908560). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(910800,908560). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)



  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 406722.4
  Total fixed cell area: 0.0
  Total physical cell area: 406722.4
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Timing and DRC Optimization (Stage 1)
  --------------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)


  Beginning Timing Optimizations
  ------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:57  406722.4      0.00       0.0       0.0                           1893301376.0000


  Beginning Leakage Power Optimization
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:01:57  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:57  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:58  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:58  406722.4      0.00       0.0       0.0                           1893301376.0000
    0:01:58  406722.4      0.00       0.0       0.0                           1893301376.0000
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)
Warning: Warning: Target library does not have any constant lib_cells so tool cannot replace virtual constants.  (OPT-223)


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------

  Placement Optimization (Stage 1)
  ---------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:39 2017
****************************************
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441322   sites, (non-fixed:441322 fixed:0)
                      29616    cells, (non-fixed:29616  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  4.43 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:39 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:00:39 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Optimization Complete
  -------------------------------


  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 0
  Total moveable cell area: 406722.4
  Total fixed cell area: 0.0
  Total physical cell area: 406722.4
  Core area: (5000 5000 905800 903560)


  No hold constraints

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    11 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(910800,908560). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(910800,908560). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Updating database...
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> preroute_standard_cells -remove_floating_pieces
Ignore contact DIFFCON, which has non-routing layers:
        lowerLayerNumber = 0
Prerouting standard cells horizontally: 
 [10.15%]  
 [20.20%]  
 [30.21%]  
 [40.22%]  
 [50.32%]  
 [60.44%]  
 [70.88%]  
 [80.97%]  
 [91.03%]  
 [100.00%] [done] 
WARNING: 23 rail segments removed due to DRC errors
WARNING: 510 rail segments curtailed due to DRC errors
WARNING: 472 floating rail segments removed 

[Prerouter] CPU = 00:00:00, Elapsed = 00:00:01
        Peak Memory =      498M Data =        1M
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> clock_opt -only_cts -no_clock_route
The options for clock_opt:
--------------------------
COPT:  Clock Tree Synthesis                 : Yes
COPT:  Post CTS Optimization                : No
COPT:  Concurrent Clock/Data Optimization   : No
COPT:  Operation Condition                  : max
COPT:  Balance Inter Clock Delay            : No
COPT:  Route Clock Nets                     : No
COPT:  Update Clock Latency                 : No
COPT:  Optimize Power                       : No
---------------------------------------------------

Executing ICC clock_opt...
medium
*
Building clock tree...
Operating Condition is max
Information: There is no scenario with cts_mode set to true, CTS will use old cts_scenario flow. (CTS-1115)
CTS Operating Condition(s): MAX(Worst) 
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'
Information: Design 'fpu' has no optimization constraints set. (OPT-108)


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Setting the GR Options
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
LR: Layer M3: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M4: Average tracks per gcell 4.5, utilization 0.00
LR: Layer M5: Average tracks per gcell 2.3, utilization 0.00
LR: Layer M6: Average tracks per gcell 2.2, utilization 0.00
LR: Layer M7: Average tracks per gcell 1.1, utilization 0.00
LR: Layer M8: Average tracks per gcell 0.7, utilization 0.25
LR: Layer M9: Average tracks per gcell 0.6, utilization 0.44
LR: Clock routing service standing by
Using cts integrated global router
CTS: Blockage Aware Algorithm
Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS-Warning: clock root not found
CTS: ==================================================
CTS: Start DRC fixing beyond exceptions
CTS: Blockage Aware Algorithm
CTS: Top-Level OCV Path Sharing not effective when timing derating is too low
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
CTS: Region Aware Algorithm is automatically turned off when design has no region or only has one region.
CTS-Warning: clock root not found
CTS: DRC fixing initialization error. Abort
CTS: ==================================================
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.21 0.18 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.1e-07 6.1e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.23 0.2 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.11 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.12 0.095 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.12 0.093 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.4e-07 5.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.15 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 5.9e-08 5.9e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.15 0.12 (RCEX-011)
Information: Library Derived Horizontal Res : 4.6e-07 4.6e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.15 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.4e-07 5.4e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
 CTS Successful 
Optimizing clock tree...
Operating Condition is max
No valid clocks specified, all clocks will be optimized
CTS: CTS Operating Condition(s): MAX(Worst) 
enable delay detour in ctdn

  Legalizing Placement
  --------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:01:05 2017
****************************************
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.25%  (441322/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441322   sites, (non-fixed:441322 fixed:0)
                      29616    cells, (non-fixed:29616  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       52 
Avg. std cell width:  4.43 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:01:05 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:01:05 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Placement Legalization Complete
  -------------------------------

Information: Updating database...
Unsetting the GR Options
LR: 0 out of 0 clock nets rerouted
LR: Clock routing service terminated
Invalidate design extracted status
Optimize clock tree UnSuccessful... Aborting clock_opt
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> route_opt -initial_route_only
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Initial Route Only                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Information: None of the nets in the design are routed. Estimation of all the nets will be performed. (RCEX-203)
Information: Start rc update...
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
Information: End rc update.
Information: Updating design information... (UID-85)
GART: Updated design time.
****************************************************************
Information: TLUPlus based RC computation is enabled. (RCEX-141)
****************************************************************
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is TLU+. (RCEX-015)
Information: Library Derived Cap for layer M1 : 0.22 0.19 (RCEX-011)
Information: Library Derived Res for layer M1 : 6.4e-07 6.4e-07 (RCEX-011)
Information: Library Derived Cap for layer M2 : 0.25 0.21 (RCEX-011)
Information: Library Derived Res for layer M2 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M3 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M3 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M4 : 0.14 0.12 (RCEX-011)
Information: Library Derived Res for layer M4 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M5 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M5 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M6 : 0.13 0.1 (RCEX-011)
Information: Library Derived Res for layer M6 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M7 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M7 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M8 : 0.13 0.098 (RCEX-011)
Information: Library Derived Res for layer M8 : 5.6e-07 5.6e-07 (RCEX-011)
Information: Library Derived Cap for layer M9 : 0.16 0.12 (RCEX-011)
Information: Library Derived Res for layer M9 : 6.2e-08 6.2e-08 (RCEX-011)
Information: Library Derived Horizontal Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Horizontal Res : 4.8e-07 4.8e-07 (RCEX-011)
Information: Library Derived Vertical Cap : 0.16 0.13 (RCEX-011)
Information: Library Derived Vertical Res : 5.6e-07 5.6e-07 (RCEX-011)
Information: Using derived R and C coefficients. (RCEX-008)
Information: Using region-based R and C coefficients. (RCEX-013)
Information: Library Derived Via Res : 8e-07 8e-07 (RCEX-011)
GART: Transferring timing data to the router....
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
GART: Done transferring timing data to the router.
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Running Initial Route             Mon Mar  6 15:01:20 2017

  Beginning initial routing 
  --------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   47  Alloctr   48  Proc 2205 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,910.80,908.56)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   60  Alloctr   61  Proc 2205 
Net statistics:
Total number of nets     = 31395
Number of nets to route  = 31356
Number of single or zero port nets = 38
1 nets are fully connected,
 of which 1 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:01 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 2205 
Average gCell capacity  3.11     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 895860
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:01 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used   73  Alloctr   74  Proc 2205 
Total stats:
[End of Build Data] Elapsed real time: 0:00:03 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Build Data] Stage (MB): Used   21  Alloctr   21  Proc    0 
[End of Build Data] Total (MB): Used   74  Alloctr   75  Proc 2205 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:03 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   74  Alloctr   75  Proc 2205 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:12 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[End of Initial Routing] Stage (MB): Used   22  Alloctr   22  Proc    0 
[End of Initial Routing] Total (MB): Used   96  Alloctr   97  Proc 2205 
Initial. Routing result:
Initial. Both Dirs: Overflow =  2398 Max = 4 GRCs =  2367 (1.19%)
Initial. H routing: Overflow =  2330 Max = 4 (GRCs =   1) GRCs =  2237 (2.25%)
Initial. V routing: Overflow =    68 Max = 2 (GRCs =   1) GRCs =   130 (0.13%)
Initial. M1         Overflow =   388 Max = 2 (GRCs =   3) GRCs =   501 (0.50%)
Initial. M2         Overflow =    55 Max = 2 (GRCs =   1) GRCs =   117 (0.12%)
Initial. M3         Overflow =  1804 Max = 4 (GRCs =   1) GRCs =  1598 (1.61%)
Initial. M4         Overflow =    13 Max = 1 (GRCs =  13) GRCs =    13 (0.01%)
Initial. M5         Overflow =   136 Max = 1 (GRCs = 136) GRCs =   136 (0.14%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     2 Max = 1 (GRCs =   2) GRCs =     2 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       89.8 7.24 1.55 0.44 0.02 0.14 0.04 0.00 0.00 0.00 0.43 0.00 0.00 0.27
M2       7.84 16.2 22.1 21.5 15.8 9.23 4.51 1.86 0.59 0.00 0.13 0.01 0.00 0.00
M3       7.04 7.78 12.0 13.2 0.00 16.0 12.6 11.5 8.74 0.00 9.37 0.00 1.30 0.17
M4       45.7 15.4 15.9 9.81 0.00 6.67 3.79 1.45 0.87 0.00 0.29 0.00 0.01 0.00
M5       40.7 0.00 0.00 10.8 0.00 34.8 7.26 0.00 0.00 0.00 6.14 0.00 0.00 0.14
M6       91.9 0.00 0.00 3.66 0.00 4.19 0.16 0.00 0.00 0.00 0.07 0.00 0.00 0.00
M7       87.0 0.00 0.00 0.00 0.00 3.01 0.00 0.00 0.00 0.00 9.99 0.00 0.00 0.00
M8       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.00
M9       99.9 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.00
Total    61.3 5.48 6.07 6.98 1.86 8.69 3.33 1.75 1.20 0.00 3.11 0.00 0.15 0.07


Initial. Total Wire Length = 1635593.68
Initial. Layer M1 wire length = 34303.17
Initial. Layer M2 wire length = 578617.68
Initial. Layer M3 wire length = 535864.77
Initial. Layer M4 wire length = 218825.96
Initial. Layer M5 wire length = 203518.59
Initial. Layer M6 wire length = 22349.46
Initial. Layer M7 wire length = 41777.09
Initial. Layer M8 wire length = 204.48
Initial. Layer M9 wire length = 132.48
Initial. Total Number of Contacts = 240464
Initial. Via VIA12C count = 119065
Initial. Via VIA23C count = 102579
Initial. Via VIA34C count = 11096
Initial. Via VIA45C count = 6678
Initial. Via VIA56C count = 595
Initial. Via VIA67C count = 447
Initial. Via VIA78C count = 2
Initial. Via VIA89C count = 2
Initial. completed.

Start GR phase 1
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
30% of nets complete Elapsed cpu time: 0:00:10 Elapsed real time: 0:00:10
40% of nets complete Elapsed cpu time: 0:00:12 Elapsed real time: 0:00:12
50% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
60% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
70% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
80% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
90% of nets complete Elapsed cpu time: 0:00:14 Elapsed real time: 0:00:14
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:14 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:14 total=0:00:14
[End of Phase1 Routing] Stage (MB): Used    1  Alloctr    2  Proc    0 
[End of Phase1 Routing] Total (MB): Used   98  Alloctr  100  Proc 2205 
phase1. Routing result:
phase1. Both Dirs: Overflow =   686 Max = 3 GRCs =   859 (0.43%)
phase1. H routing: Overflow =   595 Max = 2 (GRCs = 12) GRCs =   714 (0.72%)
phase1. V routing: Overflow =    91 Max = 3 (GRCs =  1) GRCs =   145 (0.15%)
phase1. M1         Overflow =   324 Max = 2 (GRCs =  1) GRCs =   453 (0.46%)
phase1. M2         Overflow =    91 Max = 3 (GRCs =  1) GRCs =   145 (0.15%)
phase1. M3         Overflow =   267 Max = 2 (GRCs = 11) GRCs =   258 (0.26%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       86.1 8.89 2.66 0.90 0.03 0.39 0.13 0.02 0.01 0.00 0.67 0.00 0.00 0.19
M2       7.71 16.2 22.5 21.6 15.9 8.83 4.22 1.88 0.69 0.00 0.13 0.03 0.00 0.00
M3       7.04 9.46 14.2 15.1 0.00 16.8 12.2 10.5 7.19 0.00 7.02 0.00 0.22 0.01
M4       40.3 16.5 18.2 10.4 0.00 7.72 3.99 1.67 0.87 0.00 0.25 0.00 0.00 0.00
M5       35.5 0.00 0.05 10.9 0.00 38.4 7.43 0.00 0.00 0.00 7.54 0.00 0.00 0.00
M6       84.1 0.00 0.00 5.73 0.00 9.38 0.54 0.00 0.00 0.00 0.18 0.00 0.00 0.00
M7       79.9 0.00 0.00 0.00 0.00 4.58 0.00 0.00 0.00 0.00 15.5 0.00 0.00 0.00
M8       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.51 0.00 0.00 0.00
M9       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.45 0.00 0.00 0.00
Total    58.5 5.89 6.64 7.46 1.84 9.92 3.29 1.62 1.01 0.00 3.69 0.00 0.03 0.02


phase1. Total Wire Length = 1654038.76
phase1. Layer M1 wire length = 49071.29
phase1. Layer M2 wire length = 559674.33
phase1. Layer M3 wire length = 485713.45
phase1. Layer M4 wire length = 233045.67
phase1. Layer M5 wire length = 217793.48
phase1. Layer M6 wire length = 44445.90
phase1. Layer M7 wire length = 62031.04
phase1. Layer M8 wire length = 1365.04
phase1. Layer M9 wire length = 898.56
phase1. Total Number of Contacts = 248567
phase1. Via VIA12C count = 123062
phase1. Via VIA23C count = 99617
phase1. Via VIA34C count = 14178
phase1. Via VIA45C count = 9489
phase1. Via VIA56C count = 1252
phase1. Via VIA67C count = 921
phase1. Via VIA78C count = 36
phase1. Via VIA89C count = 12
phase1. completed.

Start GR phase 2
10% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
20% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
30% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
40% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
50% of nets complete Elapsed cpu time: 0:00:08 Elapsed real time: 0:00:08
60% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
70% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
80% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
90% of nets complete Elapsed cpu time: 0:00:09 Elapsed real time: 0:00:09
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:09 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   98  Alloctr  100  Proc 2205 
phase2. Routing result:
phase2. Both Dirs: Overflow =   308 Max = 2 GRCs =   402 (0.20%)
phase2. H routing: Overflow =   308 Max = 2 (GRCs =   1) GRCs =   401 (0.40%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =   1) GRCs =     1 (0.00%)
phase2. M1         Overflow =   238 Max = 1 (GRCs = 144) GRCs =   332 (0.33%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =   1) GRCs =     1 (0.00%)
phase2. M3         Overflow =    70 Max = 2 (GRCs =   1) GRCs =    69 (0.07%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       86.0 8.84 2.70 0.93 0.03 0.41 0.14 0.03 0.01 0.00 0.67 0.00 0.00 0.14
M2       7.50 16.8 24.0 23.8 16.6 7.78 2.64 0.60 0.09 0.00 0.01 0.00 0.00 0.00
M3       6.96 9.37 14.2 14.9 0.00 16.6 12.3 10.6 7.21 0.00 7.56 0.00 0.07 0.00
M4       40.3 16.5 18.2 10.4 0.00 7.76 4.01 1.64 0.87 0.00 0.24 0.00 0.00 0.00
M5       35.6 0.00 0.05 10.9 0.00 38.4 7.41 0.00 0.00 0.00 7.58 0.00 0.00 0.00
M6       84.1 0.00 0.00 5.71 0.00 9.39 0.54 0.00 0.00 0.00 0.18 0.00 0.00 0.00
M7       79.9 0.00 0.00 0.00 0.00 4.53 0.00 0.00 0.00 0.00 15.5 0.00 0.00 0.00
M8       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.50 0.00 0.00 0.00
M9       99.6 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.35 0.00 0.00 0.00
Total    59.5 5.79 6.65 7.50 1.87 9.53 3.04 1.45 0.92 0.00 3.66 0.00 0.01 0.02


phase2. Total Wire Length = 1655599.46
phase2. Layer M1 wire length = 49655.47
phase2. Layer M2 wire length = 561722.42
phase2. Layer M3 wire length = 484680.91
phase2. Layer M4 wire length = 233139.94
phase2. Layer M5 wire length = 217717.67
phase2. Layer M6 wire length = 44385.10
phase2. Layer M7 wire length = 62034.36
phase2. Layer M8 wire length = 1365.04
phase2. Layer M9 wire length = 898.56
phase2. Total Number of Contacts = 248828
phase2. Via VIA12C count = 123244
phase2. Via VIA23C count = 99674
phase2. Via VIA34C count = 14202
phase2. Via VIA45C count = 9486
phase2. Via VIA56C count = 1255
phase2. Via VIA67C count = 919
phase2. Via VIA78C count = 36
phase2. Via VIA89C count = 12
phase2. completed.

Start GR phase 3
10% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
20% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
30% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
40% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
50% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
60% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
70% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
80% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
90% of nets complete Elapsed cpu time: 0:00:02 Elapsed real time: 0:00:02
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:02 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used   98  Alloctr  100  Proc 2205 
phase3. Routing result:
phase3. Both Dirs: Overflow =   244 Max = 2 GRCs =   337 (0.17%)
phase3. H routing: Overflow =   244 Max = 2 (GRCs =   1) GRCs =   337 (0.34%)
phase3. V routing: Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M1         Overflow =   228 Max = 1 (GRCs = 134) GRCs =   322 (0.32%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M3         Overflow =    16 Max = 2 (GRCs =   1) GRCs =    15 (0.02%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =   0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       86.0 8.85 2.71 0.93 0.03 0.41 0.14 0.03 0.01 0.00 0.67 0.00 0.00 0.13
M2       7.51 16.8 24.0 24.0 16.8 7.69 2.41 0.50 0.07 0.00 0.01 0.00 0.00 0.00
M3       6.96 9.35 14.1 14.9 0.00 16.6 12.3 10.6 7.31 0.00 7.66 0.00 0.01 0.00
M4       40.2 16.5 18.2 10.4 0.00 7.77 4.02 1.66 0.88 0.00 0.25 0.00 0.00 0.00
M5       35.5 0.00 0.05 10.9 0.00 38.4 7.42 0.00 0.00 0.00 7.62 0.00 0.00 0.00
M6       84.1 0.00 0.00 5.72 0.00 9.42 0.54 0.00 0.00 0.00 0.19 0.00 0.00 0.00
M7       79.9 0.00 0.00 0.00 0.00 4.54 0.00 0.00 0.00 0.00 15.5 0.00 0.00 0.00
M8       99.5 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.50 0.00 0.00 0.00
M9       99.6 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.34 0.00 0.00 0.00
Total    59.6 5.77 6.62 7.49 1.89 9.50 3.00 1.44 0.93 0.00 3.66 0.00 0.00 0.02


phase3. Total Wire Length = 1655428.10
phase3. Layer M1 wire length = 49673.97
phase3. Layer M2 wire length = 561521.96
phase3. Layer M3 wire length = 484063.95
phase3. Layer M4 wire length = 233349.39
phase3. Layer M5 wire length = 217950.80
phase3. Layer M6 wire length = 44523.86
phase3. Layer M7 wire length = 62080.57
phase3. Layer M8 wire length = 1365.04
phase3. Layer M9 wire length = 898.56
phase3. Total Number of Contacts = 248958
phase3. Via VIA12C count = 123249
phase3. Via VIA23C count = 99643
phase3. Via VIA34C count = 14272
phase3. Via VIA45C count = 9538
phase3. Via VIA56C count = 1273
phase3. Via VIA67C count = 935
phase3. Via VIA78C count = 36
phase3. Via VIA89C count = 12
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:45 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:45
[End of Whole Chip Routing] Stage (MB): Used   45  Alloctr   46  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   98  Alloctr  100  Proc 2205 

Congestion utilization per direction:
Average vertical track utilization   = 22.56 %
Peak    vertical track utilization   = 82.35 %
Average horizontal track utilization = 29.75 %
Peak    horizontal track utilization = 114.29 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used   93  Alloctr   95  Proc 2205 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:46 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:45 total=0:00:46
[GR: Done] Stage (MB): Used   46  Alloctr   47  Proc    0 
[GR: Done] Total (MB): Used   93  Alloctr   95  Proc 2205 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:48 
[End of Global Routing] Elapsed cpu  time: sys=0:00:01 usr=0:00:47 total=0:00:48
[End of Global Routing] Stage (MB): Used   28  Alloctr   28  Proc    0 
[End of Global Routing] Total (MB): Used   75  Alloctr   76  Proc 2205 

Start track assignment

Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:02 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Read routes] Stage (MB): Used   10  Alloctr   10  Proc    0 
[Track Assign: Read routes] Total (MB): Used   86  Alloctr   86  Proc 2205 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 97801 of 325926


[Track Assign: Iteration 0] Elapsed real time: 0:00:09 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Track Assign: Iteration 0] Stage (MB): Used    9  Alloctr   13  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   85  Alloctr   90  Proc 2205 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:18 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:18 total=0:00:18
[Track Assign: Iteration 1] Stage (MB): Used    9  Alloctr   13  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   84  Alloctr   90  Proc 2205 

Number of wires with overlap after iteration 1 = 33406 of 263052


Wire length and via report:
---------------------------
Number of M1 wires: 13096                POLYCON: 0
Number of M2 wires: 154659               VIA12C: 123671
Number of M3 wires: 78331                VIA23C: 126205
Number of M4 wires: 10306                VIA34C: 15734
Number of M5 wires: 5346                 VIA45C: 9592
Number of M6 wires: 809                  VIA56C: 1254
Number of M7 wires: 484                  VIA67C: 890
Number of M8 wires: 15           VIA78C: 32
Number of M9 wires: 6            VIA89C: 12
Total number of wires: 263052            vias: 277390

Total M1 wire length: 41196.4
Total M2 wire length: 553646.9
Total M3 wire length: 506481.5
Total M4 wire length: 247264.6
Total M5 wire length: 216255.2
Total M6 wire length: 43967.9
Total M7 wire length: 61730.3
Total M8 wire length: 1363.2
Total M9 wire length: 894.4
Total wire length: 1672800.5

Longest M1 wire length: 211.2
Longest M2 wire length: 232.6
Longest M3 wire length: 276.4
Longest M4 wire length: 497.6
Longest M5 wire length: 416.6
Longest M6 wire length: 413.4
Longest M7 wire length: 492.8
Longest M8 wire length: 273.9
Longest M9 wire length: 276.5


[Track Assign: Done] Elapsed real time: 0:00:23 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:22 total=0:00:23
[Track Assign: Done] Stage (MB): Used    4  Alloctr    4  Proc    0 
[Track Assign: Done] Total (MB): Used   80  Alloctr   81  Proc 2205 
Printing options for 'set_route_zrt_common_options'

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   86  Alloctr   87  Proc 2205 
Total number of nets = 31395, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/1024 Partitions, Violations = 3
Routed  5/1024 Partitions, Violations = 4
Routed  10/1024 Partitions, Violations =        25
Routed  15/1024 Partitions, Violations =        72
Routed  20/1024 Partitions, Violations =        56
Routed  25/1024 Partitions, Violations =        55
Routed  30/1024 Partitions, Violations =        79
Routed  35/1024 Partitions, Violations =        94
Routed  40/1024 Partitions, Violations =        103
Routed  45/1024 Partitions, Violations =        113
Routed  50/1024 Partitions, Violations =        127
Routed  55/1024 Partitions, Violations =        137
Routed  60/1024 Partitions, Violations =        154
Routed  65/1024 Partitions, Violations =        157
Routed  70/1024 Partitions, Violations =        166
Routed  75/1024 Partitions, Violations =        161
Routed  80/1024 Partitions, Violations =        172
Routed  85/1024 Partitions, Violations =        199
Routed  90/1024 Partitions, Violations =        213
Routed  95/1024 Partitions, Violations =        232
Routed  100/1024 Partitions, Violations =       248
Routed  105/1024 Partitions, Violations =       268
Routed  110/1024 Partitions, Violations =       274
Routed  115/1024 Partitions, Violations =       251
Routed  120/1024 Partitions, Violations =       254
Routed  125/1024 Partitions, Violations =       250
Routed  130/1024 Partitions, Violations =       273
Routed  135/1024 Partitions, Violations =       274
Routed  140/1024 Partitions, Violations =       294
Routed  145/1024 Partitions, Violations =       309
Routed  150/1024 Partitions, Violations =       325
Routed  155/1024 Partitions, Violations =       350
Routed  160/1024 Partitions, Violations =       344
Routed  165/1024 Partitions, Violations =       337
Routed  170/1024 Partitions, Violations =       364
Routed  175/1024 Partitions, Violations =       355
Routed  180/1024 Partitions, Violations =       365
Routed  185/1024 Partitions, Violations =       393
Routed  190/1024 Partitions, Violations =       420
Routed  195/1024 Partitions, Violations =       417
Routed  200/1024 Partitions, Violations =       428
Routed  205/1024 Partitions, Violations =       417
Routed  210/1024 Partitions, Violations =       424
Routed  215/1024 Partitions, Violations =       436
Routed  220/1024 Partitions, Violations =       437
Routed  225/1024 Partitions, Violations =       464
Routed  230/1024 Partitions, Violations =       477
Routed  235/1024 Partitions, Violations =       487
Routed  240/1024 Partitions, Violations =       470
Routed  245/1024 Partitions, Violations =       482
Routed  250/1024 Partitions, Violations =       479
Routed  255/1024 Partitions, Violations =       509
Routed  260/1024 Partitions, Violations =       512
Routed  265/1024 Partitions, Violations =       532
Routed  270/1024 Partitions, Violations =       547
Routed  275/1024 Partitions, Violations =       560
Routed  280/1024 Partitions, Violations =       571
Routed  285/1024 Partitions, Violations =       563
Routed  290/1024 Partitions, Violations =       557
Routed  295/1024 Partitions, Violations =       573
Routed  300/1024 Partitions, Violations =       586
Routed  305/1024 Partitions, Violations =       602
Routed  310/1024 Partitions, Violations =       634
Routed  315/1024 Partitions, Violations =       647
Routed  320/1024 Partitions, Violations =       662
Routed  325/1024 Partitions, Violations =       672
Routed  330/1024 Partitions, Violations =       697
Routed  335/1024 Partitions, Violations =       698
Routed  340/1024 Partitions, Violations =       709
Routed  345/1024 Partitions, Violations =       723
Routed  350/1024 Partitions, Violations =       729
Routed  355/1024 Partitions, Violations =       752
Routed  360/1024 Partitions, Violations =       772
Routed  365/1024 Partitions, Violations =       778
Routed  370/1024 Partitions, Violations =       765
Routed  375/1024 Partitions, Violations =       794
Routed  380/1024 Partitions, Violations =       797
Routed  385/1024 Partitions, Violations =       795
Routed  390/1024 Partitions, Violations =       800
Routed  395/1024 Partitions, Violations =       804
Routed  400/1024 Partitions, Violations =       811
Routed  405/1024 Partitions, Violations =       787
Routed  410/1024 Partitions, Violations =       804
Routed  415/1024 Partitions, Violations =       823
Routed  420/1024 Partitions, Violations =       823
Routed  425/1024 Partitions, Violations =       824
Routed  430/1024 Partitions, Violations =       836
Routed  435/1024 Partitions, Violations =       850
Routed  440/1024 Partitions, Violations =       894
Routed  445/1024 Partitions, Violations =       913
Routed  450/1024 Partitions, Violations =       916
Routed  455/1024 Partitions, Violations =       959
Routed  460/1024 Partitions, Violations =       951
Routed  465/1024 Partitions, Violations =       966
Routed  470/1024 Partitions, Violations =       946
Routed  475/1024 Partitions, Violations =       927
Routed  480/1024 Partitions, Violations =       940
Routed  485/1024 Partitions, Violations =       942
Routed  490/1024 Partitions, Violations =       955
Routed  495/1024 Partitions, Violations =       974
Routed  500/1024 Partitions, Violations =       982
Routed  505/1024 Partitions, Violations =       975
Routed  510/1024 Partitions, Violations =       1017
Routed  515/1024 Partitions, Violations =       1016
Routed  520/1024 Partitions, Violations =       1037
Routed  525/1024 Partitions, Violations =       1049
Routed  530/1024 Partitions, Violations =       1046
Routed  535/1024 Partitions, Violations =       1058
Routed  540/1024 Partitions, Violations =       1049
Routed  545/1024 Partitions, Violations =       1056
Routed  550/1024 Partitions, Violations =       1051
Routed  555/1024 Partitions, Violations =       1042
Routed  560/1024 Partitions, Violations =       1040
Routed  565/1024 Partitions, Violations =       1025
Routed  570/1024 Partitions, Violations =       1043
Routed  575/1024 Partitions, Violations =       1034
Routed  580/1024 Partitions, Violations =       1045
Routed  585/1024 Partitions, Violations =       1037
Routed  590/1024 Partitions, Violations =       1041
Routed  595/1024 Partitions, Violations =       1043
Routed  600/1024 Partitions, Violations =       1096
Routed  605/1024 Partitions, Violations =       1110
Routed  610/1024 Partitions, Violations =       1163
Routed  615/1024 Partitions, Violations =       1166
Routed  620/1024 Partitions, Violations =       1163
Routed  625/1024 Partitions, Violations =       1187
Routed  630/1024 Partitions, Violations =       1197
Routed  635/1024 Partitions, Violations =       1197
Routed  640/1024 Partitions, Violations =       1181
Routed  645/1024 Partitions, Violations =       1189
Routed  650/1024 Partitions, Violations =       1194
Routed  655/1024 Partitions, Violations =       1181
Routed  660/1024 Partitions, Violations =       1235
Routed  665/1024 Partitions, Violations =       1246
Routed  670/1024 Partitions, Violations =       1256
Routed  675/1024 Partitions, Violations =       1254
Routed  680/1024 Partitions, Violations =       1290
Routed  685/1024 Partitions, Violations =       1282
Routed  690/1024 Partitions, Violations =       1285
Routed  695/1024 Partitions, Violations =       1305
Routed  700/1024 Partitions, Violations =       1308
Routed  705/1024 Partitions, Violations =       1300
Routed  710/1024 Partitions, Violations =       1311
Routed  715/1024 Partitions, Violations =       1292
Routed  720/1024 Partitions, Violations =       1285
Routed  725/1024 Partitions, Violations =       1283
Routed  730/1024 Partitions, Violations =       1287
Routed  735/1024 Partitions, Violations =       1282
Routed  740/1024 Partitions, Violations =       1306
Routed  745/1024 Partitions, Violations =       1326
Routed  750/1024 Partitions, Violations =       1319
Routed  755/1024 Partitions, Violations =       1331
Routed  760/1024 Partitions, Violations =       1369
Routed  765/1024 Partitions, Violations =       1367
Routed  770/1024 Partitions, Violations =       1353
Routed  775/1024 Partitions, Violations =       1359
Routed  780/1024 Partitions, Violations =       1352
Routed  785/1024 Partitions, Violations =       1353
Routed  790/1024 Partitions, Violations =       1346
Routed  795/1024 Partitions, Violations =       1339
Routed  800/1024 Partitions, Violations =       1341
Routed  805/1024 Partitions, Violations =       1328
Routed  810/1024 Partitions, Violations =       1324
Routed  815/1024 Partitions, Violations =       1338
Routed  820/1024 Partitions, Violations =       1346
Routed  825/1024 Partitions, Violations =       1353
Routed  830/1024 Partitions, Violations =       1361
Routed  835/1024 Partitions, Violations =       1360
Routed  840/1024 Partitions, Violations =       1362
Routed  845/1024 Partitions, Violations =       1378
Routed  850/1024 Partitions, Violations =       1384
Routed  855/1024 Partitions, Violations =       1390
Routed  860/1024 Partitions, Violations =       1400
Routed  865/1024 Partitions, Violations =       1397
Routed  870/1024 Partitions, Violations =       1388
Routed  875/1024 Partitions, Violations =       1390
Routed  880/1024 Partitions, Violations =       1390
Routed  885/1024 Partitions, Violations =       1395
Routed  890/1024 Partitions, Violations =       1390
Routed  895/1024 Partitions, Violations =       1418
Routed  900/1024 Partitions, Violations =       1447
Routed  905/1024 Partitions, Violations =       1444
Routed  910/1024 Partitions, Violations =       1425
Routed  915/1024 Partitions, Violations =       1406
Routed  920/1024 Partitions, Violations =       1412
Routed  925/1024 Partitions, Violations =       1429
Routed  930/1024 Partitions, Violations =       1449
Routed  935/1024 Partitions, Violations =       1454
Routed  940/1024 Partitions, Violations =       1465
Routed  945/1024 Partitions, Violations =       1486
Routed  950/1024 Partitions, Violations =       1482
Routed  955/1024 Partitions, Violations =       1510
Routed  960/1024 Partitions, Violations =       1509
Routed  965/1024 Partitions, Violations =       1522
Routed  970/1024 Partitions, Violations =       1501
Routed  975/1024 Partitions, Violations =       1526
Routed  980/1024 Partitions, Violations =       1527
Routed  985/1024 Partitions, Violations =       1525
Routed  990/1024 Partitions, Violations =       1524
Routed  995/1024 Partitions, Violations =       1526
Routed  1000/1024 Partitions, Violations =      1539
Routed  1005/1024 Partitions, Violations =      1518
Routed  1010/1024 Partitions, Violations =      1534
Routed  1015/1024 Partitions, Violations =      1529
Routed  1020/1024 Partitions, Violations =      1529

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      1525
        Diff net spacing : 542
        Diff net via-cut spacing : 4
        Less than minimum area : 63
        Less than minimum width : 1
        Same net spacing : 34
        Short : 834
        Internal-only types : 47

[Iter 0] Elapsed real time: 0:00:44 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:44 total=0:00:44
[Iter 0] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   99  Proc 2205 

End DR iteration 0 with 1024 parts

Start DR iteration 1: non-uniform partition
Routed  1/478 Partitions, Violations =  1518
Routed  2/478 Partitions, Violations =  1503
Routed  4/478 Partitions, Violations =  1493
Routed  6/478 Partitions, Violations =  1474
Routed  8/478 Partitions, Violations =  1466
Routed  10/478 Partitions, Violations = 1450
Routed  12/478 Partitions, Violations = 1432
Routed  14/478 Partitions, Violations = 1424
Routed  16/478 Partitions, Violations = 1398
Routed  18/478 Partitions, Violations = 1390
Routed  20/478 Partitions, Violations = 1380
Routed  22/478 Partitions, Violations = 1374
Routed  24/478 Partitions, Violations = 1367
Routed  26/478 Partitions, Violations = 1363
Routed  28/478 Partitions, Violations = 1359
Routed  30/478 Partitions, Violations = 1344
Routed  32/478 Partitions, Violations = 1337
Routed  34/478 Partitions, Violations = 1328
Routed  36/478 Partitions, Violations = 1301
Routed  38/478 Partitions, Violations = 1276
Routed  40/478 Partitions, Violations = 1267
Routed  42/478 Partitions, Violations = 1255
Routed  44/478 Partitions, Violations = 1247
Routed  46/478 Partitions, Violations = 1236
Routed  48/478 Partitions, Violations = 1231
Routed  50/478 Partitions, Violations = 1222
Routed  52/478 Partitions, Violations = 1216
Routed  54/478 Partitions, Violations = 1208
Routed  56/478 Partitions, Violations = 1203
Routed  58/478 Partitions, Violations = 1193
Routed  60/478 Partitions, Violations = 1189
Routed  62/478 Partitions, Violations = 1183
Routed  64/478 Partitions, Violations = 1164
Routed  66/478 Partitions, Violations = 1161
Routed  68/478 Partitions, Violations = 1157
Routed  70/478 Partitions, Violations = 1149
Routed  72/478 Partitions, Violations = 1143
Routed  74/478 Partitions, Violations = 1138
Routed  76/478 Partitions, Violations = 1134
Routed  78/478 Partitions, Violations = 1113
Routed  80/478 Partitions, Violations = 1107
Routed  82/478 Partitions, Violations = 1105
Routed  84/478 Partitions, Violations = 1103
Routed  86/478 Partitions, Violations = 1097
Routed  88/478 Partitions, Violations = 1092
Routed  90/478 Partitions, Violations = 1088
Routed  92/478 Partitions, Violations = 1086
Routed  94/478 Partitions, Violations = 1084
Routed  96/478 Partitions, Violations = 1079
Routed  98/478 Partitions, Violations = 1076
Routed  100/478 Partitions, Violations =        1074
Routed  102/478 Partitions, Violations =        1072
Routed  104/478 Partitions, Violations =        1062
Routed  106/478 Partitions, Violations =        1057
Routed  108/478 Partitions, Violations =        1055
Routed  110/478 Partitions, Violations =        1051
Routed  112/478 Partitions, Violations =        1050
Routed  114/478 Partitions, Violations =        1046
Routed  116/478 Partitions, Violations =        1044
Routed  118/478 Partitions, Violations =        1031
Routed  120/478 Partitions, Violations =        1026
Routed  122/478 Partitions, Violations =        1024
Routed  124/478 Partitions, Violations =        1022
Routed  126/478 Partitions, Violations =        1020
Routed  128/478 Partitions, Violations =        1018
Routed  130/478 Partitions, Violations =        1016
Routed  132/478 Partitions, Violations =        1014
Routed  134/478 Partitions, Violations =        1007
Routed  136/478 Partitions, Violations =        992
Routed  138/478 Partitions, Violations =        976
Routed  140/478 Partitions, Violations =        962
Routed  142/478 Partitions, Violations =        946
Routed  144/478 Partitions, Violations =        931
Routed  146/478 Partitions, Violations =        912
Routed  148/478 Partitions, Violations =        900
Routed  150/478 Partitions, Violations =        888
Routed  152/478 Partitions, Violations =        872
Routed  154/478 Partitions, Violations =        862
Routed  156/478 Partitions, Violations =        852
Routed  158/478 Partitions, Violations =        841
Routed  160/478 Partitions, Violations =        830
Routed  162/478 Partitions, Violations =        820
Routed  164/478 Partitions, Violations =        811
Routed  166/478 Partitions, Violations =        803
Routed  168/478 Partitions, Violations =        795
Routed  170/478 Partitions, Violations =        787
Routed  172/478 Partitions, Violations =        779
Routed  174/478 Partitions, Violations =        771
Routed  176/478 Partitions, Violations =        760
Routed  178/478 Partitions, Violations =        752
Routed  180/478 Partitions, Violations =        742
Routed  182/478 Partitions, Violations =        734
Routed  184/478 Partitions, Violations =        720
Routed  186/478 Partitions, Violations =        708
Routed  188/478 Partitions, Violations =        699
Routed  190/478 Partitions, Violations =        694
Routed  192/478 Partitions, Violations =        685
Routed  194/478 Partitions, Violations =        675
Routed  196/478 Partitions, Violations =        669
Routed  198/478 Partitions, Violations =        662
Routed  200/478 Partitions, Violations =        654
Routed  202/478 Partitions, Violations =        647
Routed  204/478 Partitions, Violations =        639
Routed  206/478 Partitions, Violations =        633
Routed  208/478 Partitions, Violations =        627
Routed  210/478 Partitions, Violations =        621
Routed  212/478 Partitions, Violations =        613
Routed  214/478 Partitions, Violations =        605
Routed  216/478 Partitions, Violations =        597
Routed  218/478 Partitions, Violations =        587
Routed  220/478 Partitions, Violations =        581
Routed  222/478 Partitions, Violations =        575
Routed  224/478 Partitions, Violations =        569
Routed  226/478 Partitions, Violations =        562
Routed  228/478 Partitions, Violations =        556
Routed  230/478 Partitions, Violations =        550
Routed  232/478 Partitions, Violations =        539
Routed  234/478 Partitions, Violations =        534
Routed  236/478 Partitions, Violations =        525
Routed  238/478 Partitions, Violations =        516
Routed  240/478 Partitions, Violations =        510
Routed  242/478 Partitions, Violations =        507
Routed  244/478 Partitions, Violations =        501
Routed  246/478 Partitions, Violations =        495
Routed  248/478 Partitions, Violations =        489
Routed  250/478 Partitions, Violations =        481
Routed  252/478 Partitions, Violations =        474
Routed  254/478 Partitions, Violations =        465
Routed  256/478 Partitions, Violations =        459
Routed  258/478 Partitions, Violations =        453
Routed  260/478 Partitions, Violations =        446
Routed  262/478 Partitions, Violations =        440
Routed  264/478 Partitions, Violations =        434
Routed  266/478 Partitions, Violations =        426
Routed  268/478 Partitions, Violations =        420
Routed  270/478 Partitions, Violations =        412
Routed  272/478 Partitions, Violations =        406
Routed  274/478 Partitions, Violations =        400
Routed  276/478 Partitions, Violations =        394
Routed  278/478 Partitions, Violations =        385
Routed  280/478 Partitions, Violations =        379
Routed  282/478 Partitions, Violations =        371
Routed  284/478 Partitions, Violations =        364
Routed  286/478 Partitions, Violations =        356
Routed  288/478 Partitions, Violations =        350
Routed  290/478 Partitions, Violations =        344
Routed  292/478 Partitions, Violations =        338
Routed  294/478 Partitions, Violations =        330
Routed  296/478 Partitions, Violations =        324
Routed  298/478 Partitions, Violations =        316
Routed  300/478 Partitions, Violations =        310
Routed  302/478 Partitions, Violations =        304
Routed  304/478 Partitions, Violations =        298
Routed  306/478 Partitions, Violations =        294
Routed  308/478 Partitions, Violations =        290
Routed  310/478 Partitions, Violations =        286
Routed  312/478 Partitions, Violations =        282
Routed  314/478 Partitions, Violations =        278
Routed  316/478 Partitions, Violations =        274
Routed  318/478 Partitions, Violations =        269
Routed  320/478 Partitions, Violations =        265
Routed  322/478 Partitions, Violations =        261
Routed  324/478 Partitions, Violations =        257
Routed  326/478 Partitions, Violations =        253
Routed  328/478 Partitions, Violations =        249
Routed  330/478 Partitions, Violations =        245
Routed  332/478 Partitions, Violations =        241
Routed  334/478 Partitions, Violations =        237
Routed  336/478 Partitions, Violations =        234
Routed  338/478 Partitions, Violations =        229
Routed  340/478 Partitions, Violations =        225
Routed  342/478 Partitions, Violations =        221
Routed  344/478 Partitions, Violations =        216
Routed  346/478 Partitions, Violations =        212
Routed  348/478 Partitions, Violations =        208
Routed  350/478 Partitions, Violations =        204
Routed  352/478 Partitions, Violations =        199
Routed  354/478 Partitions, Violations =        195
Routed  356/478 Partitions, Violations =        191
Routed  358/478 Partitions, Violations =        187
Routed  360/478 Partitions, Violations =        183
Routed  362/478 Partitions, Violations =        179
Routed  364/478 Partitions, Violations =        174
Routed  366/478 Partitions, Violations =        170
Routed  368/478 Partitions, Violations =        165
Routed  370/478 Partitions, Violations =        161
Routed  372/478 Partitions, Violations =        155
Routed  374/478 Partitions, Violations =        151
Routed  376/478 Partitions, Violations =        147
Routed  378/478 Partitions, Violations =        141
Routed  380/478 Partitions, Violations =        135
Routed  382/478 Partitions, Violations =        133
Routed  384/478 Partitions, Violations =        129
Routed  386/478 Partitions, Violations =        125
Routed  388/478 Partitions, Violations =        121
Routed  390/478 Partitions, Violations =        117
Routed  392/478 Partitions, Violations =        114
Routed  394/478 Partitions, Violations =        110
Routed  396/478 Partitions, Violations =        105
Routed  398/478 Partitions, Violations =        101
Routed  400/478 Partitions, Violations =        97
Routed  402/478 Partitions, Violations =        93
Routed  404/478 Partitions, Violations =        90
Routed  406/478 Partitions, Violations =        88
Routed  408/478 Partitions, Violations =        86
Routed  410/478 Partitions, Violations =        84
Routed  412/478 Partitions, Violations =        82
Routed  414/478 Partitions, Violations =        80
Routed  416/478 Partitions, Violations =        77
Routed  418/478 Partitions, Violations =        75
Routed  420/478 Partitions, Violations =        73
Routed  422/478 Partitions, Violations =        71
Routed  424/478 Partitions, Violations =        69
Routed  426/478 Partitions, Violations =        67
Routed  428/478 Partitions, Violations =        65
Routed  430/478 Partitions, Violations =        63
Routed  432/478 Partitions, Violations =        61
Routed  434/478 Partitions, Violations =        59
Routed  436/478 Partitions, Violations =        57
Routed  438/478 Partitions, Violations =        55
Routed  440/478 Partitions, Violations =        53
Routed  442/478 Partitions, Violations =        51
Routed  444/478 Partitions, Violations =        49
Routed  446/478 Partitions, Violations =        47
Routed  448/478 Partitions, Violations =        45
Routed  450/478 Partitions, Violations =        43
Routed  452/478 Partitions, Violations =        41
Routed  454/478 Partitions, Violations =        39
Routed  456/478 Partitions, Violations =        37
Routed  458/478 Partitions, Violations =        35
Routed  460/478 Partitions, Violations =        33
Routed  462/478 Partitions, Violations =        31
Routed  464/478 Partitions, Violations =        29
Routed  466/478 Partitions, Violations =        27
Routed  468/478 Partitions, Violations =        25
Routed  470/478 Partitions, Violations =        22
Routed  472/478 Partitions, Violations =        20
Routed  474/478 Partitions, Violations =        18
Routed  476/478 Partitions, Violations =        16
Routed  478/478 Partitions, Violations =        14

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      14
        Less than minimum area : 2
        Internal-only types : 12

[Iter 1] Elapsed real time: 0:00:49 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[Iter 1] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 1] Total (MB): Used   97  Alloctr   99  Proc 2205 

End DR iteration 1 with 478 parts

Start DR iteration 2: non-uniform partition
Routed  1/10 Partitions, Violations =   10
Routed  2/10 Partitions, Violations =   8
Routed  3/10 Partitions, Violations =   7
Routed  4/10 Partitions, Violations =   6
Routed  5/10 Partitions, Violations =   5
Routed  6/10 Partitions, Violations =   4
Routed  7/10 Partitions, Violations =   3
Routed  8/10 Partitions, Violations =   2
Routed  9/10 Partitions, Violations =   1
Routed  10/10 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 2] Elapsed real time: 0:00:49 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[Iter 2] Stage (MB): Used   17  Alloctr   17  Proc    0 
[Iter 2] Total (MB): Used   97  Alloctr   99  Proc 2205 

End DR iteration 2 with 10 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:49 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[DR] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR] Total (MB): Used   84  Alloctr   85  Proc 2205 
[DR: Done] Elapsed real time: 0:00:49 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:48 total=0:00:49
[DR: Done] Stage (MB): Used    3  Alloctr    3  Proc    0 
[DR: Done] Total (MB): Used   84  Alloctr   85  Proc 2205 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1677223 micron
Total Number of Contacts =             269495
Total Number of Wires =                270142
Total Number of PtConns =              19123
Total Number of Routed Wires =       270142
Total Routed Wire Length =           1672640 micron
Total Number of Routed Contacts =       269495
        Layer          M1 :      46184 micron
        Layer          M2 :     556201 micron
        Layer          M3 :     510004 micron
        Layer          M4 :     248128 micron
        Layer          M5 :     210166 micron
        Layer          M6 :      43414 micron
        Layer          M7 :      60933 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9058
        Via   VIA34C(rot) :      15527
        Via        VIA23C :     121318
        Via   VIA23C(rot) :          4
        Via        VIA12B :        443
        Via   VIA12B(rot) :      16159
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104684

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269495 vias)
 
    Layer VIA1       =  0.00% (0      / 121421  vias)
        Un-optimized = 100.00% (121421  vias)
    Layer VIA2       =  0.00% (0      / 121322  vias)
        Un-optimized = 100.00% (121322  vias)
    Layer VIA3       =  0.00% (0      / 15527   vias)
        Un-optimized = 100.00% (15527   vias)
    Layer VIA4       =  0.00% (0      / 9058    vias)
        Un-optimized = 100.00% (9058    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269495 vias)
 
    Layer VIA1       =  0.00% (0      / 121421  vias)
    Layer VIA2       =  0.00% (0      / 121322  vias)
    Layer VIA3       =  0.00% (0      / 15527   vias)
    Layer VIA4       =  0.00% (0      / 9058    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269495 vias)
 
    Layer VIA1       =  0.00% (0      / 121421  vias)
        Un-optimized = 100.00% (121421  vias)
    Layer VIA2       =  0.00% (0      / 121322  vias)
        Un-optimized = 100.00% (121322  vias)
    Layer VIA3       =  0.00% (0      / 15527   vias)
        Un-optimized = 100.00% (15527   vias)
    Layer VIA4       =  0.00% (0      / 9058    vias)
        Un-optimized = 100.00% (9058    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 31395
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Initial Route Done             Mon Mar  6 15:03:24 2017
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -skip_initial_route -effort medium
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Skip Initial Route                    : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
ROPT:    Skipping Initial Route             Mon Mar  6 15:03:24 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 15:03:59 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.66
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3117
  Leaf Cell Count:              29616
  Buf/Inv Cell Count:            1520
  Buf Cell Count:                 333
  Inv Cell Count:                1187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22429
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   235158.219987
  Noncombinational Area:
                        171564.134523
  Buf/Inv Area:          11939.328123
  Total Buffer Area:          5293.67
  Total Inverter Area:        6645.66
  Macro/Black Box Area:      0.000000
  Net Area:              89147.684541
  Net XLength        :      837693.50
  Net YLength        :      842390.50
  -----------------------------------
  Cell Area:            406722.354511
  Design Area:          495870.039052
  Net Length        :      1680084.00


  Design Rules
  -----------------------------------
  Total Number of Nets:         31623
  Nets With Violations:            63
  Max Trans Violations:            35
  Max Cap Violations:              51
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.57
  Logic Optimization:                  7.45
  Mapping Optimization:              105.48
  -----------------------------------------
  Overall Compile Time:              302.32
  Overall Compile Wall Clock Time:   316.53

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 63
ROPT:    Number of Route Violation: 0 
ROPT:    Running Optimization Stage 1             Mon Mar  6 15:03:59 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'
Information: Design 'fpu' has no optimization constraints set. (OPT-108)


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 63
  Total moveable cell area: 406722.4
  Total fixed cell area: 0.0
  Total physical cell area: 406722.4
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  406724.2      0.00       0.0     570.6 fpu_mul/i_m4stg_frac/ary1_a0/n1568
    0:00:03  406726.0      0.00       0.0     544.4 fpu_mul/i_m4stg_frac/ary1_a0/n1452
    0:00:04  406740.8      0.00       0.0     536.4 fpu_mul/i_m4stg_frac/n1324
    0:00:04  406740.8      0.00       0.0     536.4 fpu_mul/i_m4stg_frac/n1324
    0:00:04  406740.8      0.00       0.0     536.4 fpu_mul/i_m4stg_frac/n1324
    0:00:05  406744.5      0.00       0.0     504.9 fpu_mul/i_m4stg_frac/ary1_a0/n1450
    0:00:05  406747.2      0.00       0.0     504.8 fpu_mul/i_m4stg_frac/ary1_a1/n1789
    0:00:05  406762.0      0.00       0.0     494.7 fpu_mul/i_m4stg_frac/n1286
    0:00:05  406762.0      0.00       0.0     494.7 fpu_mul/i_m4stg_frac/n1286
    0:00:05  406762.0      0.00       0.0     494.7 fpu_mul/i_m4stg_frac/n1286
    0:00:06  406776.7      0.00       0.0     490.4 fpu_mul/i_m4stg_frac/n1296
    0:00:06  406776.7      0.00       0.0     490.4 fpu_mul/i_m4stg_frac/n1296
    0:00:06  406776.7      0.00       0.0     490.4 fpu_mul/i_m4stg_frac/n1296
    0:00:06  406776.7      0.00       0.0     480.0 bw_r_rf16x160/n1913      
    0:00:06  406764.7      0.00       0.0     480.0 bw_r_rf16x160/n50        
    0:00:07  406779.5      0.00       0.0     480.0 fpu_mul/i_m4stg_frac/n1288
    0:00:07  406779.5      0.00       0.0     480.0 fpu_mul/i_m4stg_frac/n1288
    0:00:07  406779.5      0.00       0.0     480.0 fpu_mul/i_m4stg_frac/n1288
    0:00:07  406779.5      0.00       0.0     480.0 bw_r_rf16x160/n1917      
    0:00:07  406779.5      0.00       0.0     475.2 bw_r_rf16x160/n1914      
    0:00:07  406794.2      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1312
    0:00:07  406794.2      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1312
    0:00:07  406794.2      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1312
    0:00:08  406809.0      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1300
    0:00:08  406809.0      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1300
    0:00:08  406809.0      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1300
    0:00:08  406823.7      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1319
    0:00:08  406823.7      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1319
    0:00:08  406823.7      0.00       0.0     475.2 fpu_mul/i_m4stg_frac/n1319
    0:00:08  406827.4      0.00       0.0     449.4 fpu_mul/i_m4stg_frac/ary1_a0/n1546
    0:00:09  406842.2      0.00       0.0     449.4 fpu_mul/i_m4stg_frac/n147
    0:00:09  406842.2      0.00       0.0     449.4 fpu_mul/i_m4stg_frac/n147
    0:00:09  406842.2      0.00       0.0     449.4 fpu_mul/i_m4stg_frac/n147
    0:00:09  406842.2      0.00       0.0     422.1 bw_r_rf16x160/n1468      
    0:00:09  406842.2      0.00       0.0     419.3 bw_r_rf16x160/n1880      
    0:00:09  406842.2      0.00       0.0     413.2 bw_r_rf16x160/n2353      
    0:00:09  406842.2      0.00       0.0     379.2 bw_r_rf16x160/n1818      
    0:00:09  406842.2      0.00       0.0     379.2 bw_r_rf16x160/n3227      
    0:00:10  406845.8      0.00       0.0     366.7 fpu_mul/i_m4stg_frac/ary1_a0/n1587
    0:00:10  406845.8      0.00       0.0     352.9 bw_r_rf16x160/n1834      
    0:00:10  406845.8      0.00       0.0     337.1 bw_r_rf16x160/n1600      
    0:00:10  406845.8      0.00       0.0     304.7 bw_r_rf16x160/n1583      
    0:00:10  406845.8      0.00       0.0     300.6 bw_r_rf16x160/n2855      
    0:00:10  406845.8      0.00       0.0     292.2 bw_r_rf16x160/n3094      
    0:00:11  406833.9      0.00       0.0     292.2 bw_r_rf16x160/n53        
    0:00:11  406833.9      0.00       0.0     275.2 bw_r_rf16x160/n1318      
    0:00:11  406833.9      0.00       0.0     258.6 bw_r_rf16x160/n1858      
    0:00:11  406833.9      0.00       0.0     242.3 bw_r_rf16x160/n1819      
    0:00:11  406833.9      0.00       0.0     229.9 bw_r_rf16x160/n78        
    0:00:12  406833.9      0.00       0.0     229.9 n1524                    

  Beginning Max Capacitance Fix
  ------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  406833.9      0.00       0.0     203.9 bw_r_rf16x160/n25        
    0:00:12  406833.9      0.00       0.0     182.5 bw_r_rf16x160/n4         
    0:00:12  406837.6      0.00       0.0     163.1 fpu_mul/i_m4stg_frac/ary1_a0/n1550
    0:00:12  406837.6      0.00       0.0     144.5 bw_r_rf16x160/n1623      
    0:00:12  406837.6      0.00       0.0     130.9 bw_r_rf16x160/n1924      
    0:00:12  406837.6      0.00       0.0     119.0 fpu_add/n1354            
    0:00:12  406837.6      0.00       0.0     107.3 bw_r_rf16x160/n1881      
    0:00:12  406837.6      0.00       0.0      95.7 bw_r_rf16x160/n1712      
    0:00:12  406837.6      0.00       0.0      85.7 bw_r_rf16x160/n23        
    0:00:12  406841.2      0.00       0.0      76.1 fpu_mul/i_m4stg_frac/ary1_a0/n1595
    0:00:13  406844.9      0.00       0.0      67.5 fpu_mul/i_m4stg_frac/ary1_a0/n1359
    0:00:13  406848.6      0.00       0.0      59.4 fpu_mul/i_m4stg_frac/ary1_a0/n1363
    0:00:13  406848.6      0.00       0.0      51.7 bw_r_rf16x160/n1803      
    0:00:13  406848.6      0.00       0.0      45.3 bw_r_rf16x160/n1940      
    0:00:13  406848.6      0.00       0.0      39.7 bw_r_rf16x160/n1895      
    0:00:13  406852.3      0.00       0.0      34.2 fpu_mul/i_m4stg_frac/ary1_a0/n1548
    0:00:13  406852.3      0.00       0.0      29.1 bw_r_rf16x160/n1556      
    0:00:13  406852.3      0.00       0.0      24.3 fpu_mul/fpu_mul_frac_dp/n1512
    0:00:13  406852.3      0.00       0.0      19.7 bw_r_rf16x160/n100       
    0:00:13  406852.3      0.00       0.0      15.3 fpu_div/fpu_div_frac_dp/n408
    0:00:13  406852.3      0.00       0.0      11.4 bw_r_rf16x160/n1936      
    0:00:13  406852.3      0.00       0.0       7.9 fpu_add/fpu_add_frac_dp/n2529
    0:00:13  406852.3      0.00       0.0       5.4 bw_r_rf16x160/n1765      
    0:00:13  406852.3      0.00       0.0       3.7 bw_r_rf16x160/n1616      
    0:00:13  406853.2      0.00       0.0       2.3 fpu_add/fpu_add_frac_dp/n2568
    0:00:14  406856.9      0.00       0.0       1.5 fpu_mul/i_m4stg_frac/ary1_a1/n1769
    0:00:14  406857.8      0.00       0.0       0.7 fpu_mul/n845             
    0:00:14  406857.8      0.00       0.0       0.0 fpu_div/fpu_div_frac_dp/n410

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:04:14 2017
****************************************
Std cell utilization: 50.27%  (441469/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.27%  (441469/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441469   sites, (non-fixed:441469 fixed:0)
                      29624    cells, (non-fixed:29624  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:04:14 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 27 (out of 29624) illegal cells need to be legalized.
Finding nearest legal location......100%
 
****************************************
  Report : Nearest Legal Location
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:04:14 2017
****************************************

avg cell displacement:    0.894 um ( 0.31 row height)
max cell displacement:    1.227 um ( 0.43 row height)
std deviation:            0.156 um ( 0.05 row height)
number of cell moved:         8 cells (out of 29624 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Legalizing 23 illegal cells......100%
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:04:14 2017
****************************************

avg cell displacement:    2.042 um ( 0.71 row height)
max cell displacement:    2.880 um ( 1.00 row height)
std deviation:            0.662 um ( 0.23 row height)
number of cell moved:        12 cells (out of 29624 cells)

Total 0 cells has large displacement (e.g. > 8.640 um or 3 row height)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(910800,908560). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(910800,908560). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
Split 8 nets of total 8 nets.
Updating the database ...
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Optimization Stage 1 Done             Mon Mar  6 15:04:23 2017
ROPT:    Running Stage 1 Eco Route             Mon Mar  6 15:04:23 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   66  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   73  Alloctr   74  Proc 2242 
Num of eco nets = 31403
Num of open eco nets = 98
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   68  Alloctr   68  Proc    0 
[ECO: Init] Total (MB): Used   75  Alloctr   76  Proc 2242 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   80  Alloctr   80  Proc 2242 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,910.80,908.56)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   93  Alloctr   94  Proc 2242 
Net statistics:
Total number of nets     = 31403
Number of nets to route  = 98
Number of single or zero port nets = 38
97 nets are partially connected,
 of which 97 are detail routed and 0 are global routed.
31267 nets are fully connected,
 of which 31267 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  104  Alloctr  105  Proc 2242 
Average gCell capacity  3.11     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 895860
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  105  Alloctr  106  Proc 2242 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  106  Alloctr  107  Proc 2242 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  106  Alloctr  107  Proc 2242 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  106  Alloctr  107  Proc 2242 
Initial. Routing result:
Initial. Both Dirs: Overflow =   865 Max = 5 GRCs =   862 (0.43%)
Initial. H routing: Overflow =   749 Max = 3 (GRCs =  1) GRCs =   800 (0.80%)
Initial. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
Initial. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
Initial. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
Initial. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   760 (0.76%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
Initial. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.16 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.8 0.00 0.00 5.59 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


Initial. Total Wire Length = 88.01
Initial. Layer M1 wire length = 0.68
Initial. Layer M2 wire length = 29.59
Initial. Layer M3 wire length = 57.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 77
Initial. Via VIA12C count = 39
Initial. Via VIA23C count = 38
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  106  Alloctr  107  Proc 2242 
phase1. Routing result:
phase1. Both Dirs: Overflow =   865 Max = 5 GRCs =   862 (0.43%)
phase1. H routing: Overflow =   749 Max = 3 (GRCs =  1) GRCs =   800 (0.80%)
phase1. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
phase1. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
phase1. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
phase1. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   760 (0.76%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
phase1. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.16 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.8 0.00 0.00 5.59 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


phase1. Total Wire Length = 88.01
phase1. Layer M1 wire length = 0.68
phase1. Layer M2 wire length = 29.59
phase1. Layer M3 wire length = 57.74
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 77
phase1. Via VIA12C count = 39
phase1. Via VIA23C count = 38
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  106  Alloctr  107  Proc 2242 
phase2. Routing result:
phase2. Both Dirs: Overflow =   865 Max = 5 GRCs =   862 (0.43%)
phase2. H routing: Overflow =   749 Max = 3 (GRCs =  1) GRCs =   800 (0.80%)
phase2. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
phase2. M1         Overflow =    22 Max = 1 (GRCs = 22) GRCs =    22 (0.02%)
phase2. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
phase2. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   760 (0.76%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
phase2. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.16 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.8 0.00 0.00 5.59 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


phase2. Total Wire Length = 88.01
phase2. Layer M1 wire length = 0.68
phase2. Layer M2 wire length = 29.59
phase2. Layer M3 wire length = 57.74
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 77
phase2. Via VIA12C count = 39
phase2. Via VIA23C count = 38
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  106  Alloctr  107  Proc 2242 

Congestion utilization per direction:
Average vertical track utilization   = 21.64 %
Peak    vertical track utilization   = 120.00 %
Average horizontal track utilization = 29.55 %
Peak    horizontal track utilization = 128.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  102  Proc 2242 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   21  Alloctr   22  Proc    0 
[GR: Done] Total (MB): Used  101  Alloctr  102  Proc 2242 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   85  Alloctr   86  Proc 2242 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: GR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: GR] Total (MB): Used   85  Alloctr   86  Proc 2242 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   84  Alloctr   85  Proc 2242 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 0
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Number of wires with overlap after iteration 0 = 178 of 359


[Track Assign: Iteration 0] Elapsed real time: 0:00:01 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   85  Alloctr   86  Proc 2242 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

Assign Vertical partitions, iteration 1
Routed partition 1/11      
Routed partition 2/11      
Routed partition 3/11      
Routed partition 4/11      
Routed partition 5/11      
Routed partition 6/11      
Routed partition 7/11      
Routed partition 8/11      
Routed partition 9/11      
Routed partition 10/11     
Routed partition 11/11     

[Track Assign: Iteration 1] Elapsed real time: 0:00:02 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   85  Alloctr   86  Proc 2242 

Number of wires with overlap after iteration 1 = 114 of 259


Wire length and via report:
---------------------------
Number of M1 wires: 90           POLYCON: 0
Number of M2 wires: 96           VIA12C: 123
Number of M3 wires: 69           VIA23C: 100
Number of M4 wires: 1            VIA34C: 2
Number of M5 wires: 3            VIA45C: 2
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 259               vias: 227

Total M1 wire length: 34.7
Total M2 wire length: 83.2
Total M3 wire length: 100.2
Total M4 wire length: 5.1
Total M5 wire length: 10.6
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 233.8

Longest M1 wire length: 2.2
Longest M2 wire length: 8.3
Longest M3 wire length: 5.4
Longest M4 wire length: 5.1
Longest M5 wire length: 4.8
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:02 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   81  Alloctr   82  Proc 2242 
[ECO: CDR] Elapsed real time: 0:00:10 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:10
[ECO: CDR] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: CDR] Total (MB): Used   81  Alloctr   82  Proc 2242 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   4
Checked 2/64 Partitions, Violations =   14
Checked 4/64 Partitions, Violations =   17
Checked 6/64 Partitions, Violations =   38
Checked 8/64 Partitions, Violations =   48
Checked 10/64 Partitions, Violations =  77
Checked 12/64 Partitions, Violations =  98
Checked 14/64 Partitions, Violations =  100
Checked 16/64 Partitions, Violations =  107
Checked 18/64 Partitions, Violations =  118
Checked 20/64 Partitions, Violations =  136
Checked 22/64 Partitions, Violations =  148
Checked 24/64 Partitions, Violations =  153
Checked 26/64 Partitions, Violations =  268
Checked 28/64 Partitions, Violations =  271
Checked 30/64 Partitions, Violations =  277
Checked 32/64 Partitions, Violations =  277
Checked 34/64 Partitions, Violations =  301
Checked 36/64 Partitions, Violations =  307
Checked 38/64 Partitions, Violations =  314
Checked 40/64 Partitions, Violations =  325
Checked 42/64 Partitions, Violations =  325
Checked 44/64 Partitions, Violations =  371
Checked 46/64 Partitions, Violations =  381
Checked 48/64 Partitions, Violations =  385
Checked 50/64 Partitions, Violations =  410
Checked 52/64 Partitions, Violations =  587
Checked 54/64 Partitions, Violations =  604
Checked 56/64 Partitions, Violations =  605
Checked 58/64 Partitions, Violations =  605
Checked 60/64 Partitions, Violations =  605
Checked 62/64 Partitions, Violations =  605
Checked 64/64 Partitions, Violations =  605

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      605

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   95  Alloctr   97  Proc 2242 

Total Wire Length =                    1677351 micron
Total Number of Contacts =             269564
Total Number of Wires =                270191
Total Number of PtConns =              19246
Total Number of Routed Wires =       270191
Total Routed Wire Length =           1672739 micron
Total Number of Routed Contacts =       269564
        Layer          M1 :      46241 micron
        Layer          M2 :     556221 micron
        Layer          M3 :     510040 micron
        Layer          M4 :     248133 micron
        Layer          M5 :     210177 micron
        Layer          M6 :      43414 micron
        Layer          M7 :      60933 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15529
        Via        VIA23C :     121363
        Via   VIA23C(rot) :          4
        Via        VIA12B :        443
        Via   VIA12B(rot) :      16158
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104705

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269564 vias)
 
    Layer VIA1       =  0.00% (0      / 121441  vias)
        Un-optimized = 100.00% (121441  vias)
    Layer VIA2       =  0.00% (0      / 121367  vias)
        Un-optimized = 100.00% (121367  vias)
    Layer VIA3       =  0.00% (0      / 15529   vias)
        Un-optimized = 100.00% (15529   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269564 vias)
 
    Layer VIA1       =  0.00% (0      / 121441  vias)
    Layer VIA2       =  0.00% (0      / 121367  vias)
    Layer VIA3       =  0.00% (0      / 15529   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269564 vias)
 
    Layer VIA1       =  0.00% (0      / 121441  vias)
        Un-optimized = 100.00% (121441  vias)
    Layer VIA2       =  0.00% (0      / 121367  vias)
        Un-optimized = 100.00% (121367  vias)
    Layer VIA3       =  0.00% (0      / 15529   vias)
        Un-optimized = 100.00% (15529   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Total number of nets = 31403, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/96 Partitions, Violations =   554
Routed  2/96 Partitions, Violations =   458
Routed  3/96 Partitions, Violations =   394
Routed  4/96 Partitions, Violations =   382
Routed  5/96 Partitions, Violations =   351
Routed  6/96 Partitions, Violations =   340
Routed  7/96 Partitions, Violations =   328
Routed  8/96 Partitions, Violations =   312
Routed  9/96 Partitions, Violations =   301
Routed  10/96 Partitions, Violations =  293
Routed  11/96 Partitions, Violations =  285
Routed  12/96 Partitions, Violations =  277
Routed  13/96 Partitions, Violations =  269
Routed  14/96 Partitions, Violations =  260
Routed  15/96 Partitions, Violations =  248
Routed  16/96 Partitions, Violations =  239
Routed  17/96 Partitions, Violations =  228
Routed  18/96 Partitions, Violations =  220
Routed  19/96 Partitions, Violations =  207
Routed  20/96 Partitions, Violations =  199
Routed  21/96 Partitions, Violations =  196
Routed  22/96 Partitions, Violations =  193
Routed  23/96 Partitions, Violations =  188
Routed  24/96 Partitions, Violations =  184
Routed  25/96 Partitions, Violations =  181
Routed  26/96 Partitions, Violations =  178
Routed  27/96 Partitions, Violations =  175
Routed  28/96 Partitions, Violations =  170
Routed  29/96 Partitions, Violations =  166
Routed  30/96 Partitions, Violations =  163
Routed  31/96 Partitions, Violations =  156
Routed  32/96 Partitions, Violations =  153
Routed  33/96 Partitions, Violations =  150
Routed  34/96 Partitions, Violations =  147
Routed  35/96 Partitions, Violations =  144
Routed  36/96 Partitions, Violations =  141
Routed  37/96 Partitions, Violations =  138
Routed  38/96 Partitions, Violations =  133
Routed  39/96 Partitions, Violations =  128
Routed  40/96 Partitions, Violations =  124
Routed  41/96 Partitions, Violations =  118
Routed  42/96 Partitions, Violations =  115
Routed  43/96 Partitions, Violations =  112
Routed  44/96 Partitions, Violations =  109
Routed  45/96 Partitions, Violations =  106
Routed  46/96 Partitions, Violations =  103
Routed  47/96 Partitions, Violations =  100
Routed  48/96 Partitions, Violations =  97
Routed  49/96 Partitions, Violations =  94
Routed  50/96 Partitions, Violations =  91
Routed  51/96 Partitions, Violations =  88
Routed  52/96 Partitions, Violations =  85
Routed  53/96 Partitions, Violations =  82
Routed  54/96 Partitions, Violations =  80
Routed  55/96 Partitions, Violations =  78
Routed  56/96 Partitions, Violations =  76
Routed  57/96 Partitions, Violations =  74
Routed  58/96 Partitions, Violations =  72
Routed  59/96 Partitions, Violations =  70
Routed  60/96 Partitions, Violations =  68
Routed  61/96 Partitions, Violations =  66
Routed  62/96 Partitions, Violations =  64
Routed  63/96 Partitions, Violations =  62
Routed  64/96 Partitions, Violations =  58
Routed  65/96 Partitions, Violations =  55
Routed  66/96 Partitions, Violations =  53
Routed  67/96 Partitions, Violations =  51
Routed  68/96 Partitions, Violations =  48
Routed  69/96 Partitions, Violations =  47
Routed  70/96 Partitions, Violations =  45
Routed  71/96 Partitions, Violations =  45
Routed  72/96 Partitions, Violations =  42
Routed  73/96 Partitions, Violations =  40
Routed  74/96 Partitions, Violations =  38
Routed  75/96 Partitions, Violations =  37
Routed  76/96 Partitions, Violations =  36
Routed  77/96 Partitions, Violations =  35
Routed  78/96 Partitions, Violations =  34
Routed  79/96 Partitions, Violations =  32
Routed  80/96 Partitions, Violations =  31
Routed  81/96 Partitions, Violations =  30
Routed  82/96 Partitions, Violations =  29
Routed  83/96 Partitions, Violations =  22
Routed  84/96 Partitions, Violations =  20
Routed  85/96 Partitions, Violations =  19
Routed  86/96 Partitions, Violations =  18
Routed  87/96 Partitions, Violations =  17
Routed  88/96 Partitions, Violations =  16
Routed  89/96 Partitions, Violations =  15
Routed  90/96 Partitions, Violations =  14
Routed  91/96 Partitions, Violations =  13
Routed  92/96 Partitions, Violations =  12
Routed  93/96 Partitions, Violations =  11
Routed  94/96 Partitions, Violations =  10
Routed  95/96 Partitions, Violations =  9
Routed  96/96 Partitions, Violations =  8

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Less than minimum area : 1
        Short : 2
        Internal-only types : 5

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   96  Alloctr   97  Proc 2242 

End DR iteration 0 with 96 parts

Start DR iteration 1: non-uniform partition
Routed  1/5 Partitions, Violations =    6
Routed  2/5 Partitions, Violations =    4
Routed  3/5 Partitions, Violations =    2
Routed  4/5 Partitions, Violations =    1
Routed  5/5 Partitions, Violations =    0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 1] Elapsed real time: 0:00:13 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:13
[Iter 1] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 1] Total (MB): Used   96  Alloctr   97  Proc 2242 

End DR iteration 1 with 5 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1677335 micron
Total Number of Contacts =             269534
Total Number of Wires =                270236
Total Number of PtConns =              19227
Total Number of Routed Wires =       270236
Total Routed Wire Length =           1672722 micron
Total Number of Routed Contacts =       269534
        Layer          M1 :      46203 micron
        Layer          M2 :     556224 micron
        Layer          M3 :     510061 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121345
        Via   VIA23C(rot) :          4
        Via        VIA12B :        448
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104676

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:13 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   88  Alloctr   89  Proc 2242 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   89  Alloctr   90  Proc 2242 
[DR] Elapsed real time: 0:00:13 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 2242 
[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2242 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = bw_r_rf16x160/n25
Net 2 = fpu_add/n1354
Net 3 = bw_r_rf16x160/n4
Net 4 = bw_r_rf16x160/n22
Net 5 = n1512
Net 6 = n1513
Net 7 = n1524
Net 8 = fpu_mul/i_m4stg_frac/ary1_a1/n1911
Net 9 = fpu_mul/i_m4stg_frac/ary1_a1/n1789
Net 10 = fpu_mul/i_m4stg_frac/ary1_a1/n1769
Net 11 = fpu_mul/i_m4stg_frac/ary1_a1/n906
Net 12 = fpu_mul/i_m4stg_frac/ary1_a1/n44
Net 13 = fpu_mul/i_m4stg_frac/ary1_a0/n1750
Net 14 = fpu_mul/i_m4stg_frac/ary1_a0/n1711
Net 15 = fpu_mul/i_m4stg_frac/ary1_a0/n1712
Net 16 = fpu_mul/i_m4stg_frac/ary1_a0/n1734
Net 17 = fpu_mul/i_m4stg_frac/ary1_a0/n1651
Net 18 = fpu_mul/i_m4stg_frac/ary1_a0/n1587
Net 19 = fpu_mul/i_m4stg_frac/ary1_a0/n1595
Net 20 = fpu_mul/i_m4stg_frac/ary1_a0/n1543
Net 21 = fpu_mul/i_m4stg_frac/ary1_a0/n1546
Net 22 = fpu_mul/i_m4stg_frac/ary1_a0/n1547
Net 23 = fpu_mul/i_m4stg_frac/ary1_a0/n1548
Net 24 = fpu_mul/i_m4stg_frac/ary1_a0/n1550
Net 25 = fpu_mul/i_m4stg_frac/ary1_a0/n1562
Net 26 = fpu_mul/i_m4stg_frac/ary1_a0/n1568
Net 27 = fpu_mul/i_m4stg_frac/ary1_a0/n1515
Net 28 = fpu_mul/i_m4stg_frac/ary1_a0/n1482
Net 29 = fpu_mul/i_m4stg_frac/ary1_a0/n1450
Net 30 = fpu_mul/i_m4stg_frac/ary1_a0/n1452
Net 31 = fpu_mul/i_m4stg_frac/ary1_a0/n1453
Net 32 = fpu_mul/i_m4stg_frac/ary1_a0/n1422
Net 33 = fpu_mul/i_m4stg_frac/ary1_a0/n1359
Net 34 = fpu_mul/i_m4stg_frac/ary1_a0/n1363
Net 35 = fpu_mul/i_m4stg_frac/ary1_a0/n1199
Net 36 = fpu_mul/i_m4stg_frac/ary1_a0/n998
Net 37 = fpu_mul/i_m4stg_frac/ary1_a0/n1001
Net 38 = fpu_mul/i_m4stg_frac/ary1_a0/n912
Net 39 = fpu_mul/i_m4stg_frac/ary1_a0/n743
Net 40 = fpu_mul/i_m4stg_frac/ary1_a0/n330
Net 41 = fpu_mul/i_m4stg_frac/ary1_a0/n289
Net 42 = fpu_mul/i_m4stg_frac/ary1_a0/n255
Net 43 = fpu_mul/i_m4stg_frac/ary1_a0/n221
Net 44 = fpu_mul/i_m4stg_frac/ary1_a0/n157
Net 45 = fpu_mul/i_m4stg_frac/ary1_a0/n29
Net 46 = fpu_mul/i_m4stg_frac/ary1_a0/n58
Net 47 = fpu_mul/i_m4stg_frac/ary1_a0/n59
Net 48 = fpu_div/fpu_div_frac_dp/n1749
Net 49 = fpu_div/fpu_div_frac_dp/n1752
Net 50 = fpu_div/fpu_div_frac_dp/n1708
Net 51 = fpu_div/fpu_div_frac_dp/n789
Net 52 = fpu_div/fpu_div_frac_dp/n464
Net 53 = fpu_div/fpu_div_frac_dp/n408
Net 54 = fpu_div/fpu_div_frac_dp/n1483
Net 55 = fpu_div/fpu_div_frac_dp/div_frac_add_in2[4]
Net 56 = fpu_div/fpu_div_frac_dp/div_shl_save[13]
Net 57 = fpu_mul/i_m4stg_frac/n1317
Net 58 = fpu_mul/i_m4stg_frac/n1319
Net 59 = fpu_mul/i_m4stg_frac/n1324
Net 60 = fpu_mul/i_m4stg_frac/n1286
Net 61 = fpu_mul/i_m4stg_frac/n1288
Net 62 = fpu_mul/i_m4stg_frac/n1296
Net 63 = fpu_mul/i_m4stg_frac/n1300
Net 64 = fpu_mul/i_m4stg_frac/n1312
Net 65 = fpu_mul/i_m4stg_frac/n146
Net 66 = fpu_mul/i_m4stg_frac/n147
Net 67 = fpu_mul/i_m4stg_frac/n150
Net 68 = fpu_mul/i_m4stg_frac/ffrs1/N10
Net 69 = fpu_mul/i_m4stg_frac/ffrs1/N9
Net 70 = fpu_mul/i_m4stg_frac/a0c[54]
Net 71 = fpu_mul/i_m4stg_frac/b2[0]
Net 72 = fpu_mul/i_m4stg_frac/b3[0]
Net 73 = fpu_mul/i_m4stg_frac/b12[0]
Net 74 = fpu_mul/i_m4stg_frac/b15[0]
Net 75 = fpu_mul/i_m4stg_frac/b0[2]
Net 76 = fpu_mul/i_m4stg_frac/b0[1]
Net 77 = fpu_mul/i_m4stg_frac/b0[0]
Net 78 = fpu_mul/i_m4stg_frac/b1[1]
Net 79 = fpu_mul/i_m4stg_frac/b1[0]
Net 80 = fpu_mul/i_m4stg_frac/b2[2]
Net 81 = fpu_mul/i_m4stg_frac/b2[1]
Net 82 = fpu_mul/fpu_mul_frac_dp/n2395
Net 83 = fpu_mul/i_m4stg_frac/n110
Net 84 = fpu_mul/i_m4stg_frac/n111
Net 85 = fpu_mul/i_m4stg_frac/n112
Net 86 = fpu_mul/i_m4stg_frac/n113
Net 87 = fpu_mul/i_m4stg_frac/n114
Net 88 = fpu_mul/i_m4stg_frac/n115
Net 89 = fpu_mul/i_m4stg_frac/n116
Net 90 = fpu_mul/fpu_mul_frac_dp/n1512
Net 91 = fpu_mul/i_m4stg_frac/n117
Net 92 = fpu_mul/fpu_mul_frac_dp/n1163
Net 93 = fpu_mul/fpu_mul_frac_dp/n2200
Net 94 = fpu_mul/fpu_mul_frac_dp/mul_frac_in1[50]
Net 95 = fpu_add/fpu_add_frac_dp/n4030
Net 96 = fpu_add/fpu_add_frac_dp/n2568
Net 97 = fpu_add/fpu_add_frac_dp/n2529
Net 98 = fpu_add/fpu_add_frac_dp/n2531
Net 99 = fpu_add/fpu_add_frac_dp/n2532
Net 100 = fpu_add/fpu_add_frac_dp/n1679
.... and 111 other nets
Total number of changed nets = 211 (out of 31403)

[DR: Done] Elapsed real time: 0:00:13 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:13 total=0:00:13
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2242 
[ECO: DR] Elapsed real time: 0:00:24 
[ECO: DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:23 total=0:00:24
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   82  Alloctr   83  Proc 2242 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1677335 micron
Total Number of Contacts =             269534
Total Number of Wires =                270236
Total Number of PtConns =              19227
Total Number of Routed Wires =       270236
Total Routed Wire Length =           1672722 micron
Total Number of Routed Contacts =       269534
        Layer          M1 :      46203 micron
        Layer          M2 :     556224 micron
        Layer          M3 :     510061 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121345
        Via   VIA23C(rot) :          4
        Via        VIA12B :        448
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104676

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 31403
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1677335 micron
Total Number of Contacts =             269534
Total Number of Wires =                270236
Total Number of PtConns =              19227
Total Number of Routed Wires =       270236
Total Routed Wire Length =           1672722 micron
Total Number of Routed Contacts =       269534
        Layer          M1 :      46203 micron
        Layer          M2 :     556224 micron
        Layer          M3 :     510061 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121345
        Via   VIA23C(rot) :          4
        Via        VIA12B :        448
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104676

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269534 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121349  vias)
        Un-optimized = 100.00% (121349  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 211 nets
[ECO: End] Elapsed real time: 0:00:25 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:24 total=0:00:25
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    8  Alloctr    9  Proc 2242 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Stage 1 Eco Route Done             Mon Mar  6 15:04:48 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 15:05:22 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.66
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3117
  Leaf Cell Count:              29624
  Buf/Inv Cell Count:            1528
  Buf Cell Count:                 341
  Inv Cell Count:                1187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22437
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   235293.695178
  Noncombinational Area:
                        171564.134523
  Buf/Inv Area:          12034.252919
  Total Buffer Area:          5387.67
  Total Inverter Area:        6646.58
  Macro/Black Box Area:      0.000000
  Net Area:              89149.641782
  Net XLength        :      837719.50
  Net YLength        :      842392.81
  -----------------------------------
  Cell Area:            406857.829701
  Design Area:          496007.471483
  Net Length        :      1680112.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         31631
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.57
  Logic Optimization:                  7.45
  Mapping Optimization:              117.60
  -----------------------------------------
  Overall Compile Time:              314.82
  Overall Compile Wall Clock Time:   329.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> route_opt -incremental -size_only
Information: Running detail route with timing driven mode save after iteration 1 (route_opt default). (ROPT-020)
ROPT:    route_opt strategy for the design:
ROPT:    Stage                                 : auto
ROPT:    Effort                                : medium
ROPT:    Power mode                            : none
ROPT:    Incremental                           : Yes
ROPT:    Size_only                             : Yes
ROPT:    Search-Repair loops                   : 10 
ROPT:    ECO Search-Repair loops               : 4 
ROPT:    Fix Hold Mode                         : route_based 
ROPT:    Route Violation threshold             : 3000 
 Routeopt: Using zrt router
Information: Running global route with timing driven mode true (route_opt default). (ROPT-020)
Information: Running track_assign with timing driven mode true (route_opt default). (ROPT-020)
Information: Running detail route with timing driven mode true (route_opt default). (ROPT-020)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 15:05:22 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.66
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3117
  Leaf Cell Count:              29624
  Buf/Inv Cell Count:            1528
  Buf Cell Count:                 341
  Inv Cell Count:                1187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22437
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   235293.695178
  Noncombinational Area:
                        171564.134523
  Buf/Inv Area:          12034.252919
  Total Buffer Area:          5387.67
  Total Inverter Area:        6646.58
  Macro/Black Box Area:      0.000000
  Net Area:              89149.641782
  Net XLength        :      837719.50
  Net YLength        :      842392.81
  -----------------------------------
  Cell Area:            406857.829701
  Design Area:          496007.471483
  Net Length        :      1680112.25


  Design Rules
  -----------------------------------
  Total Number of Nets:         31631
  Nets With Violations:             1
  Max Trans Violations:             1
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.57
  Logic Optimization:                  7.45
  Mapping Optimization:              117.60
  -----------------------------------------
  Overall Compile Time:              314.82
  Overall Compile Wall Clock Time:   329.16

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 1
ROPT:    Number of Route Violation: 0 
ROPT:    Running Incremental Optimization Stage             Mon Mar  6 15:05:22 2017

  Timing, DRC and Routing Optimization (auto Stage 1)
  ------------------------------------------------

Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'
Information: Design 'fpu' has no optimization constraints set. (OPT-108)


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  Nets with DRC Violations: 1
  Total moveable cell area: 406857.8
  Total fixed cell area: 0.0
  Total physical cell area: 406857.8
  Core area: (5000 5000 905800 903560)


  No hold constraints


  Beginning On-Route Optimization 
  --------------------------------

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Crosstalk fixing is OFF . Delta-delay: OFF, Delta-Slew: OFF, Static-Noise: OFF.


  Beginning Timing Optimization
  ------------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)
  ------------------------------------

  Beginning Max Transition Fix
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  406857.8      0.00       0.0       0.0 bw_r_rf16x160/n1918      

  Beginning Post-DRC Delay Recovery
  ----------------------------------


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
 
****************************************
  Report : Chip Summary
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:05:26 2017
****************************************
Std cell utilization: 50.27%  (441469/(878280-0))
(Non-fixed + Fixed)
Std cell utilization: 50.27%  (441469/(878280-0))
(Non-fixed only)
Chip area:            878280   sites, bbox (5.00 5.00 905.80 903.56) um
Std cell area:        441469   sites, (non-fixed:441469 fixed:0)
                      29624    cells, (non-fixed:29624  fixed:0)
Macro cell area:      0        sites
                      0        cells
Placement blockages:  0        sites, (excluding fixed std cells)
                      0        sites, (include fixed std cells & chimney area)
                      0        sites, (complete p/g net blockages)
Routing blockages:    0        sites, (partial p/g net blockages)
                      0        sites, (routing blockages and signal pre-route)
Lib cell count:       55 
Avg. std cell width:  4.40 um 
Site array:           unit     (width: 0.32 um, height: 2.88 um, rows: 312)
Physical DB scale:    1000 db_unit = 1 um 

 
****************************************
  Report : pnet options
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:05:26 2017
****************************************


--------------------------------------------------------------------
Layer      Blockage   Min_width   Min_height   Via_additive     Density
--------------------------------------------------------------------
M1         none          ---         ---       via additive      ---
M2         none          ---         ---       via additive      ---
M3         none          ---         ---       via additive      ---
M4         none          ---         ---       via additive      ---
M5         none          ---         ---       via additive      ---
M6         none          ---         ---       via additive      ---
M7         none          ---         ---       via additive      ---
M8         none          ---         ---       via additive      ---
M9         none          ---         ---       via additive      ---

Total 0 (out of 29624) illegal cells need to be legalized.

No cells needs to be legalized.
 
****************************************
  Report : Legalize Displacement
  Design : fpu
  Version: L-2016.03-SP5-1
  Date   : Mon Mar  6 15:05:26 2017
****************************************

No cell displacement.

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  On-Route Optimization Complete
  ------------------------------

[begin initializing data for legality checker]

Initializing Data Structure ...
INFO: legalizer_via_spacing_check_mode 0
  Reading technology information ...
    Technology table contains 9 routable metal layers
    This is considered as a 9-metal-layer design
    Reading library information from DB ...
  Reading misc information ...
    array <unit> has 0 vertical and 312 horizontal rows
    11 pre-routes for placement blockage/checking
    457 pre-routes for map congestion calculation
  Checking information read in ...
    design style = Horizontal masters, Horizontal rows
Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)

  Preprocessing design ...
    splitting rows by natural obstacles ...
... design style 0
... number of base array 1 0
INFO:... use original rows...
[end initializing data for legality checker]
Warning: Die area is not integer multiples of min site height (2880), object's width and height(910800,908560). (PSYN-523)
Warning: Die area is not integer multiples of min site width (320), object's width and height(910800,908560). (PSYN-523)

**************************************************** 
Check_legality: Report for Fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
**************************************************** 
(fixed placement) Cells Not on Row            : 0
(fixed placement) Cell Overlaps               : 0
(fixed placement) Cells overlapping blockages : 0
(fixed placement) Orientation Violations      : 0
(fixed placement) Site Violations             : 0
(fixed placement) Power Strap Violations      : 0
****************************************************** 

****************************************************** 
Check_legality: Report for Non-fixed Placement Cells
Information: Use the -verbose option to get details about the legality violations. (PSYN-054)
****************************************************** 
Number of Cells Not on Row            : 0
Number of Cell Overlaps               : 0
Number of Cells overlapping blockages : 0
Number of Orientation Violations      : 0
Number of Site Violations             : 0
Number of Power Strap Violations      : 0
******************************************** 
Information: Zroute based route preservation is enabled. (ROPT-032)
Information: Updating database...
ROPT:    Incremental Optimization Stage Done             Mon Mar  6 15:05:31 2017
GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
ROPT:    Running Incremental Stage Eco Route             Mon Mar  6 15:05:32 2017

  Beginning incremental routing (auto Stage 1)
  ----------------------------------------------

Warning: Ignore contact DIFFCON. (ZRT-015)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M9
Information: Multiple default contact VIA12C found for layer VIA1. (ZRT-021)
Warning: Contact VIA89's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's lower layer enclosure width does not satisfy end of line enclosure design rule. (ZRT-042)
Warning: Contact VIA89C's upper layer enclosure height does not satisfy end of line enclosure design rule. (ZRT-042)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 pitch 0.320 may be too small: wire/via-down 0.360, wire/via-up 0.320. (ZRT-026)
[ECO: Extraction] Elapsed real time: 0:00:04 
[ECO: Extraction] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Extraction] Stage (MB): Used   66  Alloctr   66  Proc    0 
[ECO: Extraction] Total (MB): Used   74  Alloctr   75  Proc 2246 
Num of eco nets = 31403
Num of open eco nets = 1
[ECO: Init] Elapsed real time: 0:00:04 
[ECO: Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[ECO: Init] Stage (MB): Used   68  Alloctr   68  Proc    0 
[ECO: Init] Total (MB): Used   76  Alloctr   77  Proc 2246 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   81  Alloctr   82  Proc 2246 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_global_options'
-timing_driven                                          :        true                

Begin global routing.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,910.80,908.56)
Number of routing layers = 9
layer M1, dir Hor, min width = 0.14, min space = 0.14 pitch = 0.32
layer M2, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.32
layer M3, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.64
layer M4, dir Ver, min width = 0.16, min space = 0.16 pitch = 0.64
layer M5, dir Hor, min width = 0.16, min space = 0.16 pitch = 1.28
layer M6, dir Ver, min width = 0.16, min space = 0.16 pitch = 1.28
layer M7, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.56
layer M8, dir Ver, min width = 0.16, min space = 0.16 pitch = 3.84
layer M9, dir Hor, min width = 0.45, min space = 0.45 pitch = 5.12
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    7  Alloctr    7  Proc    0 
[End of Build Tech Data] Total (MB): Used   94  Alloctr   95  Proc 2246 
Net statistics:
Total number of nets     = 31403
Number of nets to route  = 1
Number of single or zero port nets = 38
1 nets are partially connected,
 of which 1 are detail routed and 0 are global routed.
31364 nets are fully connected,
 of which 31364 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used   11  Alloctr   11  Proc    0 
[End of Build All Nets] Total (MB): Used  105  Alloctr  106  Proc 2246 
Average gCell capacity  3.11     on layer (1)    M1
Average gCell capacity  8.98     on layer (2)    M2
Average gCell capacity  4.50     on layer (3)    M3
Average gCell capacity  4.49     on layer (4)    M4
Average gCell capacity  2.25     on layer (5)    M5
Average gCell capacity  2.24     on layer (6)    M6
Average gCell capacity  1.12     on layer (7)    M7
Average gCell capacity  0.75     on layer (8)    M8
Average gCell capacity  0.56     on layer (9)    M9
Average number of tracks per gCell 9.02  on layer (1)    M1
Average number of tracks per gCell 9.01  on layer (2)    M2
Average number of tracks per gCell 4.51  on layer (3)    M3
Average number of tracks per gCell 4.51  on layer (4)    M4
Average number of tracks per gCell 2.26  on layer (5)    M5
Average number of tracks per gCell 2.26  on layer (6)    M6
Average number of tracks per gCell 1.13  on layer (7)    M7
Average number of tracks per gCell 0.76  on layer (8)    M8
Average number of tracks per gCell 0.57  on layer (9)    M9
Number of gCells = 895860
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    1  Proc    0 
[End of Build Congestion map] Total (MB): Used  106  Alloctr  107  Proc 2246 
Total stats:
[End of Build Data] Elapsed real time: 0:00:01 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Build Data] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Build Data] Total (MB): Used  107  Alloctr  108  Proc 2246 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  107  Alloctr  108  Proc 2246 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  107  Alloctr  108  Proc 2246 
Initial. Routing result:
Initial. Both Dirs: Overflow =   864 Max = 5 GRCs =   860 (0.43%)
Initial. H routing: Overflow =   748 Max = 3 (GRCs =  1) GRCs =   798 (0.80%)
Initial. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
Initial. M1         Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.02%)
Initial. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
Initial. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   759 (0.76%)
Initial. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
Initial. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.17 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.9 0.00 0.00 5.58 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


Initial. Total Wire Length = 1.74
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 1.74
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Total Number of Contacts = 3
Initial. Via VIA12C count = 1
Initial. Via VIA23C count = 2
Initial. Via VIA34C count = 0
Initial. Via VIA45C count = 0
Initial. Via VIA56C count = 0
Initial. Via VIA67C count = 0
Initial. Via VIA78C count = 0
Initial. Via VIA89C count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  107  Alloctr  108  Proc 2246 
phase1. Routing result:
phase1. Both Dirs: Overflow =   864 Max = 5 GRCs =   860 (0.43%)
phase1. H routing: Overflow =   748 Max = 3 (GRCs =  1) GRCs =   798 (0.80%)
phase1. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
phase1. M1         Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.02%)
phase1. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
phase1. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   759 (0.76%)
phase1. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
phase1. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.17 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.9 0.00 0.00 5.58 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


phase1. Total Wire Length = 1.74
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 1.74
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Total Number of Contacts = 3
phase1. Via VIA12C count = 1
phase1. Via VIA23C count = 2
phase1. Via VIA34C count = 0
phase1. Via VIA45C count = 0
phase1. Via VIA56C count = 0
phase1. Via VIA67C count = 0
phase1. Via VIA78C count = 0
phase1. Via VIA89C count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  107  Alloctr  108  Proc 2246 
phase2. Routing result:
phase2. Both Dirs: Overflow =   864 Max = 5 GRCs =   860 (0.43%)
phase2. H routing: Overflow =   748 Max = 3 (GRCs =  1) GRCs =   798 (0.80%)
phase2. V routing: Overflow =   116 Max = 5 (GRCs =  1) GRCs =    62 (0.06%)
phase2. M1         Overflow =    21 Max = 1 (GRCs = 21) GRCs =    21 (0.02%)
phase2. M2         Overflow =   110 Max = 5 (GRCs =  1) GRCs =    56 (0.06%)
phase2. M3         Overflow =   711 Max = 3 (GRCs =  1) GRCs =   759 (0.76%)
phase2. M4         Overflow =     5 Max = 1 (GRCs =  5) GRCs =     6 (0.01%)
phase2. M5         Overflow =    15 Max = 1 (GRCs = 13) GRCs =    18 (0.02%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       88.6 7.62 2.14 0.73 0.03 0.28 0.08 0.01 0.01 0.00 0.50 0.00 0.00 0.02
M2       8.27 18.7 26.3 24.0 14.6 6.03 1.57 0.29 0.04 0.00 0.02 0.02 0.02 0.02
M3       6.79 8.77 13.5 14.5 0.00 16.5 12.4 11.2 7.98 0.00 7.48 0.00 0.60 0.02
M4       40.0 16.3 17.3 10.4 0.00 8.25 4.17 2.05 1.11 0.00 0.27 0.00 0.01 0.00
M5       37.1 0.00 0.05 11.1 0.00 37.9 7.12 0.00 0.00 0.00 6.67 0.00 0.00 0.01
M6       84.9 0.00 0.00 5.58 0.00 8.86 0.53 0.00 0.00 0.00 0.13 0.00 0.00 0.00
M7       80.1 0.00 0.00 0.00 0.00 4.57 0.00 0.00 0.00 0.00 15.2 0.00 0.00 0.00
M8       99.3 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.61 0.00 0.00 0.00
M9       99.4 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.52 0.00 0.00 0.00
Total    57.5 6.15 7.10 7.95 1.75 9.85 3.10 1.63 1.09 0.00 3.71 0.00 0.07 0.01


phase2. Total Wire Length = 1.74
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 1.74
phase2. Layer M4 wire length = 0.00
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Total Number of Contacts = 3
phase2. Via VIA12C count = 1
phase2. Via VIA23C count = 2
phase2. Via VIA34C count = 0
phase2. Via VIA45C count = 0
phase2. Via VIA56C count = 0
phase2. Via VIA67C count = 0
phase2. Via VIA78C count = 0
phase2. Via VIA89C count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used   20  Alloctr   20  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  107  Alloctr  108  Proc 2246 

Congestion utilization per direction:
Average vertical track utilization   = 21.64 %
Peak    vertical track utilization   = 120.00 %
Average horizontal track utilization = 29.55 %
Peak    horizontal track utilization = 128.57 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   -7  Alloctr   -7  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  104  Proc 2246 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:02 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[GR: Done] Stage (MB): Used   21  Alloctr   21  Proc    0 
[GR: Done] Total (MB): Used  102  Alloctr  104  Proc 2246 
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:03 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Global Routing] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Global Routing] Total (MB): Used   86  Alloctr   87  Proc 2246 
[ECO: GR] Elapsed real time: 0:00:08 
[ECO: GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: GR] Stage (MB): Used   78  Alloctr   78  Proc    0 
[ECO: GR] Total (MB): Used   86  Alloctr   87  Proc 2246 

Start track assignment

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_track_options'
-timing_driven                                          :        true                

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Read routes] Total (MB): Used   85  Alloctr   86  Proc 2246 

Start initial assignment
Routed partition 1/1       

Number of wires with overlap after iteration 0 = 1 of 3


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   85  Alloctr   86  Proc 2246 

Reroute to fix overlaps
Routed partition 1/1       

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   85  Alloctr   86  Proc 2246 

Number of wires with overlap after iteration 1 = 1 of 2


Wire length and via report:
---------------------------
Number of M1 wires: 0            POLYCON: 0
Number of M2 wires: 1            VIA12C: 1
Number of M3 wires: 1            VIA23C: 2
Number of M4 wires: 0            VIA34C: 0
Number of M5 wires: 0            VIA45C: 0
Number of M6 wires: 0            VIA56C: 0
Number of M7 wires: 0            VIA67C: 0
Number of M8 wires: 0            VIA78C: 0
Number of M9 wires: 0            VIA89C: 0
Total number of wires: 2                 vias: 3

Total M1 wire length: 0.0
Total M2 wire length: 0.3
Total M3 wire length: 1.6
Total M4 wire length: 0.0
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total wire length: 1.9

Longest M1 wire length: 0.0
Longest M2 wire length: 0.3
Longest M3 wire length: 1.6
Longest M4 wire length: 0.0
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   82  Alloctr   83  Proc 2246 
[ECO: CDR] Elapsed real time: 0:00:08 
[ECO: CDR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:08
[ECO: CDR] Stage (MB): Used   74  Alloctr   74  Proc    0 
[ECO: CDR] Total (MB): Used   82  Alloctr   83  Proc 2246 
Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                


Begin ECO DRC check ...

Checked 1/64 Partitions, Violations =   0
Checked 2/64 Partitions, Violations =   3
Checked 4/64 Partitions, Violations =   6
Checked 6/64 Partitions, Violations =   8
Checked 8/64 Partitions, Violations =   18
Checked 10/64 Partitions, Violations =  21
Checked 12/64 Partitions, Violations =  30
Checked 14/64 Partitions, Violations =  32
Checked 16/64 Partitions, Violations =  35
Checked 18/64 Partitions, Violations =  38
Checked 20/64 Partitions, Violations =  47
Checked 22/64 Partitions, Violations =  59
Checked 24/64 Partitions, Violations =  64
Checked 26/64 Partitions, Violations =  66
Checked 28/64 Partitions, Violations =  69
Checked 30/64 Partitions, Violations =  75
Checked 32/64 Partitions, Violations =  75
Checked 34/64 Partitions, Violations =  81
Checked 36/64 Partitions, Violations =  82
Checked 38/64 Partitions, Violations =  89
Checked 40/64 Partitions, Violations =  89
Checked 42/64 Partitions, Violations =  89
Checked 44/64 Partitions, Violations =  90
Checked 46/64 Partitions, Violations =  100
Checked 48/64 Partitions, Violations =  104
Checked 50/64 Partitions, Violations =  104
Checked 52/64 Partitions, Violations =  105
Checked 54/64 Partitions, Violations =  108
Checked 56/64 Partitions, Violations =  109
Checked 58/64 Partitions, Violations =  109
Checked 60/64 Partitions, Violations =  109
Checked 62/64 Partitions, Violations =  109
Checked 64/64 Partitions, Violations =  109

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      109

[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   97  Alloctr   98  Proc 2246 

Total Wire Length =                    1677327 micron
Total Number of Contacts =             269536
Total Number of Wires =                270199
Total Number of PtConns =              19255
Total Number of Routed Wires =       270199
Total Routed Wire Length =           1672713 micron
Total Number of Routed Contacts =       269536
        Layer          M1 :      46193 micron
        Layer          M2 :     556224 micron
        Layer          M3 :     510063 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121347
        Via   VIA23C(rot) :          4
        Via        VIA12B :        448
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104676

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269536 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121351  vias)
        Un-optimized = 100.00% (121351  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269536 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121351  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269536 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121351  vias)
        Un-optimized = 100.00% (121351  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Total number of nets = 31403, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: non-uniform partition
Routed  1/46 Partitions, Violations =   106
Routed  2/46 Partitions, Violations =   103
Routed  3/46 Partitions, Violations =   100
Routed  4/46 Partitions, Violations =   97
Routed  5/46 Partitions, Violations =   94
Routed  6/46 Partitions, Violations =   91
Routed  7/46 Partitions, Violations =   88
Routed  8/46 Partitions, Violations =   85
Routed  9/46 Partitions, Violations =   82
Routed  10/46 Partitions, Violations =  79
Routed  11/46 Partitions, Violations =  76
Routed  12/46 Partitions, Violations =  73
Routed  13/46 Partitions, Violations =  70
Routed  14/46 Partitions, Violations =  67
Routed  15/46 Partitions, Violations =  64
Routed  16/46 Partitions, Violations =  61
Routed  17/46 Partitions, Violations =  58
Routed  18/46 Partitions, Violations =  55
Routed  19/46 Partitions, Violations =  52
Routed  20/46 Partitions, Violations =  49
Routed  21/46 Partitions, Violations =  46
Routed  22/46 Partitions, Violations =  42
Routed  23/46 Partitions, Violations =  39
Routed  24/46 Partitions, Violations =  36
Routed  25/46 Partitions, Violations =  33
Routed  26/46 Partitions, Violations =  30
Routed  27/46 Partitions, Violations =  27
Routed  28/46 Partitions, Violations =  25
Routed  29/46 Partitions, Violations =  23
Routed  30/46 Partitions, Violations =  21
Routed  31/46 Partitions, Violations =  18
Routed  32/46 Partitions, Violations =  16
Routed  33/46 Partitions, Violations =  14
Routed  34/46 Partitions, Violations =  13
Routed  35/46 Partitions, Violations =  12
Routed  36/46 Partitions, Violations =  11
Routed  37/46 Partitions, Violations =  10
Routed  38/46 Partitions, Violations =  8
Routed  39/46 Partitions, Violations =  7
Routed  40/46 Partitions, Violations =  6
Routed  41/46 Partitions, Violations =  5
Routed  42/46 Partitions, Violations =  4
Routed  43/46 Partitions, Violations =  3
Routed  44/46 Partitions, Violations =  2
Routed  45/46 Partitions, Violations =  1
Routed  46/46 Partitions, Violations =  0

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0

[Iter 0] Elapsed real time: 0:00:12 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Iter 0] Stage (MB): Used   14  Alloctr   14  Proc    0 
[Iter 0] Total (MB): Used   97  Alloctr   98  Proc 2246 

End DR iteration 0 with 46 parts

Finish DR since reached 0 DRC


DR finished with 0 violations


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0


Total Wire Length =                    1677336 micron
Total Number of Contacts =             269535
Total Number of Wires =                270235
Total Number of PtConns =              19228
Total Number of Routed Wires =       270235
Total Routed Wire Length =           1672723 micron
Total Number of Routed Contacts =       269535
        Layer          M1 :      46202 micron
        Layer          M2 :     556225 micron
        Layer          M3 :     510062 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121346
        Via   VIA23C(rot) :          4
        Via        VIA12B :        449
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104675

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 



Begin timing optimization in DR ...

Printing options for 'set_route_zrt_common_options'
-dbin_list_of_nets                                      :        {}                  
-extraction_mode                                        :        parallel            
-verbose_level                                          :        0                   

Printing options for 'set_route_zrt_detail_options'
-timing_driven                                          :        true                

[Dr init] Elapsed real time: 0:00:12 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   89  Alloctr   90  Proc 2246 

Begin timing soft drc check ...

Created 0 soft drcs


DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0
[SOFT DRC] Elapsed real time: 0:00:00 
[SOFT DRC] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[SOFT DRC] Stage (MB): Used    0  Alloctr    0  Proc    0 
[SOFT DRC] Total (MB): Used   90  Alloctr   91  Proc 2246 
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   83  Alloctr   84  Proc 2246 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   83  Alloctr   84  Proc 2246 


Finished timing optimization in DR ...


Nets that have been changed:
Net 1 = n1512
Net 2 = fpu_mul/i_m4stg_frac/ary1_a0/n1750
Net 3 = fpu_mul/i_m4stg_frac/ary1_a0/n1712
Net 4 = fpu_mul/i_m4stg_frac/ary1_a0/n1453
Net 5 = fpu_div/fpu_div_frac_dp/n1708
Net 6 = fpu_div/fpu_div_frac_dp/n789
Net 7 = fpu_div/fpu_div_frac_dp/n1483
Net 8 = fpu_div/fpu_div_frac_dp/div_frac_add_in2[4]
Net 9 = fpu_div/fpu_div_frac_dp/div_shl_save[13]
Net 10 = fpu_mul/i_m4stg_frac/a0c[54]
Net 11 = fpu_mul/fpu_mul_frac_dp/n2200
Net 12 = fpu_mul/fpu_mul_frac_dp/mul_frac_in1[50]
Net 13 = fpu_add/fpu_add_frac_dp/n4030
Net 14 = fpu_add/fpu_add_frac_dp/n1679
Net 15 = fpu_add/fpu_add_frac_dp/n1408
Net 16 = fpu_add/fpu_add_frac_dp/n26
Net 17 = fpu_add/fpu_add_frac_dp/n13
Net 18 = fpu_add/fpu_add_frac_dp/n3637
Net 19 = fpu_add/fpu_add_frac_dp/n3581
Net 20 = fpu_add/fpu_add_frac_dp/n3511
Net 21 = fpu_add/fpu_add_frac_dp/n3507
Net 22 = fpu_add/fpu_add_frac_dp/n3430
Net 23 = fpu_add/fpu_add_frac_dp/n3455
Net 24 = fpu_add/fpu_add_frac_dp/a5stg_rndadd[13]
Net 25 = fpu_add/fpu_add_frac_dp/a3stg_frac2[14]
Net 26 = fpu_add/fpu_add_frac_dp/a3stg_frac2[29]
Net 27 = fpu_add/fpu_add_frac_dp/a2stg_frac1[47]
Net 28 = fpu_div/n334
Net 29 = fpu_div/n289
Net 30 = fpu_mul/n589
Net 31 = fpu_mul/n441
Net 32 = fpu_mul/n476
Net 33 = fpu_mul/n328
Net 34 = fpu_mul/fpu_mul_ctl/m3bstg_opdec[2]
Net 35 = fpu_add/n695
Net 36 = fpu_add/fpu_add_exp_dp/a2stg_expadd_in2[9]
Net 37 = fpu_add/fpu_add_exp_dp/add_exp_out2[6]
Net 38 = bw_r_rf16x160/n2276
Net 39 = bw_r_rf16x160/n2242
Net 40 = bw_r_rf16x160/n2013
Net 41 = bw_r_rf16x160/n1974
Net 42 = bw_r_rf16x160/n1933
Net 43 = bw_r_rf16x160/n1918
Net 44 = bw_r_rf16x160/n1430
Net 45 = bw_r_rf16x160/n1188
Net 46 = bw_r_rf16x160/n868
Net 47 = bw_r_rf16x160/n375
Net 48 = bw_r_rf16x160/N988
Net 49 = bw_r_rf16x160/inq_ary[9][37]
Net 50 = n732
Net 51 = n689
Net 52 = n706
Net 53 = div_frac_out[1]
Net 54 = d8stg_fdivd
Total number of changed nets = 54 (out of 31403)

[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:12 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   83  Alloctr   84  Proc 2246 
[ECO: DR] Elapsed real time: 0:00:21 
[ECO: DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:20 total=0:00:21
[ECO: DR] Stage (MB): Used   75  Alloctr   75  Proc    0 
[ECO: DR] Total (MB): Used   83  Alloctr   84  Proc 2246 

ECO Route finished with 0 open nets, of which 0 are frozen

ECO Route finished with 0 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      0



Total Wire Length =                    1677336 micron
Total Number of Contacts =             269535
Total Number of Wires =                270235
Total Number of PtConns =              19228
Total Number of Routed Wires =       270235
Total Routed Wire Length =           1672723 micron
Total Number of Routed Contacts =       269535
        Layer          M1 :      46202 micron
        Layer          M2 :     556225 micron
        Layer          M3 :     510062 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121346
        Via   VIA23C(rot) :          4
        Via        VIA12B :        449
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104675

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 

Total number of nets = 31403
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Total number of voltage-area violations = no voltage-areas defined
Total Wire Length =                    1677336 micron
Total Number of Contacts =             269535
Total Number of Wires =                270235
Total Number of PtConns =              19228
Total Number of Routed Wires =       270235
Total Routed Wire Length =           1672723 micron
Total Number of Routed Contacts =       269535
        Layer          M1 :      46202 micron
        Layer          M2 :     556225 micron
        Layer          M3 :     510062 micron
        Layer          M4 :     248144 micron
        Layer          M5 :     210175 micron
        Layer          M6 :      43408 micron
        Layer          M7 :      60928 micron
        Layer          M8 :       1321 micron
        Layer          M9 :        872 micron
        Via        VIA89C :         12
        Via   VIA78C(rot) :         30
        Via        VIA67C :        882
        Via   VIA56C(rot) :       1243
        Via        VIA45C :       9060
        Via   VIA34C(rot) :      15533
        Via        VIA23C :     121346
        Via   VIA23C(rot) :          4
        Via        VIA12B :        449
        Via   VIA12B(rot) :      16166
        Via        VIA12C :        135
        Via   VIA12C(rot) :     104675

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
  Total double via conversion rate    =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 269535 vias)
 
    Layer VIA1       =  0.00% (0      / 121425  vias)
        Un-optimized = 100.00% (121425  vias)
    Layer VIA2       =  0.00% (0      / 121350  vias)
        Un-optimized = 100.00% (121350  vias)
    Layer VIA3       =  0.00% (0      / 15533   vias)
        Un-optimized = 100.00% (15533   vias)
    Layer VIA4       =  0.00% (0      / 9060    vias)
        Un-optimized = 100.00% (9060    vias)
    Layer VIA5       =  0.00% (0      / 1243    vias)
        Un-optimized = 100.00% (1243    vias)
    Layer VIA6       =  0.00% (0      / 882     vias)
        Un-optimized = 100.00% (882     vias)
    Layer VIA7       =  0.00% (0      / 30      vias)
        Un-optimized = 100.00% (30      vias)
    Layer VIA8       =  0.00% (0      / 12      vias)
        Un-optimized = 100.00% (12      vias)
 
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
...updated 54 nets
[ECO: End] Elapsed real time: 0:00:21 
[ECO: End] Elapsed cpu  time: sys=0:00:01 usr=0:00:20 total=0:00:21
[ECO: End] Stage (MB): Used    1  Alloctr    1  Proc    0 
[ECO: End] Total (MB): Used    9  Alloctr   10  Proc 2246 
Information: RC extraction has been freed. (PSYN-503)
ROPT:    Incremental Stage Eco Route Done             Mon Mar  6 15:05:54 2017
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are lumped to ground. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : fpu
Version: L-2016.03-SP5-1
Date   : Mon Mar  6 15:06:26 2017
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               3.00
  Critical Path Length:          0.66
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:         10
  Hierarchical Port Count:       3117
  Leaf Cell Count:              29624
  Buf/Inv Cell Count:            1528
  Buf Cell Count:                 341
  Inv Cell Count:                1187
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     22437
  Sequential Cell Count:         7187
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:   235293.695178
  Noncombinational Area:
                        171564.134523
  Buf/Inv Area:          12034.252919
  Total Buffer Area:          5387.67
  Total Inverter Area:        6646.58
  Macro/Black Box Area:      0.000000
  Net Area:              89149.641782
  Net XLength        :      837719.75
  Net YLength        :      842395.00
  -----------------------------------
  Cell Area:            406857.829701
  Design Area:          496007.471483
  Net Length        :      1680114.75


  Design Rules
  -----------------------------------
  Total Number of Nets:         31631
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: xunil-03.coe.drexel.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   13.57
  Logic Optimization:                  7.45
  Mapping Optimization:              118.56
  -----------------------------------------
  Overall Compile Time:              316.15
  Overall Compile Wall Clock Time:   330.55

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------



ROPT:    (SETUP) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    (HOLD) WNS: 0.0000 TNS: 0.0000  Number of Violating Path: 0
ROPT:    Number of DRC Violating Nets: 0
ROPT:    Number of Route Violation: 0 
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> extract_rc -coupling_cap -routed_nets_only
Warning: The following synthetic libraries should be added to 
        the list of link libraries: 
        'dw_foundation.sldb'. (UISN-26)

Warning: Metal 9 tracks may not cover core area at the top side. (APL-027)
  Loading design 'fpu'


Warning: Port 'pcx_fpio_data_px2[117]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[111]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[110]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[109]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[108]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[107]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[106]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[105]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[104]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[103]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[102]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[101]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[100]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[99]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[98]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[97]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[96]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[95]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[94]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[93]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[92]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[91]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[90]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[89]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[88]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[87]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[86]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[85]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[84]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[83]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[82]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[81]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[80]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[71]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[70]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[69]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'pcx_fpio_data_px2[68]' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)
Warning: Port 'si' cannot inherit its location, because the port does not connect with any leaf cell pins. Please check the floorplan. (PSYN-1042)


Information: Library Manufacturing Grid(GridResolution) : 5
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Warning: Mismatch in the main library and the Milkyway library resistance units. In the main library it is 1000.000 kohm and in the Milkyway design library it is 1.000 kohm. Check and correct the resistance units in the .tf and .db files. (PSYN-476)
Information: Capacitance Unit from Milkyway design library: 'pf' 
Warning: Mismatch in the main and the Milkyway library capacitance units. In the main library it is 0.001 pf and in the Milkyway design library it is 1.000 pf. Check and correct the capacitance units in the .tf and .db files. (PSYN-477)
Warning: Inconsistent library data found for layer PO. (RCEX-018)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Using virtual shield extraction. (RCEX-081)
Information: Extraction mode is MIN_MAX. (RCEX-042)
Information: Extraction derate is 125/125/125. (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> write_parasitics -output outputs/parasitic_extract.spef -format SPEF
Information: design is either fully routed or in placement stage.
Cannot open 'outputs/parasitic_extract.spef.max' for write.
Error: Writing parasitics file failed. (RCEX-036)
0
icc_shell> 
icc_shell> 
icc_shell> write_sdf output/fpu_extracted.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Error: Cannot write the '/home/DREXEL/ekw47/ASIC_PROJECT/output/fpu_extracted.sdf' file. (UID-29)
0
icc_shell> 
icc_shell> 
icc_shell> write_sdc output/fpu_extracted.sdc
Error: Cannot write the 'output/fpu_extracted.sdc' script file. (UID-270)
0
icc_shell> 
icc_shell> 
icc_shell> write_verilog output/fpu_extracted.v
Error: Cannot open output verilog file output/fpu_extracted.v. (MW-012)
Write verilog failed.
0
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> report_placement_utilization > reports/fifo_route_util.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay min > reports/place_hold_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_timing -delay max > reports/place_setup_timing.rpt
icc_shell> 
icc_shell> 
icc_shell> report_qor > reports/place_qor.rpt
icc_shell> 
icc_shell> 
icc_shell> report_design > reports/place_design.rpt
icc_shell> 
icc_shell> 
icc_shell> report_summary> reports/place_summary.rpt
Error: unknown command 'report_summary>' (CMD-005)
icc_shell> 
icc_shell> 
icc_shell> report_power > reports/place_power.rpt
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> 
icc_shell> save_mw_cel -as fpu_extracted
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named fpu_extracted. (UIG-5)
1
icc_shell> 
icc_shell> 
Thank you...
Exit IC Compiler!
