ARM GAS  /tmp/ccgBDzz0.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"clk.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.global	g_CLK_i32ErrCode
  20              		.section	.bss.g_CLK_i32ErrCode,"aw",%nobits
  21              		.align	2
  24              	g_CLK_i32ErrCode:
  25 0000 00000000 		.space	4
  26              		.section	.text.CLK_DisableCKO,"ax",%progbits
  27              		.align	1
  28              		.global	CLK_DisableCKO
  29              		.syntax unified
  30              		.thumb
  31              		.thumb_func
  33              	CLK_DisableCKO:
  34              	.LFB195:
  35              		.file 1 "Drivers/Library/StdDriver/src/clk.c"
   1:Drivers/Library/StdDriver/src/clk.c **** /**************************************************************************//**
   2:Drivers/Library/StdDriver/src/clk.c ****  * @file     clk.c
   3:Drivers/Library/StdDriver/src/clk.c ****  * @version  V3.00
   4:Drivers/Library/StdDriver/src/clk.c ****  * @brief    M480 series CLK driver source file
   5:Drivers/Library/StdDriver/src/clk.c ****  *
   6:Drivers/Library/StdDriver/src/clk.c ****  * SPDX-License-Identifier: Apache-2.0
   7:Drivers/Library/StdDriver/src/clk.c ****  * @copyright (C) 2016-2020 Nuvoton Technology Corp. All rights reserved.
   8:Drivers/Library/StdDriver/src/clk.c ****  *****************************************************************************/
   9:Drivers/Library/StdDriver/src/clk.c **** 
  10:Drivers/Library/StdDriver/src/clk.c **** #include "NuMicro.h"
  11:Drivers/Library/StdDriver/src/clk.c **** 
  12:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup Standard_Driver Standard Driver
  13:Drivers/Library/StdDriver/src/clk.c ****   @{
  14:Drivers/Library/StdDriver/src/clk.c **** */
  15:Drivers/Library/StdDriver/src/clk.c **** 
  16:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup CLK_Driver CLK Driver
  17:Drivers/Library/StdDriver/src/clk.c ****   @{
  18:Drivers/Library/StdDriver/src/clk.c **** */
  19:Drivers/Library/StdDriver/src/clk.c **** 
  20:Drivers/Library/StdDriver/src/clk.c **** int32_t g_CLK_i32ErrCode = 0;    /*!< CLK global error code */
  21:Drivers/Library/StdDriver/src/clk.c **** 
  22:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup CLK_EXPORTED_FUNCTIONS CLK Exported Functions
  23:Drivers/Library/StdDriver/src/clk.c ****   @{
  24:Drivers/Library/StdDriver/src/clk.c **** */
  25:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 2


  26:Drivers/Library/StdDriver/src/clk.c **** /**
  27:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable clock divider output function
  28:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
  29:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  30:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable clock divider output function.
  31:Drivers/Library/StdDriver/src/clk.c ****   */
  32:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableCKO(void)
  33:Drivers/Library/StdDriver/src/clk.c **** {
  36              		.loc 1 33 1
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40 0000 80B5     		push	{r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  34:Drivers/Library/StdDriver/src/clk.c ****     /* Disable CKO clock source */
  35:Drivers/Library/StdDriver/src/clk.c ****     CLK_DisableModuleClock(CLKO_MODULE);
  48              		.loc 1 35 5
  49 0004 0248     		ldr	r0, .L2
  50 0006 FFF7FEFF 		bl	CLK_DisableModuleClock
  36:Drivers/Library/StdDriver/src/clk.c **** }
  51              		.loc 1 36 1
  52 000a 00BF     		nop
  53 000c 80BD     		pop	{r7, pc}
  54              	.L3:
  55 000e 00BF     		.align	2
  56              	.L2:
  57 0010 0600C057 		.word	1472200710
  58              		.cfi_endproc
  59              	.LFE195:
  61              		.section	.text.CLK_EnableCKO,"ax",%progbits
  62              		.align	1
  63              		.global	CLK_EnableCKO
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  68              	CLK_EnableCKO:
  69              	.LFB196:
  37:Drivers/Library/StdDriver/src/clk.c **** 
  38:Drivers/Library/StdDriver/src/clk.c **** /**
  39:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function enable clock divider output module clock,
  40:Drivers/Library/StdDriver/src/clk.c ****   *             enable clock divider output function and set frequency selection.
  41:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is frequency divider function clock source. Including :
  42:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HXT
  43:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_LXT
  44:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HCLK
  45:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HIRC
  46:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is divider output frequency selection. It could be 0~15.
  47:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDivBy1En is clock divided by one enabled.
  48:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  49:Drivers/Library/StdDriver/src/clk.c ****   * @details    Output selected clock to CKO. The output clock frequency is divided by u32ClkDiv. \
  50:Drivers/Library/StdDriver/src/clk.c ****   *             The formula is: \n
ARM GAS  /tmp/ccgBDzz0.s 			page 3


  51:Drivers/Library/StdDriver/src/clk.c ****   *                 CKO frequency = (Clock source frequency) / 2^(u32ClkDiv + 1) \n
  52:Drivers/Library/StdDriver/src/clk.c ****   *             This function is just used to set CKO clock.
  53:Drivers/Library/StdDriver/src/clk.c ****   *             User must enable I/O for CKO clock output pin by themselves. \n
  54:Drivers/Library/StdDriver/src/clk.c ****   */
  55:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)
  56:Drivers/Library/StdDriver/src/clk.c **** {
  70              		.loc 1 56 1
  71              		.cfi_startproc
  72              		@ args = 0, pretend = 0, frame = 16
  73              		@ frame_needed = 1, uses_anonymous_args = 0
  74 0000 80B5     		push	{r7, lr}
  75              	.LCFI2:
  76              		.cfi_def_cfa_offset 8
  77              		.cfi_offset 7, -8
  78              		.cfi_offset 14, -4
  79 0002 84B0     		sub	sp, sp, #16
  80              	.LCFI3:
  81              		.cfi_def_cfa_offset 24
  82 0004 00AF     		add	r7, sp, #0
  83              	.LCFI4:
  84              		.cfi_def_cfa_register 7
  85 0006 F860     		str	r0, [r7, #12]
  86 0008 B960     		str	r1, [r7, #8]
  87 000a 7A60     		str	r2, [r7, #4]
  57:Drivers/Library/StdDriver/src/clk.c ****     /* CKO = clock source / 2^(u32ClkDiv + 1) */
  58:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKOCTL = CLK_CLKOCTL_CLKOEN_Msk | (u32ClkDiv) | (u32ClkDivBy1En << CLK_CLKOCTL_DIV1EN_Pos
  88              		.loc 1 58 75
  89 000c 7B68     		ldr	r3, [r7, #4]
  90 000e 5A01     		lsls	r2, r3, #5
  91              		.loc 1 58 57
  92 0010 BB68     		ldr	r3, [r7, #8]
  93 0012 1343     		orrs	r3, r3, r2
  94              		.loc 1 58 8
  95 0014 074A     		ldr	r2, .L5
  96              		.loc 1 58 57
  97 0016 43F01003 		orr	r3, r3, #16
  98              		.loc 1 58 18
  99 001a 1366     		str	r3, [r2, #96]
  59:Drivers/Library/StdDriver/src/clk.c **** 
  60:Drivers/Library/StdDriver/src/clk.c ****     /* Enable CKO clock source */
  61:Drivers/Library/StdDriver/src/clk.c ****     CLK_EnableModuleClock(CLKO_MODULE);
 100              		.loc 1 61 5
 101 001c 0648     		ldr	r0, .L5+4
 102 001e FFF7FEFF 		bl	CLK_EnableModuleClock
  62:Drivers/Library/StdDriver/src/clk.c **** 
  63:Drivers/Library/StdDriver/src/clk.c ****     /* Select CKO clock source */
  64:Drivers/Library/StdDriver/src/clk.c ****     CLK_SetModuleClock(CLKO_MODULE, u32ClkSrc, 0UL);
 103              		.loc 1 64 5
 104 0022 0022     		movs	r2, #0
 105 0024 F968     		ldr	r1, [r7, #12]
 106 0026 0448     		ldr	r0, .L5+4
 107 0028 FFF7FEFF 		bl	CLK_SetModuleClock
  65:Drivers/Library/StdDriver/src/clk.c **** }
 108              		.loc 1 65 1
 109 002c 00BF     		nop
 110 002e 1037     		adds	r7, r7, #16
 111              	.LCFI5:
ARM GAS  /tmp/ccgBDzz0.s 			page 4


 112              		.cfi_def_cfa_offset 8
 113 0030 BD46     		mov	sp, r7
 114              	.LCFI6:
 115              		.cfi_def_cfa_register 13
 116              		@ sp needed
 117 0032 80BD     		pop	{r7, pc}
 118              	.L6:
 119              		.align	2
 120              	.L5:
 121 0034 00020040 		.word	1073742336
 122 0038 0600C057 		.word	1472200710
 123              		.cfi_endproc
 124              	.LFE196:
 126              		.section	.text.CLK_PowerDown,"ax",%progbits
 127              		.align	1
 128              		.global	CLK_PowerDown
 129              		.syntax unified
 130              		.thumb
 131              		.thumb_func
 133              	CLK_PowerDown:
 134              	.LFB197:
  66:Drivers/Library/StdDriver/src/clk.c **** 
  67:Drivers/Library/StdDriver/src/clk.c **** /**
  68:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enter to Power-down mode
  69:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
  70:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  71:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to let system enter to Power-down mode. \n
  72:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
  73:Drivers/Library/StdDriver/src/clk.c ****   */
  74:Drivers/Library/StdDriver/src/clk.c **** void CLK_PowerDown(void)
  75:Drivers/Library/StdDriver/src/clk.c **** {
 135              		.loc 1 75 1
 136              		.cfi_startproc
 137              		@ args = 0, pretend = 0, frame = 8
 138              		@ frame_needed = 1, uses_anonymous_args = 0
 139              		@ link register save eliminated.
 140 0000 80B4     		push	{r7}
 141              	.LCFI7:
 142              		.cfi_def_cfa_offset 4
 143              		.cfi_offset 7, -4
 144 0002 83B0     		sub	sp, sp, #12
 145              	.LCFI8:
 146              		.cfi_def_cfa_offset 16
 147 0004 00AF     		add	r7, sp, #0
 148              	.LCFI9:
 149              		.cfi_def_cfa_register 7
  76:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCTRIMCTL;
  77:Drivers/Library/StdDriver/src/clk.c **** 
  78:Drivers/Library/StdDriver/src/clk.c ****     /* Set the processor uses deep sleep as its low power mode */
  79:Drivers/Library/StdDriver/src/clk.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 150              		.loc 1 79 14
 151 0006 134B     		ldr	r3, .L8
 152 0008 1B69     		ldr	r3, [r3, #16]
 153 000a 124A     		ldr	r2, .L8
 154 000c 43F00403 		orr	r3, r3, #4
 155 0010 1361     		str	r3, [r2, #16]
  80:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 5


  81:Drivers/Library/StdDriver/src/clk.c ****     /* Set system Power-down enabled */
  82:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= (CLK_PWRCTL_PDEN_Msk);
 156              		.loc 1 82 17
 157 0012 114B     		ldr	r3, .L8+4
 158 0014 1B68     		ldr	r3, [r3]
 159 0016 104A     		ldr	r2, .L8+4
 160 0018 43F08003 		orr	r3, r3, #128
 161 001c 1360     		str	r3, [r2]
  83:Drivers/Library/StdDriver/src/clk.c **** 
  84:Drivers/Library/StdDriver/src/clk.c ****     /* Store HIRC control register */
  85:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCTRIMCTL = SYS->IRCTCTL;
 162              		.loc 1 85 25
 163 001e 4FF08043 		mov	r3, #1073741824
 164              		.loc 1 85 20
 165 0022 D3F8F030 		ldr	r3, [r3, #240]
 166 0026 7B60     		str	r3, [r7, #4]
  86:Drivers/Library/StdDriver/src/clk.c **** 
  87:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC auto trim */
  88:Drivers/Library/StdDriver/src/clk.c ****     SYS->IRCTCTL &= (~SYS_IRCTCTL_FREQSEL_Msk);
 167              		.loc 1 88 18
 168 0028 4FF08043 		mov	r3, #1073741824
 169 002c D3F8F030 		ldr	r3, [r3, #240]
 170 0030 4FF08042 		mov	r2, #1073741824
 171 0034 23F00303 		bic	r3, r3, #3
 172 0038 C2F8F030 		str	r3, [r2, #240]
  89:Drivers/Library/StdDriver/src/clk.c **** 
  90:Drivers/Library/StdDriver/src/clk.c ****     /* Chip enter Power-down mode after CPU run WFI instruction */
  91:Drivers/Library/StdDriver/src/clk.c ****     __WFI();
 173              		.loc 1 91 5
 174              		.syntax unified
 175              	@ 91 "Drivers/Library/StdDriver/src/clk.c" 1
 176 003c 30BF     		wfi
 177              	@ 0 "" 2
  92:Drivers/Library/StdDriver/src/clk.c **** 
  93:Drivers/Library/StdDriver/src/clk.c ****     /* Restore HIRC control register */
  94:Drivers/Library/StdDriver/src/clk.c ****     SYS->IRCTCTL = u32HIRCTRIMCTL;
 178              		.loc 1 94 8
 179              		.thumb
 180              		.syntax unified
 181 003e 4FF08042 		mov	r2, #1073741824
 182              		.loc 1 94 18
 183 0042 7B68     		ldr	r3, [r7, #4]
 184 0044 C2F8F030 		str	r3, [r2, #240]
  95:Drivers/Library/StdDriver/src/clk.c **** }
 185              		.loc 1 95 1
 186 0048 00BF     		nop
 187 004a 0C37     		adds	r7, r7, #12
 188              	.LCFI10:
 189              		.cfi_def_cfa_offset 4
 190 004c BD46     		mov	sp, r7
 191              	.LCFI11:
 192              		.cfi_def_cfa_register 13
 193              		@ sp needed
 194 004e 5DF8047B 		ldr	r7, [sp], #4
 195              	.LCFI12:
 196              		.cfi_restore 7
 197              		.cfi_def_cfa_offset 0
ARM GAS  /tmp/ccgBDzz0.s 			page 6


 198 0052 7047     		bx	lr
 199              	.L9:
 200              		.align	2
 201              	.L8:
 202 0054 00ED00E0 		.word	-536810240
 203 0058 00020040 		.word	1073742336
 204              		.cfi_endproc
 205              	.LFE197:
 207              		.section	.text.CLK_Idle,"ax",%progbits
 208              		.align	1
 209              		.global	CLK_Idle
 210              		.syntax unified
 211              		.thumb
 212              		.thumb_func
 214              	CLK_Idle:
 215              	.LFB198:
  96:Drivers/Library/StdDriver/src/clk.c **** 
  97:Drivers/Library/StdDriver/src/clk.c **** /**
  98:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enter to Idle mode
  99:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 100:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 101:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function let system enter to Idle mode. \n
 102:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 103:Drivers/Library/StdDriver/src/clk.c ****   */
 104:Drivers/Library/StdDriver/src/clk.c **** void CLK_Idle(void)
 105:Drivers/Library/StdDriver/src/clk.c **** {
 216              		.loc 1 105 1
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 0
 219              		@ frame_needed = 1, uses_anonymous_args = 0
 220              		@ link register save eliminated.
 221 0000 80B4     		push	{r7}
 222              	.LCFI13:
 223              		.cfi_def_cfa_offset 4
 224              		.cfi_offset 7, -4
 225 0002 00AF     		add	r7, sp, #0
 226              	.LCFI14:
 227              		.cfi_def_cfa_register 7
 106:Drivers/Library/StdDriver/src/clk.c ****     /* Set the processor uses sleep as its low power mode */
 107:Drivers/Library/StdDriver/src/clk.c ****     SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
 228              		.loc 1 107 14
 229 0004 084B     		ldr	r3, .L11
 230 0006 1B69     		ldr	r3, [r3, #16]
 231 0008 074A     		ldr	r2, .L11
 232 000a 23F00403 		bic	r3, r3, #4
 233 000e 1361     		str	r3, [r2, #16]
 108:Drivers/Library/StdDriver/src/clk.c **** 
 109:Drivers/Library/StdDriver/src/clk.c ****     /* Set chip in idle mode because of WFI command */
 110:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL &= ~CLK_PWRCTL_PDEN_Msk;
 234              		.loc 1 110 17
 235 0010 064B     		ldr	r3, .L11+4
 236 0012 1B68     		ldr	r3, [r3]
 237 0014 054A     		ldr	r2, .L11+4
 238 0016 23F08003 		bic	r3, r3, #128
 239 001a 1360     		str	r3, [r2]
 111:Drivers/Library/StdDriver/src/clk.c **** 
 112:Drivers/Library/StdDriver/src/clk.c ****     /* Chip enter idle mode after CPU run WFI instruction */
ARM GAS  /tmp/ccgBDzz0.s 			page 7


 113:Drivers/Library/StdDriver/src/clk.c ****     __WFI();
 240              		.loc 1 113 5
 241              		.syntax unified
 242              	@ 113 "Drivers/Library/StdDriver/src/clk.c" 1
 243 001c 30BF     		wfi
 244              	@ 0 "" 2
 114:Drivers/Library/StdDriver/src/clk.c **** }
 245              		.loc 1 114 1
 246              		.thumb
 247              		.syntax unified
 248 001e 00BF     		nop
 249 0020 BD46     		mov	sp, r7
 250              	.LCFI15:
 251              		.cfi_def_cfa_register 13
 252              		@ sp needed
 253 0022 5DF8047B 		ldr	r7, [sp], #4
 254              	.LCFI16:
 255              		.cfi_restore 7
 256              		.cfi_def_cfa_offset 0
 257 0026 7047     		bx	lr
 258              	.L12:
 259              		.align	2
 260              	.L11:
 261 0028 00ED00E0 		.word	-536810240
 262 002c 00020040 		.word	1073742336
 263              		.cfi_endproc
 264              	.LFE198:
 266              		.section	.text.CLK_GetHXTFreq,"ax",%progbits
 267              		.align	1
 268              		.global	CLK_GetHXTFreq
 269              		.syntax unified
 270              		.thumb
 271              		.thumb_func
 273              	CLK_GetHXTFreq:
 274              	.LFB199:
 115:Drivers/Library/StdDriver/src/clk.c **** 
 116:Drivers/Library/StdDriver/src/clk.c **** /**
 117:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get external high speed crystal clock frequency
 118:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 119:Drivers/Library/StdDriver/src/clk.c ****   * @return     External high frequency crystal frequency
 120:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get external high frequency crystal frequency. The frequency unit is 
 121:Drivers/Library/StdDriver/src/clk.c ****   */
 122:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetHXTFreq(void)
 123:Drivers/Library/StdDriver/src/clk.c **** {
 275              		.loc 1 123 1
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 8
 278              		@ frame_needed = 1, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280 0000 80B4     		push	{r7}
 281              	.LCFI17:
 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 7, -4
 284 0002 83B0     		sub	sp, sp, #12
 285              	.LCFI18:
 286              		.cfi_def_cfa_offset 16
 287 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccgBDzz0.s 			page 8


 288              	.LCFI19:
 289              		.cfi_def_cfa_register 7
 124:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 125:Drivers/Library/StdDriver/src/clk.c **** 
 126:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_HXTEN_Msk) == CLK_PWRCTL_HXTEN_Msk)
 290              		.loc 1 126 12
 291 0006 094B     		ldr	r3, .L17
 292 0008 1B68     		ldr	r3, [r3]
 293              		.loc 1 126 21
 294 000a 03F00103 		and	r3, r3, #1
 295              		.loc 1 126 7
 296 000e 012B     		cmp	r3, #1
 297 0010 02D1     		bne	.L14
 127:Drivers/Library/StdDriver/src/clk.c ****     {
 128:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = __HXT;
 298              		.loc 1 128 17
 299 0012 074B     		ldr	r3, .L17+4
 300 0014 7B60     		str	r3, [r7, #4]
 301 0016 01E0     		b	.L15
 302              	.L14:
 129:Drivers/Library/StdDriver/src/clk.c ****     }
 130:Drivers/Library/StdDriver/src/clk.c ****     else
 131:Drivers/Library/StdDriver/src/clk.c ****     {
 132:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = 0UL;
 303              		.loc 1 132 17
 304 0018 0023     		movs	r3, #0
 305 001a 7B60     		str	r3, [r7, #4]
 306              	.L15:
 133:Drivers/Library/StdDriver/src/clk.c ****     }
 134:Drivers/Library/StdDriver/src/clk.c **** 
 135:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 307              		.loc 1 135 12
 308 001c 7B68     		ldr	r3, [r7, #4]
 136:Drivers/Library/StdDriver/src/clk.c **** }
 309              		.loc 1 136 1
 310 001e 1846     		mov	r0, r3
 311 0020 0C37     		adds	r7, r7, #12
 312              	.LCFI20:
 313              		.cfi_def_cfa_offset 4
 314 0022 BD46     		mov	sp, r7
 315              	.LCFI21:
 316              		.cfi_def_cfa_register 13
 317              		@ sp needed
 318 0024 5DF8047B 		ldr	r7, [sp], #4
 319              	.LCFI22:
 320              		.cfi_restore 7
 321              		.cfi_def_cfa_offset 0
 322 0028 7047     		bx	lr
 323              	.L18:
 324 002a 00BF     		.align	2
 325              	.L17:
 326 002c 00020040 		.word	1073742336
 327 0030 001BB700 		.word	12000000
 328              		.cfi_endproc
 329              	.LFE199:
 331              		.section	.text.CLK_GetLXTFreq,"ax",%progbits
 332              		.align	1
ARM GAS  /tmp/ccgBDzz0.s 			page 9


 333              		.global	CLK_GetLXTFreq
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 338              	CLK_GetLXTFreq:
 339              	.LFB200:
 137:Drivers/Library/StdDriver/src/clk.c **** 
 138:Drivers/Library/StdDriver/src/clk.c **** 
 139:Drivers/Library/StdDriver/src/clk.c **** /**
 140:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get external low speed crystal clock frequency
 141:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 142:Drivers/Library/StdDriver/src/clk.c ****   * @return     External low speed crystal clock frequency
 143:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get external low frequency crystal frequency. The frequency unit is H
 144:Drivers/Library/StdDriver/src/clk.c ****   */
 145:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetLXTFreq(void)
 146:Drivers/Library/StdDriver/src/clk.c **** {
 340              		.loc 1 146 1
 341              		.cfi_startproc
 342              		@ args = 0, pretend = 0, frame = 8
 343              		@ frame_needed = 1, uses_anonymous_args = 0
 344              		@ link register save eliminated.
 345 0000 80B4     		push	{r7}
 346              	.LCFI23:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 7, -4
 349 0002 83B0     		sub	sp, sp, #12
 350              	.LCFI24:
 351              		.cfi_def_cfa_offset 16
 352 0004 00AF     		add	r7, sp, #0
 353              	.LCFI25:
 354              		.cfi_def_cfa_register 7
 147:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 148:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_LXTEN_Msk) == CLK_PWRCTL_LXTEN_Msk)
 355              		.loc 1 148 12
 356 0006 094B     		ldr	r3, .L23
 357 0008 1B68     		ldr	r3, [r3]
 358              		.loc 1 148 21
 359 000a 03F00203 		and	r3, r3, #2
 360              		.loc 1 148 7
 361 000e 022B     		cmp	r3, #2
 362 0010 03D1     		bne	.L20
 149:Drivers/Library/StdDriver/src/clk.c ****     {
 150:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = __LXT;
 363              		.loc 1 150 17
 364 0012 4FF40043 		mov	r3, #32768
 365 0016 7B60     		str	r3, [r7, #4]
 366 0018 01E0     		b	.L21
 367              	.L20:
 151:Drivers/Library/StdDriver/src/clk.c ****     }
 152:Drivers/Library/StdDriver/src/clk.c ****     else
 153:Drivers/Library/StdDriver/src/clk.c ****     {
 154:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = 0UL;
 368              		.loc 1 154 17
 369 001a 0023     		movs	r3, #0
 370 001c 7B60     		str	r3, [r7, #4]
 371              	.L21:
 155:Drivers/Library/StdDriver/src/clk.c ****     }
ARM GAS  /tmp/ccgBDzz0.s 			page 10


 156:Drivers/Library/StdDriver/src/clk.c **** 
 157:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 372              		.loc 1 157 12
 373 001e 7B68     		ldr	r3, [r7, #4]
 158:Drivers/Library/StdDriver/src/clk.c **** }
 374              		.loc 1 158 1
 375 0020 1846     		mov	r0, r3
 376 0022 0C37     		adds	r7, r7, #12
 377              	.LCFI26:
 378              		.cfi_def_cfa_offset 4
 379 0024 BD46     		mov	sp, r7
 380              	.LCFI27:
 381              		.cfi_def_cfa_register 13
 382              		@ sp needed
 383 0026 5DF8047B 		ldr	r7, [sp], #4
 384              	.LCFI28:
 385              		.cfi_restore 7
 386              		.cfi_def_cfa_offset 0
 387 002a 7047     		bx	lr
 388              	.L24:
 389              		.align	2
 390              	.L23:
 391 002c 00020040 		.word	1073742336
 392              		.cfi_endproc
 393              	.LFE200:
 395              		.section	.text.CLK_GetPCLK0Freq,"ax",%progbits
 396              		.align	1
 397              		.global	CLK_GetPCLK0Freq
 398              		.syntax unified
 399              		.thumb
 400              		.thumb_func
 402              	CLK_GetPCLK0Freq:
 403              	.LFB201:
 159:Drivers/Library/StdDriver/src/clk.c **** 
 160:Drivers/Library/StdDriver/src/clk.c **** /**
 161:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PCLK0 frequency
 162:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 163:Drivers/Library/StdDriver/src/clk.c ****   * @return     PCLK0 frequency
 164:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PCLK0 frequency. The frequency unit is Hz.
 165:Drivers/Library/StdDriver/src/clk.c ****   */
 166:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPCLK0Freq(void)
 167:Drivers/Library/StdDriver/src/clk.c **** {
 404              		.loc 1 167 1
 405              		.cfi_startproc
 406              		@ args = 0, pretend = 0, frame = 8
 407              		@ frame_needed = 1, uses_anonymous_args = 0
 408 0000 80B5     		push	{r7, lr}
 409              	.LCFI29:
 410              		.cfi_def_cfa_offset 8
 411              		.cfi_offset 7, -8
 412              		.cfi_offset 14, -4
 413 0002 82B0     		sub	sp, sp, #8
 414              	.LCFI30:
 415              		.cfi_def_cfa_offset 16
 416 0004 00AF     		add	r7, sp, #0
 417              	.LCFI31:
 418              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccgBDzz0.s 			page 11


 168:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 169:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 419              		.loc 1 169 5
 420 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
 170:Drivers/Library/StdDriver/src/clk.c **** 
 171:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV1)
 421              		.loc 1 171 12
 422 000a 1F4B     		ldr	r3, .L33
 423 000c 5B6B     		ldr	r3, [r3, #52]
 424              		.loc 1 171 22
 425 000e 03F00703 		and	r3, r3, #7
 426              		.loc 1 171 7
 427 0012 002B     		cmp	r3, #0
 428 0014 03D1     		bne	.L26
 172:Drivers/Library/StdDriver/src/clk.c ****     {
 173:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 429              		.loc 1 173 17
 430 0016 1D4B     		ldr	r3, .L33+4
 431 0018 1B68     		ldr	r3, [r3]
 432 001a 7B60     		str	r3, [r7, #4]
 433 001c 2EE0     		b	.L27
 434              	.L26:
 174:Drivers/Library/StdDriver/src/clk.c ****     }
 175:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV2)
 435              		.loc 1 175 17
 436 001e 1A4B     		ldr	r3, .L33
 437 0020 5B6B     		ldr	r3, [r3, #52]
 438              		.loc 1 175 27
 439 0022 03F00703 		and	r3, r3, #7
 440              		.loc 1 175 12
 441 0026 012B     		cmp	r3, #1
 442 0028 04D1     		bne	.L28
 176:Drivers/Library/StdDriver/src/clk.c ****     {
 177:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 2UL;
 443              		.loc 1 177 35
 444 002a 184B     		ldr	r3, .L33+4
 445 002c 1B68     		ldr	r3, [r3]
 446              		.loc 1 177 17
 447 002e 5B08     		lsrs	r3, r3, #1
 448 0030 7B60     		str	r3, [r7, #4]
 449 0032 23E0     		b	.L27
 450              	.L28:
 178:Drivers/Library/StdDriver/src/clk.c ****     }
 179:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV4)
 451              		.loc 1 179 17
 452 0034 144B     		ldr	r3, .L33
 453 0036 5B6B     		ldr	r3, [r3, #52]
 454              		.loc 1 179 27
 455 0038 03F00703 		and	r3, r3, #7
 456              		.loc 1 179 12
 457 003c 022B     		cmp	r3, #2
 458 003e 04D1     		bne	.L29
 180:Drivers/Library/StdDriver/src/clk.c ****     {
 181:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 4UL;
 459              		.loc 1 181 35
 460 0040 124B     		ldr	r3, .L33+4
 461 0042 1B68     		ldr	r3, [r3]
ARM GAS  /tmp/ccgBDzz0.s 			page 12


 462              		.loc 1 181 17
 463 0044 9B08     		lsrs	r3, r3, #2
 464 0046 7B60     		str	r3, [r7, #4]
 465 0048 18E0     		b	.L27
 466              	.L29:
 182:Drivers/Library/StdDriver/src/clk.c ****     }
 183:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV8)
 467              		.loc 1 183 17
 468 004a 0F4B     		ldr	r3, .L33
 469 004c 5B6B     		ldr	r3, [r3, #52]
 470              		.loc 1 183 27
 471 004e 03F00703 		and	r3, r3, #7
 472              		.loc 1 183 12
 473 0052 032B     		cmp	r3, #3
 474 0054 04D1     		bne	.L30
 184:Drivers/Library/StdDriver/src/clk.c ****     {
 185:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 8UL;
 475              		.loc 1 185 35
 476 0056 0D4B     		ldr	r3, .L33+4
 477 0058 1B68     		ldr	r3, [r3]
 478              		.loc 1 185 17
 479 005a DB08     		lsrs	r3, r3, #3
 480 005c 7B60     		str	r3, [r7, #4]
 481 005e 0DE0     		b	.L27
 482              	.L30:
 186:Drivers/Library/StdDriver/src/clk.c ****     }
 187:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV16)
 483              		.loc 1 187 17
 484 0060 094B     		ldr	r3, .L33
 485 0062 5B6B     		ldr	r3, [r3, #52]
 486              		.loc 1 187 27
 487 0064 03F00703 		and	r3, r3, #7
 488              		.loc 1 187 12
 489 0068 042B     		cmp	r3, #4
 490 006a 04D1     		bne	.L31
 188:Drivers/Library/StdDriver/src/clk.c ****     {
 189:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 16UL;
 491              		.loc 1 189 35
 492 006c 074B     		ldr	r3, .L33+4
 493 006e 1B68     		ldr	r3, [r3]
 494              		.loc 1 189 17
 495 0070 1B09     		lsrs	r3, r3, #4
 496 0072 7B60     		str	r3, [r7, #4]
 497 0074 02E0     		b	.L27
 498              	.L31:
 190:Drivers/Library/StdDriver/src/clk.c ****     }
 191:Drivers/Library/StdDriver/src/clk.c ****     else
 192:Drivers/Library/StdDriver/src/clk.c ****     {
 193:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 499              		.loc 1 193 17
 500 0076 054B     		ldr	r3, .L33+4
 501 0078 1B68     		ldr	r3, [r3]
 502 007a 7B60     		str	r3, [r7, #4]
 503              	.L27:
 194:Drivers/Library/StdDriver/src/clk.c ****     }
 195:Drivers/Library/StdDriver/src/clk.c **** 
 196:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
ARM GAS  /tmp/ccgBDzz0.s 			page 13


 504              		.loc 1 196 12
 505 007c 7B68     		ldr	r3, [r7, #4]
 197:Drivers/Library/StdDriver/src/clk.c **** }
 506              		.loc 1 197 1
 507 007e 1846     		mov	r0, r3
 508 0080 0837     		adds	r7, r7, #8
 509              	.LCFI32:
 510              		.cfi_def_cfa_offset 8
 511 0082 BD46     		mov	sp, r7
 512              	.LCFI33:
 513              		.cfi_def_cfa_register 13
 514              		@ sp needed
 515 0084 80BD     		pop	{r7, pc}
 516              	.L34:
 517 0086 00BF     		.align	2
 518              	.L33:
 519 0088 00020040 		.word	1073742336
 520 008c 00000000 		.word	SystemCoreClock
 521              		.cfi_endproc
 522              	.LFE201:
 524              		.section	.text.CLK_GetPCLK1Freq,"ax",%progbits
 525              		.align	1
 526              		.global	CLK_GetPCLK1Freq
 527              		.syntax unified
 528              		.thumb
 529              		.thumb_func
 531              	CLK_GetPCLK1Freq:
 532              	.LFB202:
 198:Drivers/Library/StdDriver/src/clk.c **** 
 199:Drivers/Library/StdDriver/src/clk.c **** 
 200:Drivers/Library/StdDriver/src/clk.c **** /**
 201:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PCLK1 frequency
 202:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 203:Drivers/Library/StdDriver/src/clk.c ****   * @return     PCLK1 frequency
 204:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PCLK1 frequency. The frequency unit is Hz.
 205:Drivers/Library/StdDriver/src/clk.c ****   */
 206:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPCLK1Freq(void)
 207:Drivers/Library/StdDriver/src/clk.c **** {
 533              		.loc 1 207 1
 534              		.cfi_startproc
 535              		@ args = 0, pretend = 0, frame = 8
 536              		@ frame_needed = 1, uses_anonymous_args = 0
 537 0000 80B5     		push	{r7, lr}
 538              	.LCFI34:
 539              		.cfi_def_cfa_offset 8
 540              		.cfi_offset 7, -8
 541              		.cfi_offset 14, -4
 542 0002 82B0     		sub	sp, sp, #8
 543              	.LCFI35:
 544              		.cfi_def_cfa_offset 16
 545 0004 00AF     		add	r7, sp, #0
 546              	.LCFI36:
 547              		.cfi_def_cfa_register 7
 208:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 209:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 548              		.loc 1 209 5
 549 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
ARM GAS  /tmp/ccgBDzz0.s 			page 14


 210:Drivers/Library/StdDriver/src/clk.c **** 
 211:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV1)
 550              		.loc 1 211 12
 551 000a 1F4B     		ldr	r3, .L43
 552 000c 5B6B     		ldr	r3, [r3, #52]
 553              		.loc 1 211 22
 554 000e 03F07003 		and	r3, r3, #112
 555              		.loc 1 211 7
 556 0012 002B     		cmp	r3, #0
 557 0014 03D1     		bne	.L36
 212:Drivers/Library/StdDriver/src/clk.c ****     {
 213:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 558              		.loc 1 213 17
 559 0016 1D4B     		ldr	r3, .L43+4
 560 0018 1B68     		ldr	r3, [r3]
 561 001a 7B60     		str	r3, [r7, #4]
 562 001c 2EE0     		b	.L37
 563              	.L36:
 214:Drivers/Library/StdDriver/src/clk.c ****     }
 215:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV2)
 564              		.loc 1 215 17
 565 001e 1A4B     		ldr	r3, .L43
 566 0020 5B6B     		ldr	r3, [r3, #52]
 567              		.loc 1 215 27
 568 0022 03F07003 		and	r3, r3, #112
 569              		.loc 1 215 12
 570 0026 102B     		cmp	r3, #16
 571 0028 04D1     		bne	.L38
 216:Drivers/Library/StdDriver/src/clk.c ****     {
 217:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 2UL;
 572              		.loc 1 217 35
 573 002a 184B     		ldr	r3, .L43+4
 574 002c 1B68     		ldr	r3, [r3]
 575              		.loc 1 217 17
 576 002e 5B08     		lsrs	r3, r3, #1
 577 0030 7B60     		str	r3, [r7, #4]
 578 0032 23E0     		b	.L37
 579              	.L38:
 218:Drivers/Library/StdDriver/src/clk.c ****     }
 219:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV4)
 580              		.loc 1 219 17
 581 0034 144B     		ldr	r3, .L43
 582 0036 5B6B     		ldr	r3, [r3, #52]
 583              		.loc 1 219 27
 584 0038 03F07003 		and	r3, r3, #112
 585              		.loc 1 219 12
 586 003c 202B     		cmp	r3, #32
 587 003e 04D1     		bne	.L39
 220:Drivers/Library/StdDriver/src/clk.c ****     {
 221:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 4UL;
 588              		.loc 1 221 35
 589 0040 124B     		ldr	r3, .L43+4
 590 0042 1B68     		ldr	r3, [r3]
 591              		.loc 1 221 17
 592 0044 9B08     		lsrs	r3, r3, #2
 593 0046 7B60     		str	r3, [r7, #4]
 594 0048 18E0     		b	.L37
ARM GAS  /tmp/ccgBDzz0.s 			page 15


 595              	.L39:
 222:Drivers/Library/StdDriver/src/clk.c ****     }
 223:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV8)
 596              		.loc 1 223 17
 597 004a 0F4B     		ldr	r3, .L43
 598 004c 5B6B     		ldr	r3, [r3, #52]
 599              		.loc 1 223 27
 600 004e 03F07003 		and	r3, r3, #112
 601              		.loc 1 223 12
 602 0052 302B     		cmp	r3, #48
 603 0054 04D1     		bne	.L40
 224:Drivers/Library/StdDriver/src/clk.c ****     {
 225:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 8UL;
 604              		.loc 1 225 35
 605 0056 0D4B     		ldr	r3, .L43+4
 606 0058 1B68     		ldr	r3, [r3]
 607              		.loc 1 225 17
 608 005a DB08     		lsrs	r3, r3, #3
 609 005c 7B60     		str	r3, [r7, #4]
 610 005e 0DE0     		b	.L37
 611              	.L40:
 226:Drivers/Library/StdDriver/src/clk.c ****     }
 227:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV16)
 612              		.loc 1 227 17
 613 0060 094B     		ldr	r3, .L43
 614 0062 5B6B     		ldr	r3, [r3, #52]
 615              		.loc 1 227 27
 616 0064 03F07003 		and	r3, r3, #112
 617              		.loc 1 227 12
 618 0068 402B     		cmp	r3, #64
 619 006a 04D1     		bne	.L41
 228:Drivers/Library/StdDriver/src/clk.c ****     {
 229:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 16UL;
 620              		.loc 1 229 35
 621 006c 074B     		ldr	r3, .L43+4
 622 006e 1B68     		ldr	r3, [r3]
 623              		.loc 1 229 17
 624 0070 1B09     		lsrs	r3, r3, #4
 625 0072 7B60     		str	r3, [r7, #4]
 626 0074 02E0     		b	.L37
 627              	.L41:
 230:Drivers/Library/StdDriver/src/clk.c ****     }
 231:Drivers/Library/StdDriver/src/clk.c ****     else
 232:Drivers/Library/StdDriver/src/clk.c ****     {
 233:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 628              		.loc 1 233 17
 629 0076 054B     		ldr	r3, .L43+4
 630 0078 1B68     		ldr	r3, [r3]
 631 007a 7B60     		str	r3, [r7, #4]
 632              	.L37:
 234:Drivers/Library/StdDriver/src/clk.c ****     }
 235:Drivers/Library/StdDriver/src/clk.c **** 
 236:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 633              		.loc 1 236 12
 634 007c 7B68     		ldr	r3, [r7, #4]
 237:Drivers/Library/StdDriver/src/clk.c **** }
 635              		.loc 1 237 1
ARM GAS  /tmp/ccgBDzz0.s 			page 16


 636 007e 1846     		mov	r0, r3
 637 0080 0837     		adds	r7, r7, #8
 638              	.LCFI37:
 639              		.cfi_def_cfa_offset 8
 640 0082 BD46     		mov	sp, r7
 641              	.LCFI38:
 642              		.cfi_def_cfa_register 13
 643              		@ sp needed
 644 0084 80BD     		pop	{r7, pc}
 645              	.L44:
 646 0086 00BF     		.align	2
 647              	.L43:
 648 0088 00020040 		.word	1073742336
 649 008c 00000000 		.word	SystemCoreClock
 650              		.cfi_endproc
 651              	.LFE202:
 653              		.section	.text.CLK_GetHCLKFreq,"ax",%progbits
 654              		.align	1
 655              		.global	CLK_GetHCLKFreq
 656              		.syntax unified
 657              		.thumb
 658              		.thumb_func
 660              	CLK_GetHCLKFreq:
 661              	.LFB203:
 238:Drivers/Library/StdDriver/src/clk.c **** 
 239:Drivers/Library/StdDriver/src/clk.c **** 
 240:Drivers/Library/StdDriver/src/clk.c **** /**
 241:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get HCLK frequency
 242:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 243:Drivers/Library/StdDriver/src/clk.c ****   * @return     HCLK frequency
 244:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get HCLK frequency. The frequency unit is Hz.
 245:Drivers/Library/StdDriver/src/clk.c ****   */
 246:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetHCLKFreq(void)
 247:Drivers/Library/StdDriver/src/clk.c **** {
 662              		.loc 1 247 1
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 0
 665              		@ frame_needed = 1, uses_anonymous_args = 0
 666 0000 80B5     		push	{r7, lr}
 667              	.LCFI39:
 668              		.cfi_def_cfa_offset 8
 669              		.cfi_offset 7, -8
 670              		.cfi_offset 14, -4
 671 0002 00AF     		add	r7, sp, #0
 672              	.LCFI40:
 673              		.cfi_def_cfa_register 7
 248:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 674              		.loc 1 248 5
 675 0004 FFF7FEFF 		bl	SystemCoreClockUpdate
 249:Drivers/Library/StdDriver/src/clk.c ****     return SystemCoreClock;
 676              		.loc 1 249 12
 677 0008 014B     		ldr	r3, .L47
 678 000a 1B68     		ldr	r3, [r3]
 250:Drivers/Library/StdDriver/src/clk.c **** }
 679              		.loc 1 250 1
 680 000c 1846     		mov	r0, r3
 681 000e 80BD     		pop	{r7, pc}
ARM GAS  /tmp/ccgBDzz0.s 			page 17


 682              	.L48:
 683              		.align	2
 684              	.L47:
 685 0010 00000000 		.word	SystemCoreClock
 686              		.cfi_endproc
 687              	.LFE203:
 689              		.section	.text.CLK_GetCPUFreq,"ax",%progbits
 690              		.align	1
 691              		.global	CLK_GetCPUFreq
 692              		.syntax unified
 693              		.thumb
 694              		.thumb_func
 696              	CLK_GetCPUFreq:
 697              	.LFB204:
 251:Drivers/Library/StdDriver/src/clk.c **** 
 252:Drivers/Library/StdDriver/src/clk.c **** 
 253:Drivers/Library/StdDriver/src/clk.c **** /**
 254:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get CPU frequency
 255:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 256:Drivers/Library/StdDriver/src/clk.c ****   * @return     CPU frequency
 257:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get CPU frequency. The frequency unit is Hz.
 258:Drivers/Library/StdDriver/src/clk.c ****   */
 259:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetCPUFreq(void)
 260:Drivers/Library/StdDriver/src/clk.c **** {
 698              		.loc 1 260 1
 699              		.cfi_startproc
 700              		@ args = 0, pretend = 0, frame = 0
 701              		@ frame_needed = 1, uses_anonymous_args = 0
 702 0000 80B5     		push	{r7, lr}
 703              	.LCFI41:
 704              		.cfi_def_cfa_offset 8
 705              		.cfi_offset 7, -8
 706              		.cfi_offset 14, -4
 707 0002 00AF     		add	r7, sp, #0
 708              	.LCFI42:
 709              		.cfi_def_cfa_register 7
 261:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 710              		.loc 1 261 5
 711 0004 FFF7FEFF 		bl	SystemCoreClockUpdate
 262:Drivers/Library/StdDriver/src/clk.c ****     return SystemCoreClock;
 712              		.loc 1 262 12
 713 0008 014B     		ldr	r3, .L51
 714 000a 1B68     		ldr	r3, [r3]
 263:Drivers/Library/StdDriver/src/clk.c **** }
 715              		.loc 1 263 1
 716 000c 1846     		mov	r0, r3
 717 000e 80BD     		pop	{r7, pc}
 718              	.L52:
 719              		.align	2
 720              	.L51:
 721 0010 00000000 		.word	SystemCoreClock
 722              		.cfi_endproc
 723              	.LFE204:
 725              		.section	.text.CLK_SetCoreClock,"ax",%progbits
 726              		.align	1
 727              		.global	CLK_SetCoreClock
 728              		.syntax unified
ARM GAS  /tmp/ccgBDzz0.s 			page 18


 729              		.thumb
 730              		.thumb_func
 732              	CLK_SetCoreClock:
 733              	.LFB205:
 264:Drivers/Library/StdDriver/src/clk.c **** 
 265:Drivers/Library/StdDriver/src/clk.c **** 
 266:Drivers/Library/StdDriver/src/clk.c **** /**
 267:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set HCLK frequency
 268:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32Hclk is HCLK frequency. The range of u32Hclk is running up to 192MHz.
 269:Drivers/Library/StdDriver/src/clk.c ****   * @return     HCLK frequency
 270:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to set HCLK frequency. The frequency unit is Hz. \n
 271:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 272:Drivers/Library/StdDriver/src/clk.c ****   */
 273:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_SetCoreClock(uint32_t u32Hclk)
 274:Drivers/Library/StdDriver/src/clk.c **** {
 734              		.loc 1 274 1
 735              		.cfi_startproc
 736              		@ args = 0, pretend = 0, frame = 16
 737              		@ frame_needed = 1, uses_anonymous_args = 0
 738 0000 80B5     		push	{r7, lr}
 739              	.LCFI43:
 740              		.cfi_def_cfa_offset 8
 741              		.cfi_offset 7, -8
 742              		.cfi_offset 14, -4
 743 0002 84B0     		sub	sp, sp, #16
 744              	.LCFI44:
 745              		.cfi_def_cfa_offset 24
 746 0004 00AF     		add	r7, sp, #0
 747              	.LCFI45:
 748              		.cfi_def_cfa_register 7
 749 0006 7860     		str	r0, [r7, #4]
 275:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCSTB;
 276:Drivers/Library/StdDriver/src/clk.c **** 
 277:Drivers/Library/StdDriver/src/clk.c ****     /* Read HIRC clock source stable flag */
 278:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 750              		.loc 1 278 21
 751 0008 244B     		ldr	r3, .L59
 752 000a 1B6D     		ldr	r3, [r3, #80]
 753              		.loc 1 278 16
 754 000c 03F01003 		and	r3, r3, #16
 755 0010 FB60     		str	r3, [r7, #12]
 279:Drivers/Library/StdDriver/src/clk.c **** 
 280:Drivers/Library/StdDriver/src/clk.c ****     /* The range of u32Hclk is running up to 192 MHz */
 281:Drivers/Library/StdDriver/src/clk.c ****     if(u32Hclk > FREQ_192MHZ)
 756              		.loc 1 281 7
 757 0012 7B68     		ldr	r3, [r7, #4]
 758 0014 224A     		ldr	r2, .L59+4
 759 0016 9342     		cmp	r3, r2
 760 0018 01D9     		bls	.L54
 282:Drivers/Library/StdDriver/src/clk.c ****     {
 283:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = FREQ_192MHZ;
 761              		.loc 1 283 17
 762 001a 214B     		ldr	r3, .L59+4
 763 001c 7B60     		str	r3, [r7, #4]
 764              	.L54:
 284:Drivers/Library/StdDriver/src/clk.c ****     }
 285:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 19


 286:Drivers/Library/StdDriver/src/clk.c ****     /* Switch HCLK clock source to HIRC clock for safe */
 287:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
 765              		.loc 1 287 17
 766 001e 1F4B     		ldr	r3, .L59
 767 0020 1B68     		ldr	r3, [r3]
 768 0022 1E4A     		ldr	r2, .L59
 769 0024 43F00403 		orr	r3, r3, #4
 770 0028 1360     		str	r3, [r2]
 288:Drivers/Library/StdDriver/src/clk.c ****     CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 771              		.loc 1 288 5
 772 002a 1020     		movs	r0, #16
 773 002c FFF7FEFF 		bl	CLK_WaitClockReady
 289:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 |= CLK_CLKSEL0_HCLKSEL_Msk;
 774              		.loc 1 289 18
 775 0030 1A4B     		ldr	r3, .L59
 776 0032 1B69     		ldr	r3, [r3, #16]
 777 0034 194A     		ldr	r2, .L59
 778 0036 43F00703 		orr	r3, r3, #7
 779 003a 1361     		str	r3, [r2, #16]
 290:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKDIV0 &= (~CLK_CLKDIV0_HCLKDIV_Msk);
 780              		.loc 1 290 18
 781 003c 174B     		ldr	r3, .L59
 782 003e 1B6A     		ldr	r3, [r3, #32]
 783 0040 164A     		ldr	r2, .L59
 784 0042 23F00F03 		bic	r3, r3, #15
 785 0046 1362     		str	r3, [r2, #32]
 291:Drivers/Library/StdDriver/src/clk.c **** 
 292:Drivers/Library/StdDriver/src/clk.c ****     /* Configure PLL setting if HXT clock is enabled */
 293:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_HXTEN_Msk) == CLK_PWRCTL_HXTEN_Msk)
 786              		.loc 1 293 12
 787 0048 144B     		ldr	r3, .L59
 788 004a 1B68     		ldr	r3, [r3]
 789              		.loc 1 293 21
 790 004c 03F00103 		and	r3, r3, #1
 791              		.loc 1 293 7
 792 0050 012B     		cmp	r3, #1
 793 0052 05D1     		bne	.L55
 294:Drivers/Library/StdDriver/src/clk.c ****     {
 295:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = CLK_EnablePLL(CLK_PLLCTL_PLLSRC_HXT, u32Hclk);
 794              		.loc 1 295 19
 795 0054 7968     		ldr	r1, [r7, #4]
 796 0056 0020     		movs	r0, #0
 797 0058 FFF7FEFF 		bl	CLK_EnablePLL
 798 005c 7860     		str	r0, [r7, #4]
 799 005e 0AE0     		b	.L56
 800              	.L55:
 296:Drivers/Library/StdDriver/src/clk.c ****     }
 297:Drivers/Library/StdDriver/src/clk.c ****     /* Configure PLL setting if HXT clock is not enabled */
 298:Drivers/Library/StdDriver/src/clk.c ****     else
 299:Drivers/Library/StdDriver/src/clk.c ****     {
 300:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = CLK_EnablePLL(CLK_PLLCTL_PLLSRC_HIRC, u32Hclk);
 801              		.loc 1 300 19
 802 0060 7968     		ldr	r1, [r7, #4]
 803 0062 4FF40020 		mov	r0, #524288
 804 0066 FFF7FEFF 		bl	CLK_EnablePLL
 805 006a 7860     		str	r0, [r7, #4]
 301:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 20


 302:Drivers/Library/StdDriver/src/clk.c ****         /* Read HIRC clock source stable flag */
 303:Drivers/Library/StdDriver/src/clk.c ****         u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 806              		.loc 1 303 25
 807 006c 0B4B     		ldr	r3, .L59
 808 006e 1B6D     		ldr	r3, [r3, #80]
 809              		.loc 1 303 20
 810 0070 03F01003 		and	r3, r3, #16
 811 0074 FB60     		str	r3, [r7, #12]
 812              	.L56:
 304:Drivers/Library/StdDriver/src/clk.c ****     }
 305:Drivers/Library/StdDriver/src/clk.c **** 
 306:Drivers/Library/StdDriver/src/clk.c ****     /* Select HCLK clock source to PLL,
 307:Drivers/Library/StdDriver/src/clk.c ****        and update system core clock
 308:Drivers/Library/StdDriver/src/clk.c ****     */
 309:Drivers/Library/StdDriver/src/clk.c ****     CLK_SetHCLK(CLK_CLKSEL0_HCLKSEL_PLL, CLK_CLKDIV0_HCLK(1UL));
 813              		.loc 1 309 5
 814 0076 0021     		movs	r1, #0
 815 0078 0220     		movs	r0, #2
 816 007a FFF7FEFF 		bl	CLK_SetHCLK
 310:Drivers/Library/StdDriver/src/clk.c **** 
 311:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC if HIRC is disabled before setting core clock */
 312:Drivers/Library/StdDriver/src/clk.c ****     if(u32HIRCSTB == 0UL)
 817              		.loc 1 312 7
 818 007e FB68     		ldr	r3, [r7, #12]
 819 0080 002B     		cmp	r3, #0
 820 0082 05D1     		bne	.L57
 313:Drivers/Library/StdDriver/src/clk.c ****     {
 314:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL &= ~CLK_PWRCTL_HIRCEN_Msk;
 821              		.loc 1 314 21
 822 0084 054B     		ldr	r3, .L59
 823 0086 1B68     		ldr	r3, [r3]
 824 0088 044A     		ldr	r2, .L59
 825 008a 23F00403 		bic	r3, r3, #4
 826 008e 1360     		str	r3, [r2]
 827              	.L57:
 315:Drivers/Library/StdDriver/src/clk.c ****     }
 316:Drivers/Library/StdDriver/src/clk.c **** 
 317:Drivers/Library/StdDriver/src/clk.c ****     /* Return actually HCLK frequency is PLL frequency divide 1 */
 318:Drivers/Library/StdDriver/src/clk.c ****     return u32Hclk;
 828              		.loc 1 318 12
 829 0090 7B68     		ldr	r3, [r7, #4]
 319:Drivers/Library/StdDriver/src/clk.c **** }
 830              		.loc 1 319 1
 831 0092 1846     		mov	r0, r3
 832 0094 1037     		adds	r7, r7, #16
 833              	.LCFI46:
 834              		.cfi_def_cfa_offset 8
 835 0096 BD46     		mov	sp, r7
 836              	.LCFI47:
 837              		.cfi_def_cfa_register 13
 838              		@ sp needed
 839 0098 80BD     		pop	{r7, pc}
 840              	.L60:
 841 009a 00BF     		.align	2
 842              	.L59:
 843 009c 00020040 		.word	1073742336
 844 00a0 00B0710B 		.word	192000000
ARM GAS  /tmp/ccgBDzz0.s 			page 21


 845              		.cfi_endproc
 846              	.LFE205:
 848              		.section	.text.CLK_SetHCLK,"ax",%progbits
 849              		.align	1
 850              		.global	CLK_SetHCLK
 851              		.syntax unified
 852              		.thumb
 853              		.thumb_func
 855              	CLK_SetHCLK:
 856              	.LFB206:
 320:Drivers/Library/StdDriver/src/clk.c **** 
 321:Drivers/Library/StdDriver/src/clk.c **** /**
 322:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function set HCLK clock source and HCLK clock divider
 323:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is HCLK clock source. Including :
 324:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_HXT
 325:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_LXT
 326:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_PLL
 327:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_LIRC
 328:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_HIRC
 329:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is HCLK clock divider. Including :
 330:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKDIV0_HCLK(x)
 331:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 332:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set HCLK clock source and HCLK clock divider. \n
 333:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 334:Drivers/Library/StdDriver/src/clk.c ****   */
 335:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)
 336:Drivers/Library/StdDriver/src/clk.c **** {
 857              		.loc 1 336 1
 858              		.cfi_startproc
 859              		@ args = 0, pretend = 0, frame = 16
 860              		@ frame_needed = 1, uses_anonymous_args = 0
 861 0000 80B5     		push	{r7, lr}
 862              	.LCFI48:
 863              		.cfi_def_cfa_offset 8
 864              		.cfi_offset 7, -8
 865              		.cfi_offset 14, -4
 866 0002 84B0     		sub	sp, sp, #16
 867              	.LCFI49:
 868              		.cfi_def_cfa_offset 24
 869 0004 00AF     		add	r7, sp, #0
 870              	.LCFI50:
 871              		.cfi_def_cfa_register 7
 872 0006 7860     		str	r0, [r7, #4]
 873 0008 3960     		str	r1, [r7]
 337:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCSTB;
 338:Drivers/Library/StdDriver/src/clk.c **** 
 339:Drivers/Library/StdDriver/src/clk.c ****     /* Read HIRC clock source stable flag */
 340:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 874              		.loc 1 340 21
 875 000a 194B     		ldr	r3, .L64
 876 000c 1B6D     		ldr	r3, [r3, #80]
 877              		.loc 1 340 16
 878 000e 03F01003 		and	r3, r3, #16
 879 0012 FB60     		str	r3, [r7, #12]
 341:Drivers/Library/StdDriver/src/clk.c **** 
 342:Drivers/Library/StdDriver/src/clk.c ****     /* Switch to HIRC for Safe. Avoid HCLK too high when applying new divider. */
 343:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
ARM GAS  /tmp/ccgBDzz0.s 			page 22


 880              		.loc 1 343 17
 881 0014 164B     		ldr	r3, .L64
 882 0016 1B68     		ldr	r3, [r3]
 883 0018 154A     		ldr	r2, .L64
 884 001a 43F00403 		orr	r3, r3, #4
 885 001e 1360     		str	r3, [r2]
 344:Drivers/Library/StdDriver/src/clk.c ****     CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 886              		.loc 1 344 5
 887 0020 1020     		movs	r0, #16
 888 0022 FFF7FEFF 		bl	CLK_WaitClockReady
 345:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_HCLKSEL_Msk)) | CLK_CLKSEL0_HCLKSEL_HIRC;
 889              		.loc 1 345 24
 890 0026 124B     		ldr	r3, .L64
 891 0028 1B69     		ldr	r3, [r3, #16]
 892              		.loc 1 345 8
 893 002a 114A     		ldr	r2, .L64
 894              		.loc 1 345 64
 895 002c 43F00703 		orr	r3, r3, #7
 896              		.loc 1 345 18
 897 0030 1361     		str	r3, [r2, #16]
 346:Drivers/Library/StdDriver/src/clk.c **** 
 347:Drivers/Library/StdDriver/src/clk.c ****     /* Apply new Divider */
 348:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKDIV0 = (CLK->CLKDIV0 & (~CLK_CLKDIV0_HCLKDIV_Msk)) | u32ClkDiv;
 898              		.loc 1 348 24
 899 0032 0F4B     		ldr	r3, .L64
 900 0034 1B6A     		ldr	r3, [r3, #32]
 901              		.loc 1 348 34
 902 0036 23F00F02 		bic	r2, r3, #15
 903              		.loc 1 348 8
 904 003a 0D49     		ldr	r1, .L64
 905              		.loc 1 348 64
 906 003c 3B68     		ldr	r3, [r7]
 907 003e 1343     		orrs	r3, r3, r2
 908              		.loc 1 348 18
 909 0040 0B62     		str	r3, [r1, #32]
 349:Drivers/Library/StdDriver/src/clk.c **** 
 350:Drivers/Library/StdDriver/src/clk.c ****     /* Switch HCLK to new HCLK source */
 351:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_HCLKSEL_Msk)) | u32ClkSrc;
 910              		.loc 1 351 24
 911 0042 0B4B     		ldr	r3, .L64
 912 0044 1B69     		ldr	r3, [r3, #16]
 913              		.loc 1 351 34
 914 0046 23F00702 		bic	r2, r3, #7
 915              		.loc 1 351 8
 916 004a 0949     		ldr	r1, .L64
 917              		.loc 1 351 64
 918 004c 7B68     		ldr	r3, [r7, #4]
 919 004e 1343     		orrs	r3, r3, r2
 920              		.loc 1 351 18
 921 0050 0B61     		str	r3, [r1, #16]
 352:Drivers/Library/StdDriver/src/clk.c **** 
 353:Drivers/Library/StdDriver/src/clk.c ****     /* Update System Core Clock */
 354:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 922              		.loc 1 354 5
 923 0052 FFF7FEFF 		bl	SystemCoreClockUpdate
 355:Drivers/Library/StdDriver/src/clk.c **** 
 356:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC if HIRC is disabled before switching HCLK source */
ARM GAS  /tmp/ccgBDzz0.s 			page 23


 357:Drivers/Library/StdDriver/src/clk.c ****     if(u32HIRCSTB == 0UL)
 924              		.loc 1 357 7
 925 0056 FB68     		ldr	r3, [r7, #12]
 926 0058 002B     		cmp	r3, #0
 927 005a 05D1     		bne	.L63
 358:Drivers/Library/StdDriver/src/clk.c ****     {
 359:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL &= ~CLK_PWRCTL_HIRCEN_Msk;
 928              		.loc 1 359 21
 929 005c 044B     		ldr	r3, .L64
 930 005e 1B68     		ldr	r3, [r3]
 931 0060 034A     		ldr	r2, .L64
 932 0062 23F00403 		bic	r3, r3, #4
 933 0066 1360     		str	r3, [r2]
 934              	.L63:
 360:Drivers/Library/StdDriver/src/clk.c ****     }
 361:Drivers/Library/StdDriver/src/clk.c **** }
 935              		.loc 1 361 1
 936 0068 00BF     		nop
 937 006a 1037     		adds	r7, r7, #16
 938              	.LCFI51:
 939              		.cfi_def_cfa_offset 8
 940 006c BD46     		mov	sp, r7
 941              	.LCFI52:
 942              		.cfi_def_cfa_register 13
 943              		@ sp needed
 944 006e 80BD     		pop	{r7, pc}
 945              	.L65:
 946              		.align	2
 947              	.L64:
 948 0070 00020040 		.word	1073742336
 949              		.cfi_endproc
 950              	.LFE206:
 952              		.section	.text.CLK_SetModuleClock,"ax",%progbits
 953              		.align	1
 954              		.global	CLK_SetModuleClock
 955              		.syntax unified
 956              		.thumb
 957              		.thumb_func
 959              	CLK_SetModuleClock:
 960              	.LFB207:
 362:Drivers/Library/StdDriver/src/clk.c **** 
 363:Drivers/Library/StdDriver/src/clk.c **** /**
 364:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function set selected module clock source and module clock divider
 365:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
 366:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is module clock source.
 367:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is module clock divider.
 368:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 369:Drivers/Library/StdDriver/src/clk.c ****   * @details    Valid parameter combinations listed in following table:
 370:Drivers/Library/StdDriver/src/clk.c ****   *
 371:Drivers/Library/StdDriver/src/clk.c ****   * |Module index        |Clock source                           |Divider                        |
 372:Drivers/Library/StdDriver/src/clk.c ****   * | :----------------  | :-----------------------------------  | :--------------------------   |
 373:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HXT           |\ref CLK_CLKDIV3_CCAP(x)       |
 374:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_PLL           |\ref CLK_CLKDIV3_CCAP(x)       |
 375:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HIRC          |\ref CLK_CLKDIV3_CCAP(x)       |
 376:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HCLK          |\ref CLK_CLKDIV3_CCAP(x)       |
 377:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HXT           |\ref CLK_CLKDIV0_SDH0(x)       |
 378:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_PLL           |\ref CLK_CLKDIV0_SDH0(x)       |
ARM GAS  /tmp/ccgBDzz0.s 			page 24


 379:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HIRC          |\ref CLK_CLKDIV0_SDH0(x)       |
 380:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HCLK          |\ref CLK_CLKDIV0_SDH0(x)       |
 381:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HXT           |\ref CLK_CLKDIV3_SDH1(x)       |
 382:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_PLL           |\ref CLK_CLKDIV3_SDH1(x)       |
 383:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HIRC          |\ref CLK_CLKDIV3_SDH1(x)       |
 384:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HCLK          |\ref CLK_CLKDIV3_SDH1(x)       |
 385:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_LXT            | x                             |
 386:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_LIRC           | x                             |
 387:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_HCLK_DIV2048   | x                             |
 388:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_HXT           | x                             |
 389:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_LXT           | x                             |
 390:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_LIRC          | x                             |
 391:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_HIRC          | x                             |
 392:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_PCLK0         | x                             |
 393:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_EXT           | x                             |
 394:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_HXT           | x                             |
 395:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_LXT           | x                             |
 396:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_LIRC          | x                             |
 397:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_HIRC          | x                             |
 398:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_PCLK0         | x                             |
 399:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_EXT           | x                             |
 400:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_HXT           | x                             |
 401:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_LXT           | x                             |
 402:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_LIRC          | x                             |
 403:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_HIRC          | x                             |
 404:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_PCLK1         | x                             |
 405:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_EXT           | x                             |
 406:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_HXT           | x                             |
 407:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_LXT           | x                             |
 408:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_LIRC          | x                             |
 409:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_HIRC          | x                             |
 410:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_PCLK1         | x                             |
 411:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_EXT           | x                             |
 412:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_HXT          |\ref CLK_CLKDIV0_UART0(x)      |
 413:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_LXT          |\ref CLK_CLKDIV0_UART0(x)      |
 414:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_PLL          |\ref CLK_CLKDIV0_UART0(x)      |
 415:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_HIRC         |\ref CLK_CLKDIV0_UART0(x)      |
 416:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_HXT          |\ref CLK_CLKDIV0_UART1(x)      |
 417:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_LXT          |\ref CLK_CLKDIV0_UART1(x)      |
 418:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_PLL          |\ref CLK_CLKDIV0_UART1(x)      |
 419:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_HIRC         |\ref CLK_CLKDIV0_UART1(x)      |
 420:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HXT           | x                             |
 421:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_LXT           | x                             |
 422:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HIRC          | x                             |
 423:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HCLK          | x                             |
 424:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WWDT_MODULE    |\ref CLK_CLKSEL1_WWDTSEL_LIRC          | x                             |
 425:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WWDT_MODULE    |\ref CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048  | x                             |
 426:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM0_MODULE   |\ref CLK_CLKSEL2_EPWM0SEL_PLL          | x                             |
 427:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM0_MODULE   |\ref CLK_CLKSEL2_EPWM0SEL_PCLK0        | x                             |
 428:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM1_MODULE   |\ref CLK_CLKSEL2_EPWM1SEL_PLL          | x                             |
 429:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM1_MODULE   |\ref CLK_CLKSEL2_EPWM1SEL_PCLK1        | x                             |
 430:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_HXT          | x                             |
 431:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_PLL          | x                             |
 432:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_HIRC         | x                             |
 433:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_PCLK0        | x                             |
 434:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_HXT           | x                             |
 435:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_PLL           | x                             |
ARM GAS  /tmp/ccgBDzz0.s 			page 25


 436:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_HIRC          | x                             |
 437:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_PCLK1         | x                             |
 438:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM0_MODULE   |\ref CLK_CLKSEL2_BPWM0SEL_PLL          | x                             |
 439:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM0_MODULE   |\ref CLK_CLKSEL2_BPWM0SEL_PCLK0        | x                             |
 440:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM1_MODULE   |\ref CLK_CLKSEL2_BPWM1SEL_PLL          | x                             |
 441:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM1_MODULE   |\ref CLK_CLKSEL2_BPWM1SEL_PCLK1        | x                             |
 442:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_HXT           | x                             |
 443:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_PLL           | x                             |
 444:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_HIRC          | x                             |
 445:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_PCLK0         | x                             |
 446:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_HXT           | x                             |
 447:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_PLL           | x                             |
 448:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_HIRC          | x                             |
 449:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_PCLK1         | x                             |
 450:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_HXT           | x                             |
 451:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_PLL           | x                             |
 452:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_HIRC          | x                             |
 453:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_PCLK0         | x                             |
 454:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_HXT            |\ref CLK_CLKDIV1_SC0(x)        |
 455:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_PLL            |\ref CLK_CLKDIV1_SC0(x)        |
 456:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_HIRC           |\ref CLK_CLKDIV1_SC0(x)        |
 457:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_PCLK0          |\ref CLK_CLKDIV1_SC0(x)        |
 458:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_HXT            |\ref CLK_CLKDIV1_SC1(x)        |
 459:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_PLL            |\ref CLK_CLKDIV1_SC1(x)        |
 460:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_HIRC           |\ref CLK_CLKDIV1_SC1(x)        |
 461:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_PCLK1          |\ref CLK_CLKDIV1_SC1(x)        |
 462:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_HXT            |\ref CLK_CLKDIV1_SC2(x)        |
 463:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_PLL            |\ref CLK_CLKDIV1_SC2(x)        |
 464:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_HIRC           |\ref CLK_CLKDIV1_SC2(x)        |
 465:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_PCLK0          |\ref CLK_CLKDIV1_SC2(x)        |
 466:Drivers/Library/StdDriver/src/clk.c ****   * |\ref RTC_MODULE     |\ref CLK_CLKSEL3_RTCSEL_LXT            | x                             |
 467:Drivers/Library/StdDriver/src/clk.c ****   * |\ref RTC_MODULE     |\ref CLK_CLKSEL3_RTCSEL_LIRC           | x                             |
 468:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_HXT          | x                             |
 469:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_PLL          | x                             |
 470:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_HIRC         | x                             |
 471:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_PCLK1        | x                             |
 472:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_HXT           |\ref CLK_CLKDIV2_I2S0(x)       |
 473:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_PLL           |\ref CLK_CLKDIV2_I2S0(x)       |
 474:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_HIRC          |\ref CLK_CLKDIV2_I2S0(x)       |
 475:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_PCLK0         |\ref CLK_CLKDIV2_I2S0(x)       |
 476:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_HXT          |\ref CLK_CLKDIV4_UART6(x)      |
 477:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_LXT          |\ref CLK_CLKDIV4_UART6(x)      |
 478:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_PLL          |\ref CLK_CLKDIV4_UART6(x)      |
 479:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_HIRC         |\ref CLK_CLKDIV4_UART6(x)      |
 480:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_HXT          |\ref CLK_CLKDIV4_UART7(x)      |
 481:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_LXT          |\ref CLK_CLKDIV4_UART7(x)      |
 482:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_PLL          |\ref CLK_CLKDIV4_UART7(x)      |
 483:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_HIRC         |\ref CLK_CLKDIV4_UART7(x)      |
 484:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_HXT          |\ref CLK_CLKDIV4_UART2(x)      |
 485:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_LXT          |\ref CLK_CLKDIV4_UART2(x)      |
 486:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_PLL          |\ref CLK_CLKDIV4_UART2(x)      |
 487:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_HIRC         |\ref CLK_CLKDIV4_UART2(x)      |
 488:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_HXT          |\ref CLK_CLKDIV4_UART3(x)      |
 489:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_LXT          |\ref CLK_CLKDIV4_UART3(x)      |
 490:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_PLL          |\ref CLK_CLKDIV4_UART3(x)      |
 491:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_HIRC         |\ref CLK_CLKDIV4_UART3(x)      |
 492:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_HXT          |\ref CLK_CLKDIV4_UART4(x)      |
ARM GAS  /tmp/ccgBDzz0.s 			page 26


 493:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_LXT          |\ref CLK_CLKDIV4_UART4(x)      |
 494:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_PLL          |\ref CLK_CLKDIV4_UART4(x)      |
 495:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_HIRC         |\ref CLK_CLKDIV4_UART4(x)      |
 496:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_HXT          |\ref CLK_CLKDIV4_UART5(x)      |
 497:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_LXT          |\ref CLK_CLKDIV4_UART5(x)      |
 498:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_PLL          |\ref CLK_CLKDIV4_UART5(x)      |
 499:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_HIRC         |\ref CLK_CLKDIV4_UART5(x)      |
 500:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EADC_MODULE    | x                                     |\ref CLK_CLKDIV0_EADC(x)       |
 501:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EADC1_MODULE   | x                                     |\ref CLK_CLKDIV2_EADC1(x)      |
 502:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EMAC_MODULE    | x                                     |\ref CLK_CLKDIV3_EMAC(x)       |
 503:Drivers/Library/StdDriver/src/clk.c ****   *
 504:Drivers/Library/StdDriver/src/clk.c ****   */
 505:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)
 506:Drivers/Library/StdDriver/src/clk.c **** {
 961              		.loc 1 506 1
 962              		.cfi_startproc
 963              		@ args = 0, pretend = 0, frame = 24
 964              		@ frame_needed = 1, uses_anonymous_args = 0
 965              		@ link register save eliminated.
 966 0000 80B4     		push	{r7}
 967              	.LCFI53:
 968              		.cfi_def_cfa_offset 4
 969              		.cfi_offset 7, -4
 970 0002 87B0     		sub	sp, sp, #28
 971              	.LCFI54:
 972              		.cfi_def_cfa_offset 32
 973 0004 00AF     		add	r7, sp, #0
 974              	.LCFI55:
 975              		.cfi_def_cfa_register 7
 976 0006 F860     		str	r0, [r7, #12]
 977 0008 B960     		str	r1, [r7, #8]
 978 000a 7A60     		str	r2, [r7, #4]
 507:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32sel = 0U, u32div = 0U;
 979              		.loc 1 507 14
 980 000c 0023     		movs	r3, #0
 981 000e 3B61     		str	r3, [r7, #16]
 982              		.loc 1 507 27
 983 0010 0023     		movs	r3, #0
 984 0012 7B61     		str	r3, [r7, #20]
 508:Drivers/Library/StdDriver/src/clk.c **** 
 509:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKDIV_Msk(u32ModuleIdx) != MODULE_NoMsk)
 985              		.loc 1 509 8
 986 0014 FB68     		ldr	r3, [r7, #12]
 987 0016 9B0A     		lsrs	r3, r3, #10
 988 0018 DBB2     		uxtb	r3, r3
 989              		.loc 1 509 7
 990 001a 002B     		cmp	r3, #0
 991 001c 6BD0     		beq	.L67
 510:Drivers/Library/StdDriver/src/clk.c ****     {
 511:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider control register address */
 512:Drivers/Library/StdDriver/src/clk.c ****         if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 992              		.loc 1 512 17
 993 001e 4FF08043 		mov	r3, #1073741824
 994 0022 D3F8F431 		ldr	r3, [r3, #500]
 995              		.loc 1 512 27
 996 0026 DBB2     		uxtb	r3, r3
 997              		.loc 1 512 12
ARM GAS  /tmp/ccgBDzz0.s 			page 27


 998 0028 012B     		cmp	r3, #1
 999 002a 37D1     		bne	.L68
 513:Drivers/Library/StdDriver/src/clk.c ****         {
 514:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_CLKDIV(u32ModuleIdx) == 2U && MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 31U) //EA
 1000              		.loc 1 514 16
 1001 002c FB68     		ldr	r3, [r7, #12]
 1002 002e 9B0C     		lsrs	r3, r3, #18
 1003 0030 03F00303 		and	r3, r3, #3
 1004              		.loc 1 514 15
 1005 0034 022B     		cmp	r3, #2
 1006 0036 07D1     		bne	.L69
 1007              		.loc 1 514 53 discriminator 1
 1008 0038 FB68     		ldr	r3, [r7, #12]
 1009 003a 03F01F03 		and	r3, r3, #31
 1010              		.loc 1 514 50 discriminator 1
 1011 003e 1F2B     		cmp	r3, #31
 1012 0040 02D1     		bne	.L69
 515:Drivers/Library/StdDriver/src/clk.c ****             {
 516:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 1013              		.loc 1 516 24
 1014 0042 414B     		ldr	r3, .L79
 1015 0044 7B61     		str	r3, [r7, #20]
 1016 0046 44E0     		b	.L74
 1017              	.L69:
 517:Drivers/Library/StdDriver/src/clk.c ****             }
 518:Drivers/Library/StdDriver/src/clk.c ****             else if(MODULE_CLKDIV(u32ModuleIdx) == 2U && MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 29U)
 1018              		.loc 1 518 21
 1019 0048 FB68     		ldr	r3, [r7, #12]
 1020 004a 9B0C     		lsrs	r3, r3, #18
 1021 004c 03F00303 		and	r3, r3, #3
 1022              		.loc 1 518 20
 1023 0050 022B     		cmp	r3, #2
 1024 0052 07D1     		bne	.L71
 1025              		.loc 1 518 58 discriminator 1
 1026 0054 FB68     		ldr	r3, [r7, #12]
 1027 0056 03F01F03 		and	r3, r3, #31
 1028              		.loc 1 518 55 discriminator 1
 1029 005a 1D2B     		cmp	r3, #29
 1030 005c 02D1     		bne	.L71
 519:Drivers/Library/StdDriver/src/clk.c ****             {
 520:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 1031              		.loc 1 520 24
 1032 005e 3A4B     		ldr	r3, .L79
 1033 0060 7B61     		str	r3, [r7, #20]
 1034 0062 36E0     		b	.L74
 1035              	.L71:
 521:Drivers/Library/StdDriver/src/clk.c ****             }
 522:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 2U)
 1036              		.loc 1 522 22
 1037 0064 FB68     		ldr	r3, [r7, #12]
 1038 0066 9B0C     		lsrs	r3, r3, #18
 1039 0068 03F00303 		and	r3, r3, #3
 1040              		.loc 1 522 21
 1041 006c 022B     		cmp	r3, #2
 1042 006e 02D1     		bne	.L72
 523:Drivers/Library/StdDriver/src/clk.c ****             {
 524:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV3;
ARM GAS  /tmp/ccgBDzz0.s 			page 28


 1043              		.loc 1 524 24
 1044 0070 364B     		ldr	r3, .L79+4
 1045 0072 7B61     		str	r3, [r7, #20]
 1046 0074 2DE0     		b	.L74
 1047              	.L72:
 525:Drivers/Library/StdDriver/src/clk.c ****             }
 526:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 3U)
 1048              		.loc 1 526 22
 1049 0076 FB68     		ldr	r3, [r7, #12]
 1050 0078 9B0C     		lsrs	r3, r3, #18
 1051 007a 03F00303 		and	r3, r3, #3
 1052              		.loc 1 526 21
 1053 007e 032B     		cmp	r3, #3
 1054 0080 02D1     		bne	.L73
 527:Drivers/Library/StdDriver/src/clk.c ****             {
 528:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV4;
 1055              		.loc 1 528 24
 1056 0082 334B     		ldr	r3, .L79+8
 1057 0084 7B61     		str	r3, [r7, #20]
 1058 0086 24E0     		b	.L74
 1059              	.L73:
 529:Drivers/Library/StdDriver/src/clk.c ****             }
 530:Drivers/Library/StdDriver/src/clk.c ****             else
 531:Drivers/Library/StdDriver/src/clk.c ****             {
 532:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV0 + ((MODULE_CLKDIV(u32ModuleIdx)) * 4U);
 1060              		.loc 1 532 54
 1061 0088 FB68     		ldr	r3, [r7, #12]
 1062 008a 9B0C     		lsrs	r3, r3, #18
 1063 008c 03F00303 		and	r3, r3, #3
 1064              		.loc 1 532 50
 1065 0090 03F18053 		add	r3, r3, #268435456
 1066 0094 8833     		adds	r3, r3, #136
 1067              		.loc 1 532 24
 1068 0096 9B00     		lsls	r3, r3, #2
 1069 0098 7B61     		str	r3, [r7, #20]
 1070 009a 1AE0     		b	.L74
 1071              	.L68:
 533:Drivers/Library/StdDriver/src/clk.c ****             }
 534:Drivers/Library/StdDriver/src/clk.c ****         }
 535:Drivers/Library/StdDriver/src/clk.c ****         else
 536:Drivers/Library/StdDriver/src/clk.c ****         {
 537:Drivers/Library/StdDriver/src/clk.c ****             /* Get clock divider control register address */
 538:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_CLKDIV(u32ModuleIdx) == 2U)
 1072              		.loc 1 538 16
 1073 009c FB68     		ldr	r3, [r7, #12]
 1074 009e 9B0C     		lsrs	r3, r3, #18
 1075 00a0 03F00303 		and	r3, r3, #3
 1076              		.loc 1 538 15
 1077 00a4 022B     		cmp	r3, #2
 1078 00a6 02D1     		bne	.L75
 539:Drivers/Library/StdDriver/src/clk.c ****             {
 540:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV3;
 1079              		.loc 1 540 24
 1080 00a8 284B     		ldr	r3, .L79+4
 1081 00aa 7B61     		str	r3, [r7, #20]
 1082 00ac 11E0     		b	.L74
 1083              	.L75:
ARM GAS  /tmp/ccgBDzz0.s 			page 29


 541:Drivers/Library/StdDriver/src/clk.c ****             }
 542:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 3U)
 1084              		.loc 1 542 22
 1085 00ae FB68     		ldr	r3, [r7, #12]
 1086 00b0 9B0C     		lsrs	r3, r3, #18
 1087 00b2 03F00303 		and	r3, r3, #3
 1088              		.loc 1 542 21
 1089 00b6 032B     		cmp	r3, #3
 1090 00b8 02D1     		bne	.L76
 543:Drivers/Library/StdDriver/src/clk.c ****             {
 544:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV4;
 1091              		.loc 1 544 24
 1092 00ba 254B     		ldr	r3, .L79+8
 1093 00bc 7B61     		str	r3, [r7, #20]
 1094 00be 08E0     		b	.L74
 1095              	.L76:
 545:Drivers/Library/StdDriver/src/clk.c ****             }
 546:Drivers/Library/StdDriver/src/clk.c ****             else
 547:Drivers/Library/StdDriver/src/clk.c ****             {
 548:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV0 + ((MODULE_CLKDIV(u32ModuleIdx)) * 4U);
 1096              		.loc 1 548 54
 1097 00c0 FB68     		ldr	r3, [r7, #12]
 1098 00c2 9B0C     		lsrs	r3, r3, #18
 1099 00c4 03F00303 		and	r3, r3, #3
 1100              		.loc 1 548 50
 1101 00c8 03F18053 		add	r3, r3, #268435456
 1102 00cc 8833     		adds	r3, r3, #136
 1103              		.loc 1 548 24
 1104 00ce 9B00     		lsls	r3, r3, #2
 1105 00d0 7B61     		str	r3, [r7, #20]
 1106              	.L74:
 549:Drivers/Library/StdDriver/src/clk.c ****             }
 550:Drivers/Library/StdDriver/src/clk.c ****         }
 551:Drivers/Library/StdDriver/src/clk.c **** 
 552:Drivers/Library/StdDriver/src/clk.c ****         /* Apply new divider */
 553:Drivers/Library/StdDriver/src/clk.c ****         M32(u32div) = (M32(u32div) & (~(MODULE_CLKDIV_Msk(u32ModuleIdx) << MODULE_CLKDIV_Pos(u32Mod
 1107              		.loc 1 553 24
 1108 00d2 7B69     		ldr	r3, [r7, #20]
 1109 00d4 1A68     		ldr	r2, [r3]
 1110              		.loc 1 553 41
 1111 00d6 FB68     		ldr	r3, [r7, #12]
 1112 00d8 9B0A     		lsrs	r3, r3, #10
 1113 00da D9B2     		uxtb	r1, r3
 1114              		.loc 1 553 76
 1115 00dc FB68     		ldr	r3, [r7, #12]
 1116 00de 5B09     		lsrs	r3, r3, #5
 1117 00e0 03F01F03 		and	r3, r3, #31
 1118              		.loc 1 553 73
 1119 00e4 01FA03F3 		lsl	r3, r1, r3
 1120              		.loc 1 553 39
 1121 00e8 DB43     		mvns	r3, r3
 1122              		.loc 1 553 36
 1123 00ea 02EA0301 		and	r1, r2, r3
 1124              		.loc 1 553 9
 1125 00ee 7B69     		ldr	r3, [r7, #20]
 1126              		.loc 1 553 111
 1127 00f0 7A68     		ldr	r2, [r7, #4]
ARM GAS  /tmp/ccgBDzz0.s 			page 30


 1128 00f2 0A43     		orrs	r2, r2, r1
 1129              		.loc 1 553 21
 1130 00f4 1A60     		str	r2, [r3]
 1131              	.L67:
 554:Drivers/Library/StdDriver/src/clk.c ****     }
 555:Drivers/Library/StdDriver/src/clk.c **** 
 556:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKSEL_Msk(u32ModuleIdx) != MODULE_NoMsk)
 1132              		.loc 1 556 8
 1133 00f6 FB68     		ldr	r3, [r7, #12]
 1134 00f8 5B0E     		lsrs	r3, r3, #25
 1135 00fa 03F00703 		and	r3, r3, #7
 1136              		.loc 1 556 7
 1137 00fe 002B     		cmp	r3, #0
 1138 0100 1BD0     		beq	.L78
 557:Drivers/Library/StdDriver/src/clk.c ****     {
 558:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock select control register address */
 559:Drivers/Library/StdDriver/src/clk.c ****         u32sel = (uint32_t)&CLK->CLKSEL0 + ((MODULE_CLKSEL(u32ModuleIdx)) * 4U);
 1139              		.loc 1 559 46
 1140 0102 FB68     		ldr	r3, [r7, #12]
 1141 0104 1B0F     		lsrs	r3, r3, #28
 1142 0106 03F00303 		and	r3, r3, #3
 1143              		.loc 1 559 42
 1144 010a 03F18053 		add	r3, r3, #268435456
 1145 010e 8433     		adds	r3, r3, #132
 1146              		.loc 1 559 16
 1147 0110 9B00     		lsls	r3, r3, #2
 1148 0112 3B61     		str	r3, [r7, #16]
 560:Drivers/Library/StdDriver/src/clk.c ****         /* Set new clock selection setting */
 561:Drivers/Library/StdDriver/src/clk.c ****         M32(u32sel) = (M32(u32sel) & (~(MODULE_CLKSEL_Msk(u32ModuleIdx) << MODULE_CLKSEL_Pos(u32Mod
 1149              		.loc 1 561 24
 1150 0114 3B69     		ldr	r3, [r7, #16]
 1151 0116 1A68     		ldr	r2, [r3]
 1152              		.loc 1 561 41
 1153 0118 FB68     		ldr	r3, [r7, #12]
 1154 011a 5B0E     		lsrs	r3, r3, #25
 1155 011c 03F00701 		and	r1, r3, #7
 1156              		.loc 1 561 76
 1157 0120 FB68     		ldr	r3, [r7, #12]
 1158 0122 1B0D     		lsrs	r3, r3, #20
 1159 0124 03F01F03 		and	r3, r3, #31
 1160              		.loc 1 561 73
 1161 0128 01FA03F3 		lsl	r3, r1, r3
 1162              		.loc 1 561 39
 1163 012c DB43     		mvns	r3, r3
 1164              		.loc 1 561 36
 1165 012e 02EA0301 		and	r1, r2, r3
 1166              		.loc 1 561 9
 1167 0132 3B69     		ldr	r3, [r7, #16]
 1168              		.loc 1 561 111
 1169 0134 BA68     		ldr	r2, [r7, #8]
 1170 0136 0A43     		orrs	r2, r2, r1
 1171              		.loc 1 561 21
 1172 0138 1A60     		str	r2, [r3]
 1173              	.L78:
 562:Drivers/Library/StdDriver/src/clk.c ****     }
 563:Drivers/Library/StdDriver/src/clk.c **** }
 1174              		.loc 1 563 1
ARM GAS  /tmp/ccgBDzz0.s 			page 31


 1175 013a 00BF     		nop
 1176 013c 1C37     		adds	r7, r7, #28
 1177              	.LCFI56:
 1178              		.cfi_def_cfa_offset 4
 1179 013e BD46     		mov	sp, r7
 1180              	.LCFI57:
 1181              		.cfi_def_cfa_register 13
 1182              		@ sp needed
 1183 0140 5DF8047B 		ldr	r7, [sp], #4
 1184              	.LCFI58:
 1185              		.cfi_restore 7
 1186              		.cfi_def_cfa_offset 0
 1187 0144 7047     		bx	lr
 1188              	.L80:
 1189 0146 00BF     		.align	2
 1190              	.L79:
 1191 0148 28020040 		.word	1073742376
 1192 014c 2C020040 		.word	1073742380
 1193 0150 30020040 		.word	1073742384
 1194              		.cfi_endproc
 1195              	.LFE207:
 1197              		.section	.text.CLK_SetSysTickClockSrc,"ax",%progbits
 1198              		.align	1
 1199              		.global	CLK_SetSysTickClockSrc
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	CLK_SetSysTickClockSrc:
 1205              	.LFB208:
 564:Drivers/Library/StdDriver/src/clk.c **** 
 565:Drivers/Library/StdDriver/src/clk.c **** /**
 566:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set SysTick clock source
 567:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is module clock source. Including:
 568:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT
 569:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_LXT
 570:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT_DIV2
 571:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK_DIV2
 572:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HIRC_DIV2
 573:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 574:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set SysTick clock source. \n
 575:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 576:Drivers/Library/StdDriver/src/clk.c ****   */
 577:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)
 578:Drivers/Library/StdDriver/src/clk.c **** {
 1206              		.loc 1 578 1
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 8
 1209              		@ frame_needed = 1, uses_anonymous_args = 0
 1210              		@ link register save eliminated.
 1211 0000 80B4     		push	{r7}
 1212              	.LCFI59:
 1213              		.cfi_def_cfa_offset 4
 1214              		.cfi_offset 7, -4
 1215 0002 83B0     		sub	sp, sp, #12
 1216              	.LCFI60:
 1217              		.cfi_def_cfa_offset 16
 1218 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/ccgBDzz0.s 			page 32


 1219              	.LCFI61:
 1220              		.cfi_def_cfa_register 7
 1221 0006 7860     		str	r0, [r7, #4]
 579:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & ~CLK_CLKSEL0_STCLKSEL_Msk) | u32ClkSrc;
 1222              		.loc 1 579 24
 1223 0008 064B     		ldr	r3, .L82
 1224 000a 1B69     		ldr	r3, [r3, #16]
 1225              		.loc 1 579 34
 1226 000c 23F03802 		bic	r2, r3, #56
 1227              		.loc 1 579 8
 1228 0010 0449     		ldr	r1, .L82
 1229              		.loc 1 579 63
 1230 0012 7B68     		ldr	r3, [r7, #4]
 1231 0014 1343     		orrs	r3, r3, r2
 1232              		.loc 1 579 18
 1233 0016 0B61     		str	r3, [r1, #16]
 580:Drivers/Library/StdDriver/src/clk.c **** 
 581:Drivers/Library/StdDriver/src/clk.c **** }
 1234              		.loc 1 581 1
 1235 0018 00BF     		nop
 1236 001a 0C37     		adds	r7, r7, #12
 1237              	.LCFI62:
 1238              		.cfi_def_cfa_offset 4
 1239 001c BD46     		mov	sp, r7
 1240              	.LCFI63:
 1241              		.cfi_def_cfa_register 13
 1242              		@ sp needed
 1243 001e 5DF8047B 		ldr	r7, [sp], #4
 1244              	.LCFI64:
 1245              		.cfi_restore 7
 1246              		.cfi_def_cfa_offset 0
 1247 0022 7047     		bx	lr
 1248              	.L83:
 1249              		.align	2
 1250              	.L82:
 1251 0024 00020040 		.word	1073742336
 1252              		.cfi_endproc
 1253              	.LFE208:
 1255              		.section	.text.CLK_EnableXtalRC,"ax",%progbits
 1256              		.align	1
 1257              		.global	CLK_EnableXtalRC
 1258              		.syntax unified
 1259              		.thumb
 1260              		.thumb_func
 1262              	CLK_EnableXtalRC:
 1263              	.LFB209:
 582:Drivers/Library/StdDriver/src/clk.c **** 
 583:Drivers/Library/StdDriver/src/clk.c **** /**
 584:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable clock source
 585:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is clock source mask. Including :
 586:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HXTEN_Msk
 587:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LXTEN_Msk
 588:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HIRCEN_Msk
 589:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LIRCEN_Msk
 590:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 591:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function enable clock source. \n
 592:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
ARM GAS  /tmp/ccgBDzz0.s 			page 33


 593:Drivers/Library/StdDriver/src/clk.c ****   */
 594:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableXtalRC(uint32_t u32ClkMask)
 595:Drivers/Library/StdDriver/src/clk.c **** {
 1264              		.loc 1 595 1
 1265              		.cfi_startproc
 1266              		@ args = 0, pretend = 0, frame = 8
 1267              		@ frame_needed = 1, uses_anonymous_args = 0
 1268              		@ link register save eliminated.
 1269 0000 80B4     		push	{r7}
 1270              	.LCFI65:
 1271              		.cfi_def_cfa_offset 4
 1272              		.cfi_offset 7, -4
 1273 0002 83B0     		sub	sp, sp, #12
 1274              	.LCFI66:
 1275              		.cfi_def_cfa_offset 16
 1276 0004 00AF     		add	r7, sp, #0
 1277              	.LCFI67:
 1278              		.cfi_def_cfa_register 7
 1279 0006 7860     		str	r0, [r7, #4]
 596:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= u32ClkMask;
 1280              		.loc 1 596 17
 1281 0008 054B     		ldr	r3, .L85
 1282 000a 1A68     		ldr	r2, [r3]
 1283 000c 0449     		ldr	r1, .L85
 1284 000e 7B68     		ldr	r3, [r7, #4]
 1285 0010 1343     		orrs	r3, r3, r2
 1286 0012 0B60     		str	r3, [r1]
 597:Drivers/Library/StdDriver/src/clk.c **** }
 1287              		.loc 1 597 1
 1288 0014 00BF     		nop
 1289 0016 0C37     		adds	r7, r7, #12
 1290              	.LCFI68:
 1291              		.cfi_def_cfa_offset 4
 1292 0018 BD46     		mov	sp, r7
 1293              	.LCFI69:
 1294              		.cfi_def_cfa_register 13
 1295              		@ sp needed
 1296 001a 5DF8047B 		ldr	r7, [sp], #4
 1297              	.LCFI70:
 1298              		.cfi_restore 7
 1299              		.cfi_def_cfa_offset 0
 1300 001e 7047     		bx	lr
 1301              	.L86:
 1302              		.align	2
 1303              	.L85:
 1304 0020 00020040 		.word	1073742336
 1305              		.cfi_endproc
 1306              	.LFE209:
 1308              		.section	.text.CLK_DisableXtalRC,"ax",%progbits
 1309              		.align	1
 1310              		.global	CLK_DisableXtalRC
 1311              		.syntax unified
 1312              		.thumb
 1313              		.thumb_func
 1315              	CLK_DisableXtalRC:
 1316              	.LFB210:
 598:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 34


 599:Drivers/Library/StdDriver/src/clk.c **** /**
 600:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable clock source
 601:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is clock source mask. Including :
 602:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HXTEN_Msk
 603:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LXTEN_Msk
 604:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HIRCEN_Msk
 605:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LIRCEN_Msk
 606:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 607:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable clock source. \n
 608:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 609:Drivers/Library/StdDriver/src/clk.c ****   */
 610:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableXtalRC(uint32_t u32ClkMask)
 611:Drivers/Library/StdDriver/src/clk.c **** {
 1317              		.loc 1 611 1
 1318              		.cfi_startproc
 1319              		@ args = 0, pretend = 0, frame = 8
 1320              		@ frame_needed = 1, uses_anonymous_args = 0
 1321              		@ link register save eliminated.
 1322 0000 80B4     		push	{r7}
 1323              	.LCFI71:
 1324              		.cfi_def_cfa_offset 4
 1325              		.cfi_offset 7, -4
 1326 0002 83B0     		sub	sp, sp, #12
 1327              	.LCFI72:
 1328              		.cfi_def_cfa_offset 16
 1329 0004 00AF     		add	r7, sp, #0
 1330              	.LCFI73:
 1331              		.cfi_def_cfa_register 7
 1332 0006 7860     		str	r0, [r7, #4]
 612:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL &= ~u32ClkMask;
 1333              		.loc 1 612 17
 1334 0008 064B     		ldr	r3, .L88
 1335 000a 1A68     		ldr	r2, [r3]
 1336              		.loc 1 612 20
 1337 000c 7B68     		ldr	r3, [r7, #4]
 1338 000e DB43     		mvns	r3, r3
 1339              		.loc 1 612 17
 1340 0010 0449     		ldr	r1, .L88
 1341 0012 1340     		ands	r3, r3, r2
 1342 0014 0B60     		str	r3, [r1]
 613:Drivers/Library/StdDriver/src/clk.c **** }
 1343              		.loc 1 613 1
 1344 0016 00BF     		nop
 1345 0018 0C37     		adds	r7, r7, #12
 1346              	.LCFI74:
 1347              		.cfi_def_cfa_offset 4
 1348 001a BD46     		mov	sp, r7
 1349              	.LCFI75:
 1350              		.cfi_def_cfa_register 13
 1351              		@ sp needed
 1352 001c 5DF8047B 		ldr	r7, [sp], #4
 1353              	.LCFI76:
 1354              		.cfi_restore 7
 1355              		.cfi_def_cfa_offset 0
 1356 0020 7047     		bx	lr
 1357              	.L89:
 1358 0022 00BF     		.align	2
ARM GAS  /tmp/ccgBDzz0.s 			page 35


 1359              	.L88:
 1360 0024 00020040 		.word	1073742336
 1361              		.cfi_endproc
 1362              	.LFE210:
 1364              		.section	.text.CLK_EnableModuleClock,"ax",%progbits
 1365              		.align	1
 1366              		.global	CLK_EnableModuleClock
 1367              		.syntax unified
 1368              		.thumb
 1369              		.thumb_func
 1371              	CLK_EnableModuleClock:
 1372              	.LFB211:
 614:Drivers/Library/StdDriver/src/clk.c **** 
 615:Drivers/Library/StdDriver/src/clk.c **** /**
 616:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable module clock
 617:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index. Including :
 618:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref PDMA_MODULE
 619:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ISP_MODULE
 620:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EBI_MODULE
 621:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
 622:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
 623:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRC_MODULE
 624:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
 625:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SEN_MODULE
 626:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSUSBD_MODULE
 627:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRPT_MODULE
 628:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPIM_MODULE
 629:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref FMCIDLE_MODULE
 630:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBH_MODULE
 631:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
 632:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
 633:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
 634:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
 635:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
 636:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
 637:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
 638:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
 639:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
 640:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ACMP01_MODULE
 641:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C0_MODULE
 642:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C1_MODULE
 643:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C2_MODULE
 644:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
 645:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
 646:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
 647:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
 648:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
 649:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
 650:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
 651:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
 652:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
 653:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
 654:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
 655:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
 656:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN0_MODULE
 657:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN1_MODULE
 658:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OTG_MODULE
ARM GAS  /tmp/ccgBDzz0.s 			page 36


 659:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBD_MODULE
 660:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
 661:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
 662:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSOTG_MODULE
 663:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
 664:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
 665:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
 666:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
 667:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
 668:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI0_MODULE
 669:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI1_MODULE
 670:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref DAC_MODULE
 671:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 672:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
 673:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
 674:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
 675:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
 676:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI0_MODULE
 677:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI1_MODULE
 678:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TRNG_MODULE
 679:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP0_MODULE
 680:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP1_MODULE
 681:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 682:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OPA_MODULE
 683:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
 684:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 685:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to enable module clock.
 686:Drivers/Library/StdDriver/src/clk.c ****   */
 687:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableModuleClock(uint32_t u32ModuleIdx)
 688:Drivers/Library/StdDriver/src/clk.c **** {
 1373              		.loc 1 688 1
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 16
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 1378 0000 80B4     		push	{r7}
 1379              	.LCFI77:
 1380              		.cfi_def_cfa_offset 4
 1381              		.cfi_offset 7, -4
 1382 0002 85B0     		sub	sp, sp, #20
 1383              	.LCFI78:
 1384              		.cfi_def_cfa_offset 24
 1385 0004 00AF     		add	r7, sp, #0
 1386              	.LCFI79:
 1387              		.cfi_def_cfa_register 7
 1388 0006 7860     		str	r0, [r7, #4]
 689:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;
 1389              		.loc 1 689 14
 1390 0008 0023     		movs	r3, #0
 1391 000a FB60     		str	r3, [r7, #12]
 1392              		.loc 1 689 31
 1393 000c 0023     		movs	r3, #0
 1394 000e BB60     		str	r3, [r7, #8]
 690:Drivers/Library/StdDriver/src/clk.c **** 
 691:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (1UL << MODULE_IP_EN_Pos(u32ModuleIdx));
 1395              		.loc 1 691 25
 1396 0010 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/ccgBDzz0.s 			page 37


 1397 0012 03F01F03 		and	r3, r3, #31
 1398              		.loc 1 691 15
 1399 0016 0122     		movs	r2, #1
 1400 0018 02FA03F3 		lsl	r3, r2, r3
 1401 001c FB60     		str	r3, [r7, #12]
 692:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->AHBCLK;
 1402              		.loc 1 692 16
 1403 001e 0A4B     		ldr	r3, .L91
 1404 0020 BB60     		str	r3, [r7, #8]
 693:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += ((MODULE_APBCLK(u32ModuleIdx) * 4UL));
 1405              		.loc 1 693 21
 1406 0022 7B68     		ldr	r3, [r7, #4]
 1407 0024 9B0F     		lsrs	r3, r3, #30
 1408              		.loc 1 693 49
 1409 0026 9B00     		lsls	r3, r3, #2
 1410              		.loc 1 693 16
 1411 0028 BA68     		ldr	r2, [r7, #8]
 1412 002a 1344     		add	r3, r3, r2
 1413 002c BB60     		str	r3, [r7, #8]
 694:Drivers/Library/StdDriver/src/clk.c **** 
 695:Drivers/Library/StdDriver/src/clk.c ****     *(volatile uint32_t *)u32tmpAddr |= u32tmpVal;
 1414              		.loc 1 695 38
 1415 002e BB68     		ldr	r3, [r7, #8]
 1416 0030 1968     		ldr	r1, [r3]
 1417 0032 BB68     		ldr	r3, [r7, #8]
 1418 0034 FA68     		ldr	r2, [r7, #12]
 1419 0036 0A43     		orrs	r2, r2, r1
 1420 0038 1A60     		str	r2, [r3]
 696:Drivers/Library/StdDriver/src/clk.c **** }
 1421              		.loc 1 696 1
 1422 003a 00BF     		nop
 1423 003c 1437     		adds	r7, r7, #20
 1424              	.LCFI80:
 1425              		.cfi_def_cfa_offset 4
 1426 003e BD46     		mov	sp, r7
 1427              	.LCFI81:
 1428              		.cfi_def_cfa_register 13
 1429              		@ sp needed
 1430 0040 5DF8047B 		ldr	r7, [sp], #4
 1431              	.LCFI82:
 1432              		.cfi_restore 7
 1433              		.cfi_def_cfa_offset 0
 1434 0044 7047     		bx	lr
 1435              	.L92:
 1436 0046 00BF     		.align	2
 1437              	.L91:
 1438 0048 04020040 		.word	1073742340
 1439              		.cfi_endproc
 1440              	.LFE211:
 1442              		.section	.text.CLK_DisableModuleClock,"ax",%progbits
 1443              		.align	1
 1444              		.global	CLK_DisableModuleClock
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1449              	CLK_DisableModuleClock:
 1450              	.LFB212:
ARM GAS  /tmp/ccgBDzz0.s 			page 38


 697:Drivers/Library/StdDriver/src/clk.c **** 
 698:Drivers/Library/StdDriver/src/clk.c **** /**
 699:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable module clock
 700:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index. Including :
 701:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref PDMA_MODULE
 702:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ISP_MODULE
 703:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EBI_MODULE
 704:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
 705:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
 706:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRC_MODULE
 707:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
 708:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SEN_MODULE
 709:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSUSBD_MODULE
 710:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRPT_MODULE
 711:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPIM_MODULE
 712:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref FMCIDLE_MODULE
 713:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBH_MODULE
 714:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
 715:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
 716:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
 717:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
 718:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
 719:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
 720:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
 721:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
 722:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
 723:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ACMP01_MODULE
 724:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C0_MODULE
 725:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C1_MODULE
 726:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C2_MODULE
 727:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
 728:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
 729:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
 730:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
 731:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
 732:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
 733:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
 734:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
 735:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
 736:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
 737:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
 738:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
 739:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN0_MODULE
 740:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN1_MODULE
 741:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OTG_MODULE
 742:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBD_MODULE
 743:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
 744:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
 745:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSOTG_MODULE
 746:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
 747:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
 748:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
 749:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
 750:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
 751:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI0_MODULE
 752:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI1_MODULE
 753:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref DAC_MODULE
ARM GAS  /tmp/ccgBDzz0.s 			page 39


 754:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 755:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
 756:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
 757:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
 758:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
 759:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI0_MODULE
 760:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI1_MODULE
 761:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TRNG_MODULE
 762:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP0_MODULE
 763:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP1_MODULE
 764:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 765:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OPA_MODULE
 766:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
 767:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 768:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to disable module clock.
 769:Drivers/Library/StdDriver/src/clk.c ****   */
 770:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableModuleClock(uint32_t u32ModuleIdx)
 771:Drivers/Library/StdDriver/src/clk.c **** {
 1451              		.loc 1 771 1
 1452              		.cfi_startproc
 1453              		@ args = 0, pretend = 0, frame = 16
 1454              		@ frame_needed = 1, uses_anonymous_args = 0
 1455              		@ link register save eliminated.
 1456 0000 80B4     		push	{r7}
 1457              	.LCFI83:
 1458              		.cfi_def_cfa_offset 4
 1459              		.cfi_offset 7, -4
 1460 0002 85B0     		sub	sp, sp, #20
 1461              	.LCFI84:
 1462              		.cfi_def_cfa_offset 24
 1463 0004 00AF     		add	r7, sp, #0
 1464              	.LCFI85:
 1465              		.cfi_def_cfa_register 7
 1466 0006 7860     		str	r0, [r7, #4]
 772:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;
 1467              		.loc 1 772 14
 1468 0008 0023     		movs	r3, #0
 1469 000a FB60     		str	r3, [r7, #12]
 1470              		.loc 1 772 31
 1471 000c 0023     		movs	r3, #0
 1472 000e BB60     		str	r3, [r7, #8]
 773:Drivers/Library/StdDriver/src/clk.c **** 
 774:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = ~(1UL << MODULE_IP_EN_Pos(u32ModuleIdx));
 1473              		.loc 1 774 26
 1474 0010 7B68     		ldr	r3, [r7, #4]
 1475 0012 03F01F03 		and	r3, r3, #31
 1476              		.loc 1 774 23
 1477 0016 0122     		movs	r2, #1
 1478 0018 02FA03F3 		lsl	r3, r2, r3
 1479              		.loc 1 774 15
 1480 001c DB43     		mvns	r3, r3
 1481 001e FB60     		str	r3, [r7, #12]
 775:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->AHBCLK;
 1482              		.loc 1 775 16
 1483 0020 094B     		ldr	r3, .L94
 1484 0022 BB60     		str	r3, [r7, #8]
 776:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += ((MODULE_APBCLK(u32ModuleIdx) * 4UL));
ARM GAS  /tmp/ccgBDzz0.s 			page 40


 1485              		.loc 1 776 21
 1486 0024 7B68     		ldr	r3, [r7, #4]
 1487 0026 9B0F     		lsrs	r3, r3, #30
 1488              		.loc 1 776 49
 1489 0028 9B00     		lsls	r3, r3, #2
 1490              		.loc 1 776 16
 1491 002a BA68     		ldr	r2, [r7, #8]
 1492 002c 1344     		add	r3, r3, r2
 1493 002e BB60     		str	r3, [r7, #8]
 777:Drivers/Library/StdDriver/src/clk.c **** 
 778:Drivers/Library/StdDriver/src/clk.c ****     *(uint32_t *)u32tmpAddr &= u32tmpVal;
 1494              		.loc 1 778 29
 1495 0030 BB68     		ldr	r3, [r7, #8]
 1496 0032 1968     		ldr	r1, [r3]
 1497 0034 BB68     		ldr	r3, [r7, #8]
 1498 0036 FA68     		ldr	r2, [r7, #12]
 1499 0038 0A40     		ands	r2, r2, r1
 1500 003a 1A60     		str	r2, [r3]
 779:Drivers/Library/StdDriver/src/clk.c **** }
 1501              		.loc 1 779 1
 1502 003c 00BF     		nop
 1503 003e 1437     		adds	r7, r7, #20
 1504              	.LCFI86:
 1505              		.cfi_def_cfa_offset 4
 1506 0040 BD46     		mov	sp, r7
 1507              	.LCFI87:
 1508              		.cfi_def_cfa_register 13
 1509              		@ sp needed
 1510 0042 5DF8047B 		ldr	r7, [sp], #4
 1511              	.LCFI88:
 1512              		.cfi_restore 7
 1513              		.cfi_def_cfa_offset 0
 1514 0046 7047     		bx	lr
 1515              	.L95:
 1516              		.align	2
 1517              	.L94:
 1518 0048 04020040 		.word	1073742340
 1519              		.cfi_endproc
 1520              	.LFE212:
 1522              		.section	.text.CLK_EnablePLL,"ax",%progbits
 1523              		.align	1
 1524              		.global	CLK_EnablePLL
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1529              	CLK_EnablePLL:
 1530              	.LFB213:
 780:Drivers/Library/StdDriver/src/clk.c **** 
 781:Drivers/Library/StdDriver/src/clk.c **** 
 782:Drivers/Library/StdDriver/src/clk.c **** /**
 783:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set PLL frequency
 784:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PllClkSrc is PLL clock source. Including :
 785:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PLLCTL_PLLSRC_HXT
 786:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PLLCTL_PLLSRC_HIRC
 787:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PllFreq is PLL frequency.
 788:Drivers/Library/StdDriver/src/clk.c ****   * @return     PLL frequency
 789:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to configure PLLCTL register to set specified PLL frequency. 
ARM GAS  /tmp/ccgBDzz0.s 			page 41


 790:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 791:Drivers/Library/StdDriver/src/clk.c ****   */
 792:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)
 793:Drivers/Library/StdDriver/src/clk.c **** {
 1531              		.loc 1 793 1
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 64
 1534              		@ frame_needed = 1, uses_anonymous_args = 0
 1535 0000 80B5     		push	{r7, lr}
 1536              	.LCFI89:
 1537              		.cfi_def_cfa_offset 8
 1538              		.cfi_offset 7, -8
 1539              		.cfi_offset 14, -4
 1540 0002 90B0     		sub	sp, sp, #64
 1541              	.LCFI90:
 1542              		.cfi_def_cfa_offset 72
 1543 0004 00AF     		add	r7, sp, #0
 1544              	.LCFI91:
 1545              		.cfi_def_cfa_register 7
 1546 0006 7860     		str	r0, [r7, #4]
 1547 0008 3960     		str	r1, [r7]
 794:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC, u32PllClk;
 795:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Tmp, u32Tmp2, u32Tmp3, u32Min, u32MinNF, u32MinNR, u32MinNO, u32basFreq;
 796:Drivers/Library/StdDriver/src/clk.c **** 
 797:Drivers/Library/StdDriver/src/clk.c ****     /* Disable PLL first to avoid unstable when setting PLL */
 798:Drivers/Library/StdDriver/src/clk.c ****     CLK_DisablePLL();
 1548              		.loc 1 798 5
 1549 000a FFF7FEFF 		bl	CLK_DisablePLL
 799:Drivers/Library/StdDriver/src/clk.c **** 
 800:Drivers/Library/StdDriver/src/clk.c ****     /* PLL source clock is from HXT */
 801:Drivers/Library/StdDriver/src/clk.c ****     if(u32PllClkSrc == CLK_PLLCTL_PLLSRC_HXT)
 1550              		.loc 1 801 7
 1551 000e 7B68     		ldr	r3, [r7, #4]
 1552 0010 002B     		cmp	r3, #0
 1553 0012 0FD1     		bne	.L97
 802:Drivers/Library/StdDriver/src/clk.c ****     {
 803:Drivers/Library/StdDriver/src/clk.c ****         /* Enable HXT clock */
 804:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL |= CLK_PWRCTL_HXTEN_Msk;
 1554              		.loc 1 804 21
 1555 0014 6D4B     		ldr	r3, .L123
 1556 0016 1B68     		ldr	r3, [r3]
 1557 0018 6C4A     		ldr	r2, .L123
 1558 001a 43F00103 		orr	r3, r3, #1
 1559 001e 1360     		str	r3, [r2]
 805:Drivers/Library/StdDriver/src/clk.c **** 
 806:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for HXT clock ready */
 807:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_HXTSTB_Msk);
 1560              		.loc 1 807 9
 1561 0020 0120     		movs	r0, #1
 1562 0022 FFF7FEFF 		bl	CLK_WaitClockReady
 808:Drivers/Library/StdDriver/src/clk.c **** 
 809:Drivers/Library/StdDriver/src/clk.c ****         /* Select PLL source clock from HXT */
 810:Drivers/Library/StdDriver/src/clk.c ****         u32CLK_SRC = CLK_PLLCTL_PLLSRC_HXT;
 1563              		.loc 1 810 20
 1564 0026 0023     		movs	r3, #0
 1565 0028 FB62     		str	r3, [r7, #44]
 811:Drivers/Library/StdDriver/src/clk.c ****         u32PllSrcClk = __HXT;
ARM GAS  /tmp/ccgBDzz0.s 			page 42


 1566              		.loc 1 811 22
 1567 002a 694B     		ldr	r3, .L123+4
 1568 002c FB63     		str	r3, [r7, #60]
 812:Drivers/Library/StdDriver/src/clk.c **** 
 813:Drivers/Library/StdDriver/src/clk.c ****         /* u32NR start from 2 */
 814:Drivers/Library/StdDriver/src/clk.c ****         u32NR = 2UL;
 1569              		.loc 1 814 15
 1570 002e 0223     		movs	r3, #2
 1571 0030 BB63     		str	r3, [r7, #56]
 1572 0032 0FE0     		b	.L98
 1573              	.L97:
 815:Drivers/Library/StdDriver/src/clk.c ****     }
 816:Drivers/Library/StdDriver/src/clk.c **** 
 817:Drivers/Library/StdDriver/src/clk.c ****     /* PLL source clock is from HIRC */
 818:Drivers/Library/StdDriver/src/clk.c ****     else
 819:Drivers/Library/StdDriver/src/clk.c ****     {
 820:Drivers/Library/StdDriver/src/clk.c ****         /* Enable HIRC clock */
 821:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
 1574              		.loc 1 821 21
 1575 0034 654B     		ldr	r3, .L123
 1576 0036 1B68     		ldr	r3, [r3]
 1577 0038 644A     		ldr	r2, .L123
 1578 003a 43F00403 		orr	r3, r3, #4
 1579 003e 1360     		str	r3, [r2]
 822:Drivers/Library/StdDriver/src/clk.c **** 
 823:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for HIRC clock ready */
 824:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 1580              		.loc 1 824 9
 1581 0040 1020     		movs	r0, #16
 1582 0042 FFF7FEFF 		bl	CLK_WaitClockReady
 825:Drivers/Library/StdDriver/src/clk.c **** 
 826:Drivers/Library/StdDriver/src/clk.c ****         /* Select PLL source clock from HIRC */
 827:Drivers/Library/StdDriver/src/clk.c ****         u32CLK_SRC = CLK_PLLCTL_PLLSRC_HIRC;
 1583              		.loc 1 827 20
 1584 0046 4FF40023 		mov	r3, #524288
 1585 004a FB62     		str	r3, [r7, #44]
 828:Drivers/Library/StdDriver/src/clk.c ****         u32PllSrcClk = __HIRC;
 1586              		.loc 1 828 22
 1587 004c 604B     		ldr	r3, .L123+4
 1588 004e FB63     		str	r3, [r7, #60]
 829:Drivers/Library/StdDriver/src/clk.c **** 
 830:Drivers/Library/StdDriver/src/clk.c ****         /* u32NR start from 4 when FIN = 22.1184MHz to avoid calculation overflow */
 831:Drivers/Library/StdDriver/src/clk.c ****         u32NR = 4UL;
 1589              		.loc 1 831 15
 1590 0050 0423     		movs	r3, #4
 1591 0052 BB63     		str	r3, [r7, #56]
 1592              	.L98:
 832:Drivers/Library/StdDriver/src/clk.c ****     }
 833:Drivers/Library/StdDriver/src/clk.c **** 
 834:Drivers/Library/StdDriver/src/clk.c ****     if((u32PllFreq <= FREQ_500MHZ) && (u32PllFreq >= FREQ_50MHZ))
 1593              		.loc 1 834 7
 1594 0054 3B68     		ldr	r3, [r7]
 1595 0056 5F4A     		ldr	r2, .L123+8
 1596 0058 9342     		cmp	r3, r2
 1597 005a 00F2A180 		bhi	.L99
 1598              		.loc 1 834 36 discriminator 1
 1599 005e 3B68     		ldr	r3, [r7]
ARM GAS  /tmp/ccgBDzz0.s 			page 43


 1600 0060 5D4A     		ldr	r2, .L123+12
 1601 0062 9342     		cmp	r3, r2
 1602 0064 40F29C80 		bls	.L99
 835:Drivers/Library/StdDriver/src/clk.c ****     {
 836:Drivers/Library/StdDriver/src/clk.c **** 
 837:Drivers/Library/StdDriver/src/clk.c ****         /* Find best solution */
 838:Drivers/Library/StdDriver/src/clk.c ****         u32Min = (uint32_t) - 1;
 1603              		.loc 1 838 16
 1604 0068 4FF0FF33 		mov	r3, #-1
 1605 006c 7B62     		str	r3, [r7, #36]
 839:Drivers/Library/StdDriver/src/clk.c ****         u32MinNR = 0UL;
 1606              		.loc 1 839 18
 1607 006e 0023     		movs	r3, #0
 1608 0070 FB61     		str	r3, [r7, #28]
 840:Drivers/Library/StdDriver/src/clk.c ****         u32MinNF = 0UL;
 1609              		.loc 1 840 18
 1610 0072 0023     		movs	r3, #0
 1611 0074 3B62     		str	r3, [r7, #32]
 841:Drivers/Library/StdDriver/src/clk.c ****         u32MinNO = 0UL;
 1612              		.loc 1 841 18
 1613 0076 0023     		movs	r3, #0
 1614 0078 BB61     		str	r3, [r7, #24]
 842:Drivers/Library/StdDriver/src/clk.c ****         u32basFreq = u32PllFreq;
 1615              		.loc 1 842 20
 1616 007a 3B68     		ldr	r3, [r7]
 1617 007c 7B61     		str	r3, [r7, #20]
 843:Drivers/Library/StdDriver/src/clk.c **** 
 844:Drivers/Library/StdDriver/src/clk.c ****         for(u32NO = 1UL; u32NO <= 4UL; u32NO++)
 1618              		.loc 1 844 19
 1619 007e 0123     		movs	r3, #1
 1620 0080 3B63     		str	r3, [r7, #48]
 1621              		.loc 1 844 9
 1622 0082 6AE0     		b	.L100
 1623              	.L115:
 845:Drivers/Library/StdDriver/src/clk.c ****         {
 846:Drivers/Library/StdDriver/src/clk.c ****             /* Break when get good results */
 847:Drivers/Library/StdDriver/src/clk.c ****             if (u32Min == 0UL)
 1624              		.loc 1 847 16
 1625 0084 7B6A     		ldr	r3, [r7, #36]
 1626 0086 002B     		cmp	r3, #0
 1627 0088 6BD0     		beq	.L120
 848:Drivers/Library/StdDriver/src/clk.c ****             {
 849:Drivers/Library/StdDriver/src/clk.c ****                 break;
 850:Drivers/Library/StdDriver/src/clk.c ****             }
 851:Drivers/Library/StdDriver/src/clk.c **** 
 852:Drivers/Library/StdDriver/src/clk.c ****             if (u32NO != 3UL)
 1628              		.loc 1 852 16
 1629 008a 3B6B     		ldr	r3, [r7, #48]
 1630 008c 032B     		cmp	r3, #3
 1631 008e 61D0     		beq	.L103
 853:Drivers/Library/StdDriver/src/clk.c ****             {
 854:Drivers/Library/StdDriver/src/clk.c **** 
 855:Drivers/Library/StdDriver/src/clk.c ****                 if(u32NO == 4UL)
 1632              		.loc 1 855 19
 1633 0090 3B6B     		ldr	r3, [r7, #48]
 1634 0092 042B     		cmp	r3, #4
 1635 0094 03D1     		bne	.L104
ARM GAS  /tmp/ccgBDzz0.s 			page 44


 856:Drivers/Library/StdDriver/src/clk.c ****                 {
 857:Drivers/Library/StdDriver/src/clk.c ****                     u32PllFreq = u32basFreq << 2;
 1636              		.loc 1 857 32
 1637 0096 7B69     		ldr	r3, [r7, #20]
 1638 0098 9B00     		lsls	r3, r3, #2
 1639 009a 3B60     		str	r3, [r7]
 1640 009c 05E0     		b	.L105
 1641              	.L104:
 858:Drivers/Library/StdDriver/src/clk.c ****                 }
 859:Drivers/Library/StdDriver/src/clk.c ****                 else if(u32NO == 2UL)
 1642              		.loc 1 859 24
 1643 009e 3B6B     		ldr	r3, [r7, #48]
 1644 00a0 022B     		cmp	r3, #2
 1645 00a2 02D1     		bne	.L105
 860:Drivers/Library/StdDriver/src/clk.c ****                 {
 861:Drivers/Library/StdDriver/src/clk.c ****                     u32PllFreq = u32basFreq << 1;
 1646              		.loc 1 861 32
 1647 00a4 7B69     		ldr	r3, [r7, #20]
 1648 00a6 5B00     		lsls	r3, r3, #1
 1649 00a8 3B60     		str	r3, [r7]
 1650              	.L105:
 862:Drivers/Library/StdDriver/src/clk.c ****                 }
 863:Drivers/Library/StdDriver/src/clk.c ****                 else
 864:Drivers/Library/StdDriver/src/clk.c ****                 {
 865:Drivers/Library/StdDriver/src/clk.c ****                 }
 866:Drivers/Library/StdDriver/src/clk.c **** 
 867:Drivers/Library/StdDriver/src/clk.c ****                 for(u32NR = 2UL; u32NR <= 32UL; u32NR++)
 1651              		.loc 1 867 27
 1652 00aa 0223     		movs	r3, #2
 1653 00ac BB63     		str	r3, [r7, #56]
 1654              		.loc 1 867 17
 1655 00ae 4CE0     		b	.L106
 1656              	.L114:
 868:Drivers/Library/StdDriver/src/clk.c ****                 {
 869:Drivers/Library/StdDriver/src/clk.c ****                     /* Break when get good results */
 870:Drivers/Library/StdDriver/src/clk.c ****                     if (u32Min == 0UL)
 1657              		.loc 1 870 24
 1658 00b0 7B6A     		ldr	r3, [r7, #36]
 1659 00b2 002B     		cmp	r3, #0
 1660 00b4 4DD0     		beq	.L121
 871:Drivers/Library/StdDriver/src/clk.c ****                     {
 872:Drivers/Library/StdDriver/src/clk.c ****                         break;
 873:Drivers/Library/StdDriver/src/clk.c ****                     }
 874:Drivers/Library/StdDriver/src/clk.c **** 
 875:Drivers/Library/StdDriver/src/clk.c ****                     u32Tmp = u32PllSrcClk / u32NR;
 1661              		.loc 1 875 28
 1662 00b6 FA6B     		ldr	r2, [r7, #60]
 1663 00b8 BB6B     		ldr	r3, [r7, #56]
 1664 00ba B2FBF3F3 		udiv	r3, r2, r3
 1665 00be 3B61     		str	r3, [r7, #16]
 876:Drivers/Library/StdDriver/src/clk.c ****                     if((u32Tmp >= 4000000UL) && (u32Tmp <= 8000000UL))
 1666              		.loc 1 876 23
 1667 00c0 3B69     		ldr	r3, [r7, #16]
 1668 00c2 464A     		ldr	r2, .L123+16
 1669 00c4 9342     		cmp	r3, r2
 1670 00c6 3DD9     		bls	.L108
 1671              		.loc 1 876 46 discriminator 1
ARM GAS  /tmp/ccgBDzz0.s 			page 45


 1672 00c8 3B69     		ldr	r3, [r7, #16]
 1673 00ca 454A     		ldr	r2, .L123+20
 1674 00cc 9342     		cmp	r3, r2
 1675 00ce 39D8     		bhi	.L108
 877:Drivers/Library/StdDriver/src/clk.c ****                     {
 878:Drivers/Library/StdDriver/src/clk.c ****                         for(u32NF = 2UL; u32NF <= 513UL; u32NF++)
 1676              		.loc 1 878 35
 1677 00d0 0223     		movs	r3, #2
 1678 00d2 7B63     		str	r3, [r7, #52]
 1679              		.loc 1 878 25
 1680 00d4 2FE0     		b	.L109
 1681              	.L113:
 879:Drivers/Library/StdDriver/src/clk.c ****                         {
 880:Drivers/Library/StdDriver/src/clk.c ****                             /* u32Tmp2 is shifted 2 bits to avoid overflow */
 881:Drivers/Library/StdDriver/src/clk.c ****                             u32Tmp2 = (((u32Tmp * 2UL) >> 2) * u32NF);
 1682              		.loc 1 881 49
 1683 00d6 3B69     		ldr	r3, [r7, #16]
 1684 00d8 5B00     		lsls	r3, r3, #1
 1685              		.loc 1 881 56
 1686 00da 9A08     		lsrs	r2, r3, #2
 1687              		.loc 1 881 37
 1688 00dc 7B6B     		ldr	r3, [r7, #52]
 1689 00de 02FB03F3 		mul	r3, r2, r3
 1690 00e2 FB60     		str	r3, [r7, #12]
 882:Drivers/Library/StdDriver/src/clk.c **** 
 883:Drivers/Library/StdDriver/src/clk.c ****                             if((u32Tmp2 >= FREQ_50MHZ) && (u32Tmp2 <= FREQ_125MHZ))
 1691              		.loc 1 883 31
 1692 00e4 FB68     		ldr	r3, [r7, #12]
 1693 00e6 3C4A     		ldr	r2, .L123+12
 1694 00e8 9342     		cmp	r3, r2
 1695 00ea 21D9     		bls	.L110
 1696              		.loc 1 883 56 discriminator 1
 1697 00ec FB68     		ldr	r3, [r7, #12]
 1698 00ee 3D4A     		ldr	r2, .L123+24
 1699 00f0 9342     		cmp	r3, r2
 1700 00f2 1DD8     		bhi	.L110
 884:Drivers/Library/StdDriver/src/clk.c ****                             {
 885:Drivers/Library/StdDriver/src/clk.c ****                                 u32Tmp3 = (u32Tmp2 > (u32PllFreq>>2)) ? u32Tmp2 - (u32PllFreq>>2) :
 1701              		.loc 1 885 65
 1702 00f4 3B68     		ldr	r3, [r7]
 1703 00f6 9B08     		lsrs	r3, r3, #2
 1704              		.loc 1 885 99
 1705 00f8 FA68     		ldr	r2, [r7, #12]
 1706 00fa 9A42     		cmp	r2, r3
 1707 00fc 04D9     		bls	.L111
 1708              		.loc 1 885 94 discriminator 1
 1709 00fe 3B68     		ldr	r3, [r7]
 1710 0100 9B08     		lsrs	r3, r3, #2
 1711              		.loc 1 885 99 discriminator 1
 1712 0102 FA68     		ldr	r2, [r7, #12]
 1713 0104 D31A     		subs	r3, r2, r3
 1714 0106 03E0     		b	.L112
 1715              	.L111:
 1716              		.loc 1 885 112 discriminator 2
 1717 0108 3B68     		ldr	r3, [r7]
 1718 010a 9A08     		lsrs	r2, r3, #2
 1719              		.loc 1 885 99 discriminator 2
ARM GAS  /tmp/ccgBDzz0.s 			page 46


 1720 010c FB68     		ldr	r3, [r7, #12]
 1721 010e D31A     		subs	r3, r2, r3
 1722              	.L112:
 1723              		.loc 1 885 41 discriminator 4
 1724 0110 BB60     		str	r3, [r7, #8]
 886:Drivers/Library/StdDriver/src/clk.c ****                                 if(u32Tmp3 < u32Min)
 1725              		.loc 1 886 35 discriminator 4
 1726 0112 BA68     		ldr	r2, [r7, #8]
 1727 0114 7B6A     		ldr	r3, [r7, #36]
 1728 0116 9A42     		cmp	r2, r3
 1729 0118 0AD2     		bcs	.L110
 887:Drivers/Library/StdDriver/src/clk.c ****                                 {
 888:Drivers/Library/StdDriver/src/clk.c ****                                     u32Min = u32Tmp3;
 1730              		.loc 1 888 44
 1731 011a BB68     		ldr	r3, [r7, #8]
 1732 011c 7B62     		str	r3, [r7, #36]
 889:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNR = u32NR;
 1733              		.loc 1 889 46
 1734 011e BB6B     		ldr	r3, [r7, #56]
 1735 0120 FB61     		str	r3, [r7, #28]
 890:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNF = u32NF;
 1736              		.loc 1 890 46
 1737 0122 7B6B     		ldr	r3, [r7, #52]
 1738 0124 3B62     		str	r3, [r7, #32]
 891:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNO = u32NO;
 1739              		.loc 1 891 46
 1740 0126 3B6B     		ldr	r3, [r7, #48]
 1741 0128 BB61     		str	r3, [r7, #24]
 892:Drivers/Library/StdDriver/src/clk.c **** 
 893:Drivers/Library/StdDriver/src/clk.c ****                                     /* Break when get good results */
 894:Drivers/Library/StdDriver/src/clk.c ****                                     if(u32Min == 0UL)
 1742              		.loc 1 894 39
 1743 012a 7B6A     		ldr	r3, [r7, #36]
 1744 012c 002B     		cmp	r3, #0
 1745 012e 08D0     		beq	.L122
 1746              	.L110:
 878:Drivers/Library/StdDriver/src/clk.c ****                         {
 1747              		.loc 1 878 63 discriminator 2
 1748 0130 7B6B     		ldr	r3, [r7, #52]
 1749 0132 0133     		adds	r3, r3, #1
 1750 0134 7B63     		str	r3, [r7, #52]
 1751              	.L109:
 878:Drivers/Library/StdDriver/src/clk.c ****                         {
 1752              		.loc 1 878 25 discriminator 1
 1753 0136 7B6B     		ldr	r3, [r7, #52]
 1754 0138 40F20122 		movw	r2, #513
 1755 013c 9342     		cmp	r3, r2
 1756 013e CAD9     		bls	.L113
 1757 0140 00E0     		b	.L108
 1758              	.L122:
 895:Drivers/Library/StdDriver/src/clk.c ****                                     {
 896:Drivers/Library/StdDriver/src/clk.c ****                                         break;
 1759              		.loc 1 896 41
 1760 0142 00BF     		nop
 1761              	.L108:
 867:Drivers/Library/StdDriver/src/clk.c ****                 {
 1762              		.loc 1 867 54 discriminator 2
ARM GAS  /tmp/ccgBDzz0.s 			page 47


 1763 0144 BB6B     		ldr	r3, [r7, #56]
 1764 0146 0133     		adds	r3, r3, #1
 1765 0148 BB63     		str	r3, [r7, #56]
 1766              	.L106:
 867:Drivers/Library/StdDriver/src/clk.c ****                 {
 1767              		.loc 1 867 17 discriminator 1
 1768 014a BB6B     		ldr	r3, [r7, #56]
 1769 014c 202B     		cmp	r3, #32
 1770 014e AFD9     		bls	.L114
 1771 0150 00E0     		b	.L103
 1772              	.L121:
 872:Drivers/Library/StdDriver/src/clk.c ****                     }
 1773              		.loc 1 872 25
 1774 0152 00BF     		nop
 1775              	.L103:
 844:Drivers/Library/StdDriver/src/clk.c ****         {
 1776              		.loc 1 844 45 discriminator 2
 1777 0154 3B6B     		ldr	r3, [r7, #48]
 1778 0156 0133     		adds	r3, r3, #1
 1779 0158 3B63     		str	r3, [r7, #48]
 1780              	.L100:
 844:Drivers/Library/StdDriver/src/clk.c ****         {
 1781              		.loc 1 844 9 discriminator 1
 1782 015a 3B6B     		ldr	r3, [r7, #48]
 1783 015c 042B     		cmp	r3, #4
 1784 015e 91D9     		bls	.L115
 1785 0160 00E0     		b	.L102
 1786              	.L120:
 849:Drivers/Library/StdDriver/src/clk.c ****             }
 1787              		.loc 1 849 17
 1788 0162 00BF     		nop
 1789              	.L102:
 897:Drivers/Library/StdDriver/src/clk.c ****                                     }
 898:Drivers/Library/StdDriver/src/clk.c ****                                 }
 899:Drivers/Library/StdDriver/src/clk.c ****                             }
 900:Drivers/Library/StdDriver/src/clk.c ****                         }
 901:Drivers/Library/StdDriver/src/clk.c ****                     }
 902:Drivers/Library/StdDriver/src/clk.c ****                 }
 903:Drivers/Library/StdDriver/src/clk.c ****             }
 904:Drivers/Library/StdDriver/src/clk.c ****         }
 905:Drivers/Library/StdDriver/src/clk.c **** 
 906:Drivers/Library/StdDriver/src/clk.c ****         /* Enable and apply new PLL setting. */
 907:Drivers/Library/StdDriver/src/clk.c ****         CLK->PLLCTL = u32CLK_SRC | ((u32MinNO - 1UL) << 14) | ((u32MinNR - 1UL) << 9) | (u32MinNF -
 1790              		.loc 1 907 47
 1791 0164 BB69     		ldr	r3, [r7, #24]
 1792 0166 013B     		subs	r3, r3, #1
 1793              		.loc 1 907 54
 1794 0168 9A03     		lsls	r2, r3, #14
 1795              		.loc 1 907 34
 1796 016a FB6A     		ldr	r3, [r7, #44]
 1797 016c 1A43     		orrs	r2, r2, r3
 1798              		.loc 1 907 74
 1799 016e FB69     		ldr	r3, [r7, #28]
 1800 0170 013B     		subs	r3, r3, #1
 1801              		.loc 1 907 81
 1802 0172 5B02     		lsls	r3, r3, #9
 1803              		.loc 1 907 61
ARM GAS  /tmp/ccgBDzz0.s 			page 48


 1804 0174 1A43     		orrs	r2, r2, r3
 1805              		.loc 1 907 99
 1806 0176 3B6A     		ldr	r3, [r7, #32]
 1807 0178 023B     		subs	r3, r3, #2
 1808              		.loc 1 907 12
 1809 017a 1449     		ldr	r1, .L123
 1810              		.loc 1 907 87
 1811 017c 1343     		orrs	r3, r3, r2
 1812              		.loc 1 907 21
 1813 017e 0B64     		str	r3, [r1, #64]
 908:Drivers/Library/StdDriver/src/clk.c **** 
 909:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for PLL clock stable */
 910:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_PLLSTB_Msk);
 1814              		.loc 1 910 9
 1815 0180 0420     		movs	r0, #4
 1816 0182 FFF7FEFF 		bl	CLK_WaitClockReady
 911:Drivers/Library/StdDriver/src/clk.c **** 
 912:Drivers/Library/StdDriver/src/clk.c ****         /* Actual PLL output clock frequency */
 913:Drivers/Library/StdDriver/src/clk.c ****         u32PllClk = u32PllSrcClk / (u32MinNO * (u32MinNR)) * (u32MinNF) * 2UL;
 1817              		.loc 1 913 46
 1818 0186 BB69     		ldr	r3, [r7, #24]
 1819 0188 FA69     		ldr	r2, [r7, #28]
 1820 018a 02FB03F3 		mul	r3, r2, r3
 1821              		.loc 1 913 34
 1822 018e FA6B     		ldr	r2, [r7, #60]
 1823 0190 B2FBF3F3 		udiv	r3, r2, r3
 1824              		.loc 1 913 60
 1825 0194 3A6A     		ldr	r2, [r7, #32]
 1826 0196 02FB03F3 		mul	r3, r2, r3
 1827              		.loc 1 913 19
 1828 019a 5B00     		lsls	r3, r3, #1
 1829 019c BB62     		str	r3, [r7, #40]
 1830 019e 10E0     		b	.L116
 1831              	.L99:
 914:Drivers/Library/StdDriver/src/clk.c ****     }
 915:Drivers/Library/StdDriver/src/clk.c ****     else
 916:Drivers/Library/StdDriver/src/clk.c ****     {
 917:Drivers/Library/StdDriver/src/clk.c ****         /* Wrong frequency request. Just return default setting. */
 918:Drivers/Library/StdDriver/src/clk.c ****         /* Apply default PLL setting and return */
 919:Drivers/Library/StdDriver/src/clk.c ****         if(u32PllClkSrc == CLK_PLLCTL_PLLSRC_HXT)
 1832              		.loc 1 919 11
 1833 01a0 7B68     		ldr	r3, [r7, #4]
 1834 01a2 002B     		cmp	r3, #0
 1835 01a4 04D1     		bne	.L117
 920:Drivers/Library/StdDriver/src/clk.c ****         {
 921:Drivers/Library/StdDriver/src/clk.c ****             CLK->PLLCTL = CLK_PLLCTL_192MHz_HXT;
 1836              		.loc 1 921 16
 1837 01a6 094B     		ldr	r3, .L123
 1838              		.loc 1 921 25
 1839 01a8 44F21E22 		movw	r2, #16926
 1840 01ac 1A64     		str	r2, [r3, #64]
 1841 01ae 02E0     		b	.L118
 1842              	.L117:
 922:Drivers/Library/StdDriver/src/clk.c ****         }
 923:Drivers/Library/StdDriver/src/clk.c ****         else
 924:Drivers/Library/StdDriver/src/clk.c ****         {
 925:Drivers/Library/StdDriver/src/clk.c ****             CLK->PLLCTL = CLK_PLLCTL_192MHz_HIRC;
ARM GAS  /tmp/ccgBDzz0.s 			page 49


 1843              		.loc 1 925 16
 1844 01b0 064B     		ldr	r3, .L123
 1845              		.loc 1 925 25
 1846 01b2 0D4A     		ldr	r2, .L123+28
 1847 01b4 1A64     		str	r2, [r3, #64]
 1848              	.L118:
 926:Drivers/Library/StdDriver/src/clk.c ****         }
 927:Drivers/Library/StdDriver/src/clk.c **** 
 928:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for PLL clock stable */
 929:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_PLLSTB_Msk);
 1849              		.loc 1 929 9
 1850 01b6 0420     		movs	r0, #4
 1851 01b8 FFF7FEFF 		bl	CLK_WaitClockReady
 930:Drivers/Library/StdDriver/src/clk.c **** 
 931:Drivers/Library/StdDriver/src/clk.c ****         /* Actual PLL output clock frequency */
 932:Drivers/Library/StdDriver/src/clk.c ****         u32PllClk = CLK_GetPLLClockFreq();
 1852              		.loc 1 932 21
 1853 01bc FFF7FEFF 		bl	CLK_GetPLLClockFreq
 1854 01c0 B862     		str	r0, [r7, #40]
 1855              	.L116:
 933:Drivers/Library/StdDriver/src/clk.c ****     }
 934:Drivers/Library/StdDriver/src/clk.c **** 
 935:Drivers/Library/StdDriver/src/clk.c ****     return u32PllClk;
 1856              		.loc 1 935 12
 1857 01c2 BB6A     		ldr	r3, [r7, #40]
 936:Drivers/Library/StdDriver/src/clk.c **** }
 1858              		.loc 1 936 1
 1859 01c4 1846     		mov	r0, r3
 1860 01c6 4037     		adds	r7, r7, #64
 1861              	.LCFI92:
 1862              		.cfi_def_cfa_offset 8
 1863 01c8 BD46     		mov	sp, r7
 1864              	.LCFI93:
 1865              		.cfi_def_cfa_register 13
 1866              		@ sp needed
 1867 01ca 80BD     		pop	{r7, pc}
 1868              	.L124:
 1869              		.align	2
 1870              	.L123:
 1871 01cc 00020040 		.word	1073742336
 1872 01d0 001BB700 		.word	12000000
 1873 01d4 0065CD1D 		.word	500000000
 1874 01d8 7FF0FA02 		.word	49999999
 1875 01dc FF083D00 		.word	3999999
 1876 01e0 00127A00 		.word	8000000
 1877 01e4 40597307 		.word	125000000
 1878 01e8 1E420800 		.word	541214
 1879              		.cfi_endproc
 1880              	.LFE213:
 1882              		.section	.text.CLK_DisablePLL,"ax",%progbits
 1883              		.align	1
 1884              		.global	CLK_DisablePLL
 1885              		.syntax unified
 1886              		.thumb
 1887              		.thumb_func
 1889              	CLK_DisablePLL:
 1890              	.LFB214:
ARM GAS  /tmp/ccgBDzz0.s 			page 50


 937:Drivers/Library/StdDriver/src/clk.c **** 
 938:Drivers/Library/StdDriver/src/clk.c **** /**
 939:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable PLL
 940:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 941:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 942:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set PLL in Power-down mode. \n
 943:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 944:Drivers/Library/StdDriver/src/clk.c ****   */
 945:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisablePLL(void)
 946:Drivers/Library/StdDriver/src/clk.c **** {
 1891              		.loc 1 946 1
 1892              		.cfi_startproc
 1893              		@ args = 0, pretend = 0, frame = 0
 1894              		@ frame_needed = 1, uses_anonymous_args = 0
 1895              		@ link register save eliminated.
 1896 0000 80B4     		push	{r7}
 1897              	.LCFI94:
 1898              		.cfi_def_cfa_offset 4
 1899              		.cfi_offset 7, -4
 1900 0002 00AF     		add	r7, sp, #0
 1901              	.LCFI95:
 1902              		.cfi_def_cfa_register 7
 947:Drivers/Library/StdDriver/src/clk.c ****     CLK->PLLCTL |= CLK_PLLCTL_PD_Msk;
 1903              		.loc 1 947 17
 1904 0004 054B     		ldr	r3, .L126
 1905 0006 1B6C     		ldr	r3, [r3, #64]
 1906 0008 044A     		ldr	r2, .L126
 1907 000a 43F48033 		orr	r3, r3, #65536
 1908 000e 1364     		str	r3, [r2, #64]
 948:Drivers/Library/StdDriver/src/clk.c **** }
 1909              		.loc 1 948 1
 1910 0010 00BF     		nop
 1911 0012 BD46     		mov	sp, r7
 1912              	.LCFI96:
 1913              		.cfi_def_cfa_register 13
 1914              		@ sp needed
 1915 0014 5DF8047B 		ldr	r7, [sp], #4
 1916              	.LCFI97:
 1917              		.cfi_restore 7
 1918              		.cfi_def_cfa_offset 0
 1919 0018 7047     		bx	lr
 1920              	.L127:
 1921 001a 00BF     		.align	2
 1922              	.L126:
 1923 001c 00020040 		.word	1073742336
 1924              		.cfi_endproc
 1925              	.LFE214:
 1927              		.section	.text.CLK_WaitClockReady,"ax",%progbits
 1928              		.align	1
 1929              		.global	CLK_WaitClockReady
 1930              		.syntax unified
 1931              		.thumb
 1932              		.thumb_func
 1934              	CLK_WaitClockReady:
 1935              	.LFB215:
 949:Drivers/Library/StdDriver/src/clk.c **** 
 950:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/ccgBDzz0.s 			page 51


 951:Drivers/Library/StdDriver/src/clk.c **** /**
 952:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function check selected clock source status
 953:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is selected clock source. Including :
 954:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_HXTSTB_Msk
 955:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_LXTSTB_Msk
 956:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_HIRCSTB_Msk
 957:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_LIRCSTB_Msk
 958:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_PLLSTB_Msk
 959:Drivers/Library/StdDriver/src/clk.c ****   * @retval     0  clock is not stable
 960:Drivers/Library/StdDriver/src/clk.c ****   * @retval     1  clock is stable
 961:Drivers/Library/StdDriver/src/clk.c ****   * @details    To wait for clock ready by specified clock source stable flag or timeout (~500ms)
 962:Drivers/Library/StdDriver/src/clk.c ****   * @note       This function sets g_CLK_i32ErrCode to CLK_TIMEOUT_ERR if clock source status is no
 963:Drivers/Library/StdDriver/src/clk.c ****   */
 964:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)
 965:Drivers/Library/StdDriver/src/clk.c **** {
 1936              		.loc 1 965 1
 1937              		.cfi_startproc
 1938              		@ args = 0, pretend = 0, frame = 16
 1939              		@ frame_needed = 1, uses_anonymous_args = 0
 1940              		@ link register save eliminated.
 1941 0000 80B4     		push	{r7}
 1942              	.LCFI98:
 1943              		.cfi_def_cfa_offset 4
 1944              		.cfi_offset 7, -4
 1945 0002 85B0     		sub	sp, sp, #20
 1946              	.LCFI99:
 1947              		.cfi_def_cfa_offset 24
 1948 0004 00AF     		add	r7, sp, #0
 1949              	.LCFI100:
 1950              		.cfi_def_cfa_register 7
 1951 0006 7860     		str	r0, [r7, #4]
 966:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32TimeOutCnt = SystemCoreClock / 2;
 1952              		.loc 1 966 46
 1953 0008 134B     		ldr	r3, .L134
 1954 000a 1B68     		ldr	r3, [r3]
 1955              		.loc 1 966 14
 1956 000c 5B08     		lsrs	r3, r3, #1
 1957 000e FB60     		str	r3, [r7, #12]
 967:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Ret = 1U;
 1958              		.loc 1 967 14
 1959 0010 0123     		movs	r3, #1
 1960 0012 BB60     		str	r3, [r7, #8]
 968:Drivers/Library/StdDriver/src/clk.c **** 
 969:Drivers/Library/StdDriver/src/clk.c ****     g_CLK_i32ErrCode = 0;
 1961              		.loc 1 969 22
 1962 0014 114B     		ldr	r3, .L134+4
 1963 0016 0022     		movs	r2, #0
 1964 0018 1A60     		str	r2, [r3]
 970:Drivers/Library/StdDriver/src/clk.c ****     while((CLK->STATUS & u32ClkMask) != u32ClkMask)
 1965              		.loc 1 970 10
 1966 001a 08E0     		b	.L129
 1967              	.L131:
 971:Drivers/Library/StdDriver/src/clk.c ****     {
 972:Drivers/Library/StdDriver/src/clk.c ****         if(--u32TimeOutCnt == 0)
 1968              		.loc 1 972 11
 1969 001c FB68     		ldr	r3, [r7, #12]
 1970 001e 013B     		subs	r3, r3, #1
ARM GAS  /tmp/ccgBDzz0.s 			page 52


 1971 0020 FB60     		str	r3, [r7, #12]
 1972 0022 FB68     		ldr	r3, [r7, #12]
 1973 0024 002B     		cmp	r3, #0
 1974 0026 02D1     		bne	.L129
 973:Drivers/Library/StdDriver/src/clk.c ****         {
 974:Drivers/Library/StdDriver/src/clk.c ****             u32Ret = 0U;
 1975              		.loc 1 974 20
 1976 0028 0023     		movs	r3, #0
 1977 002a BB60     		str	r3, [r7, #8]
 975:Drivers/Library/StdDriver/src/clk.c ****             break;
 1978              		.loc 1 975 13
 1979 002c 06E0     		b	.L130
 1980              	.L129:
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 1981              		.loc 1 970 15
 1982 002e 0C4B     		ldr	r3, .L134+8
 1983 0030 1A6D     		ldr	r2, [r3, #80]
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 1984              		.loc 1 970 24
 1985 0032 7B68     		ldr	r3, [r7, #4]
 1986 0034 1340     		ands	r3, r3, r2
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 1987              		.loc 1 970 10
 1988 0036 7A68     		ldr	r2, [r7, #4]
 1989 0038 9A42     		cmp	r2, r3
 1990 003a EFD1     		bne	.L131
 1991              	.L130:
 976:Drivers/Library/StdDriver/src/clk.c ****         }
 977:Drivers/Library/StdDriver/src/clk.c ****     }
 978:Drivers/Library/StdDriver/src/clk.c **** 
 979:Drivers/Library/StdDriver/src/clk.c ****     if(u32TimeOutCnt == 0)
 1992              		.loc 1 979 7
 1993 003c FB68     		ldr	r3, [r7, #12]
 1994 003e 002B     		cmp	r3, #0
 1995 0040 03D1     		bne	.L132
 980:Drivers/Library/StdDriver/src/clk.c ****         g_CLK_i32ErrCode = CLK_TIMEOUT_ERR;
 1996              		.loc 1 980 26
 1997 0042 064B     		ldr	r3, .L134+4
 1998 0044 4FF0FF32 		mov	r2, #-1
 1999 0048 1A60     		str	r2, [r3]
 2000              	.L132:
 981:Drivers/Library/StdDriver/src/clk.c **** 
 982:Drivers/Library/StdDriver/src/clk.c ****     return u32Ret;
 2001              		.loc 1 982 12
 2002 004a BB68     		ldr	r3, [r7, #8]
 983:Drivers/Library/StdDriver/src/clk.c **** }
 2003              		.loc 1 983 1
 2004 004c 1846     		mov	r0, r3
 2005 004e 1437     		adds	r7, r7, #20
 2006              	.LCFI101:
 2007              		.cfi_def_cfa_offset 4
 2008 0050 BD46     		mov	sp, r7
 2009              	.LCFI102:
 2010              		.cfi_def_cfa_register 13
 2011              		@ sp needed
 2012 0052 5DF8047B 		ldr	r7, [sp], #4
 2013              	.LCFI103:
ARM GAS  /tmp/ccgBDzz0.s 			page 53


 2014              		.cfi_restore 7
 2015              		.cfi_def_cfa_offset 0
 2016 0056 7047     		bx	lr
 2017              	.L135:
 2018              		.align	2
 2019              	.L134:
 2020 0058 00000000 		.word	SystemCoreClock
 2021 005c 00000000 		.word	g_CLK_i32ErrCode
 2022 0060 00020040 		.word	1073742336
 2023              		.cfi_endproc
 2024              	.LFE215:
 2026              		.section	.text.CLK_EnableSysTick,"ax",%progbits
 2027              		.align	1
 2028              		.global	CLK_EnableSysTick
 2029              		.syntax unified
 2030              		.thumb
 2031              		.thumb_func
 2033              	CLK_EnableSysTick:
 2034              	.LFB216:
 984:Drivers/Library/StdDriver/src/clk.c **** 
 985:Drivers/Library/StdDriver/src/clk.c **** /**
 986:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable System Tick counter
 987:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is System Tick clock source. Including:
 988:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT
 989:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_LXT
 990:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT_DIV2
 991:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK_DIV2
 992:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HIRC_DIV2
 993:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK
 994:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32Count is System Tick reload value. It could be 0~0xFFFFFF.
 995:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 996:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set System Tick clock source, reload value, enable System Tick counte
 997:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 998:Drivers/Library/StdDriver/src/clk.c ****   */
 999:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)
1000:Drivers/Library/StdDriver/src/clk.c **** {
 2035              		.loc 1 1000 1
 2036              		.cfi_startproc
 2037              		@ args = 0, pretend = 0, frame = 8
 2038              		@ frame_needed = 1, uses_anonymous_args = 0
 2039              		@ link register save eliminated.
 2040 0000 80B4     		push	{r7}
 2041              	.LCFI104:
 2042              		.cfi_def_cfa_offset 4
 2043              		.cfi_offset 7, -4
 2044 0002 83B0     		sub	sp, sp, #12
 2045              	.LCFI105:
 2046              		.cfi_def_cfa_offset 16
 2047 0004 00AF     		add	r7, sp, #0
 2048              	.LCFI106:
 2049              		.cfi_def_cfa_register 7
 2050 0006 7860     		str	r0, [r7, #4]
 2051 0008 3960     		str	r1, [r7]
1001:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick counter disabled */
1002:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL = 0UL;
 2052              		.loc 1 1002 12
 2053 000a 134B     		ldr	r3, .L139
ARM GAS  /tmp/ccgBDzz0.s 			page 54


 2054              		.loc 1 1002 19
 2055 000c 0022     		movs	r2, #0
 2056 000e 1A60     		str	r2, [r3]
1003:Drivers/Library/StdDriver/src/clk.c **** 
1004:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick clock source */
1005:Drivers/Library/StdDriver/src/clk.c ****     if( u32ClkSrc == CLK_CLKSEL0_STCLKSEL_HCLK )
 2057              		.loc 1 1005 7
 2058 0010 7B68     		ldr	r3, [r7, #4]
 2059 0012 042B     		cmp	r3, #4
 2060 0014 06D1     		bne	.L137
1006:Drivers/Library/StdDriver/src/clk.c ****     {
1007:Drivers/Library/StdDriver/src/clk.c ****         SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 2061              		.loc 1 1007 23
 2062 0016 104B     		ldr	r3, .L139
 2063 0018 1B68     		ldr	r3, [r3]
 2064 001a 0F4A     		ldr	r2, .L139
 2065 001c 43F00403 		orr	r3, r3, #4
 2066 0020 1360     		str	r3, [r2]
 2067 0022 07E0     		b	.L138
 2068              	.L137:
1008:Drivers/Library/StdDriver/src/clk.c ****     }
1009:Drivers/Library/StdDriver/src/clk.c ****     else
1010:Drivers/Library/StdDriver/src/clk.c ****     {
1011:Drivers/Library/StdDriver/src/clk.c ****         CLK->CLKSEL0 = (CLK->CLKSEL0 & ~CLK_CLKSEL0_STCLKSEL_Msk) | u32ClkSrc;
 2069              		.loc 1 1011 28
 2070 0024 0D4B     		ldr	r3, .L139+4
 2071 0026 1B69     		ldr	r3, [r3, #16]
 2072              		.loc 1 1011 38
 2073 0028 23F03802 		bic	r2, r3, #56
 2074              		.loc 1 1011 12
 2075 002c 0B49     		ldr	r1, .L139+4
 2076              		.loc 1 1011 67
 2077 002e 7B68     		ldr	r3, [r7, #4]
 2078 0030 1343     		orrs	r3, r3, r2
 2079              		.loc 1 1011 22
 2080 0032 0B61     		str	r3, [r1, #16]
 2081              	.L138:
1012:Drivers/Library/StdDriver/src/clk.c ****     }
1013:Drivers/Library/StdDriver/src/clk.c **** 
1014:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick reload value */
1015:Drivers/Library/StdDriver/src/clk.c ****     SysTick->LOAD = u32Count;
 2082              		.loc 1 1015 12
 2083 0034 084A     		ldr	r2, .L139
 2084              		.loc 1 1015 19
 2085 0036 3B68     		ldr	r3, [r7]
 2086 0038 5360     		str	r3, [r2, #4]
1016:Drivers/Library/StdDriver/src/clk.c **** 
1017:Drivers/Library/StdDriver/src/clk.c ****     /* Clear System Tick current value and counter flag */
1018:Drivers/Library/StdDriver/src/clk.c ****     SysTick->VAL = 0UL;
 2087              		.loc 1 1018 12
 2088 003a 074B     		ldr	r3, .L139
 2089              		.loc 1 1018 18
 2090 003c 0022     		movs	r2, #0
 2091 003e 9A60     		str	r2, [r3, #8]
1019:Drivers/Library/StdDriver/src/clk.c **** 
1020:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick interrupt enabled and counter enabled */
1021:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
ARM GAS  /tmp/ccgBDzz0.s 			page 55


 2092              		.loc 1 1021 19
 2093 0040 054B     		ldr	r3, .L139
 2094 0042 1B68     		ldr	r3, [r3]
 2095 0044 044A     		ldr	r2, .L139
 2096 0046 43F00303 		orr	r3, r3, #3
 2097 004a 1360     		str	r3, [r2]
1022:Drivers/Library/StdDriver/src/clk.c **** }
 2098              		.loc 1 1022 1
 2099 004c 00BF     		nop
 2100 004e 0C37     		adds	r7, r7, #12
 2101              	.LCFI107:
 2102              		.cfi_def_cfa_offset 4
 2103 0050 BD46     		mov	sp, r7
 2104              	.LCFI108:
 2105              		.cfi_def_cfa_register 13
 2106              		@ sp needed
 2107 0052 5DF8047B 		ldr	r7, [sp], #4
 2108              	.LCFI109:
 2109              		.cfi_restore 7
 2110              		.cfi_def_cfa_offset 0
 2111 0056 7047     		bx	lr
 2112              	.L140:
 2113              		.align	2
 2114              	.L139:
 2115 0058 10E000E0 		.word	-536813552
 2116 005c 00020040 		.word	1073742336
 2117              		.cfi_endproc
 2118              	.LFE216:
 2120              		.section	.text.CLK_DisableSysTick,"ax",%progbits
 2121              		.align	1
 2122              		.global	CLK_DisableSysTick
 2123              		.syntax unified
 2124              		.thumb
 2125              		.thumb_func
 2127              	CLK_DisableSysTick:
 2128              	.LFB217:
1023:Drivers/Library/StdDriver/src/clk.c **** 
1024:Drivers/Library/StdDriver/src/clk.c **** /**
1025:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable System Tick counter
1026:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
1027:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
1028:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable System Tick counter.
1029:Drivers/Library/StdDriver/src/clk.c ****   */
1030:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableSysTick(void)
1031:Drivers/Library/StdDriver/src/clk.c **** {
 2129              		.loc 1 1031 1
 2130              		.cfi_startproc
 2131              		@ args = 0, pretend = 0, frame = 0
 2132              		@ frame_needed = 1, uses_anonymous_args = 0
 2133              		@ link register save eliminated.
 2134 0000 80B4     		push	{r7}
 2135              	.LCFI110:
 2136              		.cfi_def_cfa_offset 4
 2137              		.cfi_offset 7, -4
 2138 0002 00AF     		add	r7, sp, #0
 2139              	.LCFI111:
 2140              		.cfi_def_cfa_register 7
ARM GAS  /tmp/ccgBDzz0.s 			page 56


1032:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick counter disabled */
1033:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL = 0UL;
 2141              		.loc 1 1033 12
 2142 0004 034B     		ldr	r3, .L142
 2143              		.loc 1 1033 19
 2144 0006 0022     		movs	r2, #0
 2145 0008 1A60     		str	r2, [r3]
1034:Drivers/Library/StdDriver/src/clk.c **** }
 2146              		.loc 1 1034 1
 2147 000a 00BF     		nop
 2148 000c BD46     		mov	sp, r7
 2149              	.LCFI112:
 2150              		.cfi_def_cfa_register 13
 2151              		@ sp needed
 2152 000e 5DF8047B 		ldr	r7, [sp], #4
 2153              	.LCFI113:
 2154              		.cfi_restore 7
 2155              		.cfi_def_cfa_offset 0
 2156 0012 7047     		bx	lr
 2157              	.L143:
 2158              		.align	2
 2159              	.L142:
 2160 0014 10E000E0 		.word	-536813552
 2161              		.cfi_endproc
 2162              	.LFE217:
 2164              		.section	.text.CLK_SetPowerDownMode,"ax",%progbits
 2165              		.align	1
 2166              		.global	CLK_SetPowerDownMode
 2167              		.syntax unified
 2168              		.thumb
 2169              		.thumb_func
 2171              	CLK_SetPowerDownMode:
 2172              	.LFB218:
1035:Drivers/Library/StdDriver/src/clk.c **** 
1036:Drivers/Library/StdDriver/src/clk.c **** 
1037:Drivers/Library/StdDriver/src/clk.c **** /**
1038:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Power-down mode selected
1039:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PDMode is power down mode index. Including :
1040:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_PD
1041:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_LLPD
1042:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_FWPD
1043:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_SPD0
1044:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_SPD1
1045:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_DPD
1046:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
1047:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to set power-down mode.
1048:Drivers/Library/StdDriver/src/clk.c ****   * @note       Must enable LIRC clock before entering to Standby Power-down Mode
1049:Drivers/Library/StdDriver/src/clk.c ****   */
1050:Drivers/Library/StdDriver/src/clk.c **** 
1051:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetPowerDownMode(uint32_t u32PDMode)
1052:Drivers/Library/StdDriver/src/clk.c **** {
 2173              		.loc 1 1052 1
 2174              		.cfi_startproc
 2175              		@ args = 0, pretend = 0, frame = 8
 2176              		@ frame_needed = 1, uses_anonymous_args = 0
 2177 0000 80B5     		push	{r7, lr}
 2178              	.LCFI114:
ARM GAS  /tmp/ccgBDzz0.s 			page 57


 2179              		.cfi_def_cfa_offset 8
 2180              		.cfi_offset 7, -8
 2181              		.cfi_offset 14, -4
 2182 0002 82B0     		sub	sp, sp, #8
 2183              	.LCFI115:
 2184              		.cfi_def_cfa_offset 16
 2185 0004 00AF     		add	r7, sp, #0
 2186              	.LCFI116:
 2187              		.cfi_def_cfa_register 7
 2188 0006 7860     		str	r0, [r7, #4]
1053:Drivers/Library/StdDriver/src/clk.c ****     if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2189              		.loc 1 1053 13
 2190 0008 4FF08043 		mov	r3, #1073741824
 2191 000c D3F8F431 		ldr	r3, [r3, #500]
 2192              		.loc 1 1053 23
 2193 0010 DBB2     		uxtb	r3, r3
 2194              		.loc 1 1053 8
 2195 0012 012B     		cmp	r3, #1
 2196 0014 1DD1     		bne	.L145
1054:Drivers/Library/StdDriver/src/clk.c ****     {
1055:Drivers/Library/StdDriver/src/clk.c ****         if(u32PDMode == CLK_PMUCTL_PDMSEL_SPD0)
 2197              		.loc 1 1055 11
 2198 0016 7B68     		ldr	r3, [r7, #4]
 2199 0018 042B     		cmp	r3, #4
 2200 001a 0CD1     		bne	.L146
1056:Drivers/Library/StdDriver/src/clk.c ****         {
1057:Drivers/Library/StdDriver/src/clk.c ****             u32PDMode = CLK_PMUCTL_PDMSEL_SPD0;
 2201              		.loc 1 1057 23
 2202 001c 0423     		movs	r3, #4
 2203 001e 7B60     		str	r3, [r7, #4]
1058:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_SRETSEL_Msk)) | CLK_SPDSRETSEL_16K;
 2204              		.loc 1 1058 31
 2205 0020 1A4B     		ldr	r3, .L149
 2206 0022 D3F89030 		ldr	r3, [r3, #144]
 2207              		.loc 1 1058 40
 2208 0026 23F07003 		bic	r3, r3, #112
 2209              		.loc 1 1058 16
 2210 002a 184A     		ldr	r2, .L149
 2211              		.loc 1 1058 69
 2212 002c 43F01003 		orr	r3, r3, #16
 2213              		.loc 1 1058 25
 2214 0030 C2F89030 		str	r3, [r2, #144]
 2215 0034 1CE0     		b	.L147
 2216              	.L146:
1059:Drivers/Library/StdDriver/src/clk.c ****         }
1060:Drivers/Library/StdDriver/src/clk.c ****         else if(u32PDMode == CLK_PMUCTL_PDMSEL_SPD1)
 2217              		.loc 1 1060 16
 2218 0036 7B68     		ldr	r3, [r7, #4]
 2219 0038 052B     		cmp	r3, #5
 2220 003a 19D1     		bne	.L147
1061:Drivers/Library/StdDriver/src/clk.c ****         {
1062:Drivers/Library/StdDriver/src/clk.c ****             u32PDMode = CLK_PMUCTL_PDMSEL_SPD0;
 2221              		.loc 1 1062 23
 2222 003c 0423     		movs	r3, #4
 2223 003e 7B60     		str	r3, [r7, #4]
1063:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_SRETSEL_Msk)) | CLK_SPDSRETSEL_NO;
 2224              		.loc 1 1063 31
ARM GAS  /tmp/ccgBDzz0.s 			page 58


 2225 0040 124B     		ldr	r3, .L149
 2226 0042 D3F89030 		ldr	r3, [r3, #144]
 2227              		.loc 1 1063 16
 2228 0046 114A     		ldr	r2, .L149
 2229              		.loc 1 1063 69
 2230 0048 23F07003 		bic	r3, r3, #112
 2231              		.loc 1 1063 25
 2232 004c C2F89030 		str	r3, [r2, #144]
 2233 0050 0EE0     		b	.L147
 2234              	.L145:
1064:Drivers/Library/StdDriver/src/clk.c ****         }
1065:Drivers/Library/StdDriver/src/clk.c ****     }
1066:Drivers/Library/StdDriver/src/clk.c ****     else
1067:Drivers/Library/StdDriver/src/clk.c ****     {
1068:Drivers/Library/StdDriver/src/clk.c ****         /* Enable LIRC clock before entering to Standby Power-down Mode */
1069:Drivers/Library/StdDriver/src/clk.c ****         if((u32PDMode == CLK_PMUCTL_PDMSEL_SPD0) || (u32PDMode == CLK_PMUCTL_PDMSEL_SPD1))
 2235              		.loc 1 1069 11
 2236 0052 7B68     		ldr	r3, [r7, #4]
 2237 0054 042B     		cmp	r3, #4
 2238 0056 02D0     		beq	.L148
 2239              		.loc 1 1069 50 discriminator 1
 2240 0058 7B68     		ldr	r3, [r7, #4]
 2241 005a 052B     		cmp	r3, #5
 2242 005c 08D1     		bne	.L147
 2243              	.L148:
1070:Drivers/Library/StdDriver/src/clk.c ****         {
1071:Drivers/Library/StdDriver/src/clk.c ****             /* Enable LIRC clock */
1072:Drivers/Library/StdDriver/src/clk.c ****             CLK->PWRCTL |= CLK_PWRCTL_LIRCEN_Msk;
 2244              		.loc 1 1072 25
 2245 005e 0B4B     		ldr	r3, .L149
 2246 0060 1B68     		ldr	r3, [r3]
 2247 0062 0A4A     		ldr	r2, .L149
 2248 0064 43F00803 		orr	r3, r3, #8
 2249 0068 1360     		str	r3, [r2]
1073:Drivers/Library/StdDriver/src/clk.c **** 
1074:Drivers/Library/StdDriver/src/clk.c ****             /* Wait for LIRC clock stable */
1075:Drivers/Library/StdDriver/src/clk.c ****             CLK_WaitClockReady(CLK_STATUS_LIRCSTB_Msk);
 2250              		.loc 1 1075 13
 2251 006a 0820     		movs	r0, #8
 2252 006c FFF7FEFF 		bl	CLK_WaitClockReady
 2253              	.L147:
1076:Drivers/Library/StdDriver/src/clk.c ****         }
1077:Drivers/Library/StdDriver/src/clk.c ****     }
1078:Drivers/Library/StdDriver/src/clk.c **** 
1079:Drivers/Library/StdDriver/src/clk.c ****     CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_PDMSEL_Msk)) | u32PDMode;
 2254              		.loc 1 1079 23
 2255 0070 064B     		ldr	r3, .L149
 2256 0072 D3F89030 		ldr	r3, [r3, #144]
 2257              		.loc 1 1079 32
 2258 0076 23F00702 		bic	r2, r3, #7
 2259              		.loc 1 1079 8
 2260 007a 0449     		ldr	r1, .L149
 2261              		.loc 1 1079 60
 2262 007c 7B68     		ldr	r3, [r7, #4]
 2263 007e 1343     		orrs	r3, r3, r2
 2264              		.loc 1 1079 17
 2265 0080 C1F89030 		str	r3, [r1, #144]
ARM GAS  /tmp/ccgBDzz0.s 			page 59


1080:Drivers/Library/StdDriver/src/clk.c **** }
 2266              		.loc 1 1080 1
 2267 0084 00BF     		nop
 2268 0086 0837     		adds	r7, r7, #8
 2269              	.LCFI117:
 2270              		.cfi_def_cfa_offset 8
 2271 0088 BD46     		mov	sp, r7
 2272              	.LCFI118:
 2273              		.cfi_def_cfa_register 13
 2274              		@ sp needed
 2275 008a 80BD     		pop	{r7, pc}
 2276              	.L150:
 2277              		.align	2
 2278              	.L149:
 2279 008c 00020040 		.word	1073742336
 2280              		.cfi_endproc
 2281              	.LFE218:
 2283              		.section	.text.CLK_EnableDPDWKPin,"ax",%progbits
 2284              		.align	1
 2285              		.global	CLK_EnableDPDWKPin
 2286              		.syntax unified
 2287              		.thumb
 2288              		.thumb_func
 2290              	CLK_EnableDPDWKPin:
 2291              	.LFB219:
1081:Drivers/Library/StdDriver/src/clk.c **** 
1082:Drivers/Library/StdDriver/src/clk.c **** 
1083:Drivers/Library/StdDriver/src/clk.c **** /**
1084:Drivers/Library/StdDriver/src/clk.c ****  * @brief       Set Wake-up pin trigger type at Deep Power down mode
1085:Drivers/Library/StdDriver/src/clk.c ****  *
1086:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32TriggerType
1087:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_RISING
1088:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_FALLING
1089:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_BOTHEDGE
1090:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_RISING
1091:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_FALLING
1092:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_BOTHEDGE
1093:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_RISING
1094:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_FALLING
1095:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_BOTHEDGE
1096:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_RISING
1097:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_FALLING
1098:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_BOTHEDGE
1099:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_RISING
1100:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_FALLING
1101:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_BOTHEDGE
1102:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1103:Drivers/Library/StdDriver/src/clk.c ****  *
1104:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function is used to enable Wake-up pin trigger type.
1105:Drivers/Library/StdDriver/src/clk.c ****  */
1106:Drivers/Library/StdDriver/src/clk.c **** 
1107:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableDPDWKPin(uint32_t u32TriggerType)
1108:Drivers/Library/StdDriver/src/clk.c **** {
 2292              		.loc 1 1108 1
 2293              		.cfi_startproc
 2294              		@ args = 0, pretend = 0, frame = 24
 2295              		@ frame_needed = 1, uses_anonymous_args = 0
ARM GAS  /tmp/ccgBDzz0.s 			page 60


 2296              		@ link register save eliminated.
 2297 0000 80B4     		push	{r7}
 2298              	.LCFI119:
 2299              		.cfi_def_cfa_offset 4
 2300              		.cfi_offset 7, -4
 2301 0002 87B0     		sub	sp, sp, #28
 2302              	.LCFI120:
 2303              		.cfi_def_cfa_offset 32
 2304 0004 00AF     		add	r7, sp, #0
 2305              	.LCFI121:
 2306              		.cfi_def_cfa_register 7
 2307 0006 7860     		str	r0, [r7, #4]
1109:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Pin1, u32Pin2, u32Pin3, u32Pin4;
1110:Drivers/Library/StdDriver/src/clk.c **** 
1111:Drivers/Library/StdDriver/src/clk.c ****     if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2308              		.loc 1 1111 13
 2309 0008 4FF08043 		mov	r3, #1073741824
 2310 000c D3F8F431 		ldr	r3, [r3, #500]
 2311              		.loc 1 1111 23
 2312 0010 DBB2     		uxtb	r3, r3
 2313              		.loc 1 1111 8
 2314 0012 012B     		cmp	r3, #1
 2315 0014 52D1     		bne	.L152
1112:Drivers/Library/StdDriver/src/clk.c ****     {
1113:Drivers/Library/StdDriver/src/clk.c **** 
1114:Drivers/Library/StdDriver/src/clk.c ****         u32Pin1 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN1_Msk);
 2316              		.loc 1 1114 17
 2317 0016 7B68     		ldr	r3, [r7, #4]
 2318 0018 03F04073 		and	r3, r3, #50331648
 2319 001c 7B61     		str	r3, [r7, #20]
1115:Drivers/Library/StdDriver/src/clk.c ****         u32Pin2 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN2_Msk);
 2320              		.loc 1 1115 17
 2321 001e 7B68     		ldr	r3, [r7, #4]
 2322 0020 03F04063 		and	r3, r3, #201326592
 2323 0024 3B61     		str	r3, [r7, #16]
1116:Drivers/Library/StdDriver/src/clk.c ****         u32Pin3 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN3_Msk);
 2324              		.loc 1 1116 17
 2325 0026 7B68     		ldr	r3, [r7, #4]
 2326 0028 03F04053 		and	r3, r3, #805306368
 2327 002c FB60     		str	r3, [r7, #12]
1117:Drivers/Library/StdDriver/src/clk.c ****         u32Pin4 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN4_Msk);
 2328              		.loc 1 1117 17
 2329 002e 7B68     		ldr	r3, [r7, #4]
 2330 0030 03F04043 		and	r3, r3, #-1073741824
 2331 0034 BB60     		str	r3, [r7, #8]
1118:Drivers/Library/StdDriver/src/clk.c **** 
1119:Drivers/Library/StdDriver/src/clk.c ****         if(u32Pin1)
 2332              		.loc 1 1119 11
 2333 0036 7B69     		ldr	r3, [r7, #20]
 2334 0038 002B     		cmp	r3, #0
 2335 003a 0AD0     		beq	.L153
1120:Drivers/Library/StdDriver/src/clk.c ****         {
1121:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN1_Msk)) | u32TriggerType;
 2336              		.loc 1 1121 31
 2337 003c 274B     		ldr	r3, .L159
 2338 003e D3F89030 		ldr	r3, [r3, #144]
 2339              		.loc 1 1121 40
ARM GAS  /tmp/ccgBDzz0.s 			page 61


 2340 0042 23F04072 		bic	r2, r3, #50331648
 2341              		.loc 1 1121 16
 2342 0046 2549     		ldr	r1, .L159
 2343              		.loc 1 1121 70
 2344 0048 7B68     		ldr	r3, [r7, #4]
 2345 004a 1343     		orrs	r3, r3, r2
 2346              		.loc 1 1121 25
 2347 004c C1F89030 		str	r3, [r1, #144]
1122:Drivers/Library/StdDriver/src/clk.c ****         }
1123:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin2)
1124:Drivers/Library/StdDriver/src/clk.c ****         {
1125:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN2_Msk)) | u32TriggerType;
1126:Drivers/Library/StdDriver/src/clk.c ****         }
1127:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin3)
1128:Drivers/Library/StdDriver/src/clk.c ****         {
1129:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN3_Msk)) | u32TriggerType;
1130:Drivers/Library/StdDriver/src/clk.c ****         }
1131:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin4)
1132:Drivers/Library/StdDriver/src/clk.c ****         {
1133:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN4_Msk)) | u32TriggerType;
1134:Drivers/Library/StdDriver/src/clk.c ****         }
1135:Drivers/Library/StdDriver/src/clk.c ****         else
1136:Drivers/Library/StdDriver/src/clk.c ****         {
1137:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN_Msk)) | u32TriggerType;
1138:Drivers/Library/StdDriver/src/clk.c ****         }
1139:Drivers/Library/StdDriver/src/clk.c ****     }
1140:Drivers/Library/StdDriver/src/clk.c ****     else
1141:Drivers/Library/StdDriver/src/clk.c ****     {
1142:Drivers/Library/StdDriver/src/clk.c ****         CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN_Msk)) | u32TriggerType;
1143:Drivers/Library/StdDriver/src/clk.c ****     }
1144:Drivers/Library/StdDriver/src/clk.c **** }
 2348              		.loc 1 1144 1
 2349 0050 3EE0     		b	.L158
 2350              	.L153:
1123:Drivers/Library/StdDriver/src/clk.c ****         {
 2351              		.loc 1 1123 16
 2352 0052 3B69     		ldr	r3, [r7, #16]
 2353 0054 002B     		cmp	r3, #0
 2354 0056 0AD0     		beq	.L155
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2355              		.loc 1 1125 31
 2356 0058 204B     		ldr	r3, .L159
 2357 005a D3F89030 		ldr	r3, [r3, #144]
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2358              		.loc 1 1125 40
 2359 005e 23F04062 		bic	r2, r3, #201326592
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2360              		.loc 1 1125 16
 2361 0062 1E49     		ldr	r1, .L159
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2362              		.loc 1 1125 70
 2363 0064 7B68     		ldr	r3, [r7, #4]
 2364 0066 1343     		orrs	r3, r3, r2
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2365              		.loc 1 1125 25
 2366 0068 C1F89030 		str	r3, [r1, #144]
 2367              		.loc 1 1144 1
ARM GAS  /tmp/ccgBDzz0.s 			page 62


 2368 006c 30E0     		b	.L158
 2369              	.L155:
1127:Drivers/Library/StdDriver/src/clk.c ****         {
 2370              		.loc 1 1127 16
 2371 006e FB68     		ldr	r3, [r7, #12]
 2372 0070 002B     		cmp	r3, #0
 2373 0072 0AD0     		beq	.L156
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2374              		.loc 1 1129 31
 2375 0074 194B     		ldr	r3, .L159
 2376 0076 D3F89030 		ldr	r3, [r3, #144]
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2377              		.loc 1 1129 40
 2378 007a 23F04052 		bic	r2, r3, #805306368
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2379              		.loc 1 1129 16
 2380 007e 1749     		ldr	r1, .L159
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2381              		.loc 1 1129 70
 2382 0080 7B68     		ldr	r3, [r7, #4]
 2383 0082 1343     		orrs	r3, r3, r2
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2384              		.loc 1 1129 25
 2385 0084 C1F89030 		str	r3, [r1, #144]
 2386              		.loc 1 1144 1
 2387 0088 22E0     		b	.L158
 2388              	.L156:
1131:Drivers/Library/StdDriver/src/clk.c ****         {
 2389              		.loc 1 1131 16
 2390 008a BB68     		ldr	r3, [r7, #8]
 2391 008c 002B     		cmp	r3, #0
 2392 008e 0AD0     		beq	.L157
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2393              		.loc 1 1133 31
 2394 0090 124B     		ldr	r3, .L159
 2395 0092 D3F89030 		ldr	r3, [r3, #144]
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2396              		.loc 1 1133 40
 2397 0096 23F04042 		bic	r2, r3, #-1073741824
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2398              		.loc 1 1133 16
 2399 009a 1049     		ldr	r1, .L159
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2400              		.loc 1 1133 70
 2401 009c 7B68     		ldr	r3, [r7, #4]
 2402 009e 1343     		orrs	r3, r3, r2
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2403              		.loc 1 1133 25
 2404 00a0 C1F89030 		str	r3, [r1, #144]
 2405              		.loc 1 1144 1
 2406 00a4 14E0     		b	.L158
 2407              	.L157:
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2408              		.loc 1 1137 31
 2409 00a6 0D4B     		ldr	r3, .L159
 2410 00a8 D3F89030 		ldr	r3, [r3, #144]
1137:Drivers/Library/StdDriver/src/clk.c ****         }
ARM GAS  /tmp/ccgBDzz0.s 			page 63


 2411              		.loc 1 1137 40
 2412 00ac 23F44032 		bic	r2, r3, #196608
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2413              		.loc 1 1137 16
 2414 00b0 0A49     		ldr	r1, .L159
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2415              		.loc 1 1137 69
 2416 00b2 7B68     		ldr	r3, [r7, #4]
 2417 00b4 1343     		orrs	r3, r3, r2
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2418              		.loc 1 1137 25
 2419 00b6 C1F89030 		str	r3, [r1, #144]
 2420              		.loc 1 1144 1
 2421 00ba 09E0     		b	.L158
 2422              	.L152:
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2423              		.loc 1 1142 27
 2424 00bc 074B     		ldr	r3, .L159
 2425 00be D3F89030 		ldr	r3, [r3, #144]
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2426              		.loc 1 1142 36
 2427 00c2 23F44032 		bic	r2, r3, #196608
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2428              		.loc 1 1142 12
 2429 00c6 0549     		ldr	r1, .L159
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2430              		.loc 1 1142 65
 2431 00c8 7B68     		ldr	r3, [r7, #4]
 2432 00ca 1343     		orrs	r3, r3, r2
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2433              		.loc 1 1142 21
 2434 00cc C1F89030 		str	r3, [r1, #144]
 2435              	.L158:
 2436              		.loc 1 1144 1
 2437 00d0 00BF     		nop
 2438 00d2 1C37     		adds	r7, r7, #28
 2439              	.LCFI122:
 2440              		.cfi_def_cfa_offset 4
 2441 00d4 BD46     		mov	sp, r7
 2442              	.LCFI123:
 2443              		.cfi_def_cfa_register 13
 2444              		@ sp needed
 2445 00d6 5DF8047B 		ldr	r7, [sp], #4
 2446              	.LCFI124:
 2447              		.cfi_restore 7
 2448              		.cfi_def_cfa_offset 0
 2449 00da 7047     		bx	lr
 2450              	.L160:
 2451              		.align	2
 2452              	.L159:
 2453 00dc 00020040 		.word	1073742336
 2454              		.cfi_endproc
 2455              	.LFE219:
 2457              		.section	.text.CLK_GetPMUWKSrc,"ax",%progbits
 2458              		.align	1
 2459              		.global	CLK_GetPMUWKSrc
 2460              		.syntax unified
ARM GAS  /tmp/ccgBDzz0.s 			page 64


 2461              		.thumb
 2462              		.thumb_func
 2464              	CLK_GetPMUWKSrc:
 2465              	.LFB220:
1145:Drivers/Library/StdDriver/src/clk.c **** 
1146:Drivers/Library/StdDriver/src/clk.c **** /**
1147:Drivers/Library/StdDriver/src/clk.c ****  * @brief      Get power manager wake up source
1148:Drivers/Library/StdDriver/src/clk.c ****  *
1149:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   None
1150:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1151:Drivers/Library/StdDriver/src/clk.c ****  *
1152:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function get power manager wake up source.
1153:Drivers/Library/StdDriver/src/clk.c ****  */
1154:Drivers/Library/StdDriver/src/clk.c **** 
1155:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPMUWKSrc(void)
1156:Drivers/Library/StdDriver/src/clk.c **** {
 2466              		.loc 1 1156 1
 2467              		.cfi_startproc
 2468              		@ args = 0, pretend = 0, frame = 0
 2469              		@ frame_needed = 1, uses_anonymous_args = 0
 2470              		@ link register save eliminated.
 2471 0000 80B4     		push	{r7}
 2472              	.LCFI125:
 2473              		.cfi_def_cfa_offset 4
 2474              		.cfi_offset 7, -4
 2475 0002 00AF     		add	r7, sp, #0
 2476              	.LCFI126:
 2477              		.cfi_def_cfa_register 7
1157:Drivers/Library/StdDriver/src/clk.c ****     return (CLK->PMUSTS);
 2478              		.loc 1 1157 16
 2479 0004 034B     		ldr	r3, .L163
 2480 0006 D3F89430 		ldr	r3, [r3, #148]
1158:Drivers/Library/StdDriver/src/clk.c **** }
 2481              		.loc 1 1158 1
 2482 000a 1846     		mov	r0, r3
 2483 000c BD46     		mov	sp, r7
 2484              	.LCFI127:
 2485              		.cfi_def_cfa_register 13
 2486              		@ sp needed
 2487 000e 5DF8047B 		ldr	r7, [sp], #4
 2488              	.LCFI128:
 2489              		.cfi_restore 7
 2490              		.cfi_def_cfa_offset 0
 2491 0012 7047     		bx	lr
 2492              	.L164:
 2493              		.align	2
 2494              	.L163:
 2495 0014 00020040 		.word	1073742336
 2496              		.cfi_endproc
 2497              	.LFE220:
 2499              		.section	.text.CLK_EnableSPDWKPin,"ax",%progbits
 2500              		.align	1
 2501              		.global	CLK_EnableSPDWKPin
 2502              		.syntax unified
 2503              		.thumb
 2504              		.thumb_func
 2506              	CLK_EnableSPDWKPin:
ARM GAS  /tmp/ccgBDzz0.s 			page 65


 2507              	.LFB221:
1159:Drivers/Library/StdDriver/src/clk.c **** 
1160:Drivers/Library/StdDriver/src/clk.c **** /**
1161:Drivers/Library/StdDriver/src/clk.c ****  * @brief       Set specified GPIO as wake up source at Stand-by Power down mode
1162:Drivers/Library/StdDriver/src/clk.c ****  *
1163:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32Port GPIO port. It could be 0~3.
1164:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32Pin  The pin of specified GPIO port. It could be 0 ~ 15.
1165:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32TriggerType
1166:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_RISING
1167:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_FALLING
1168:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32DebounceEn
1169:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_DEBOUNCEEN
1170:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_DEBOUNCEDIS
1171:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1172:Drivers/Library/StdDriver/src/clk.c ****  *
1173:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function is used to set specified GPIO as wake up source
1174:Drivers/Library/StdDriver/src/clk.c ****  *              at Stand-by Power down mode.
1175:Drivers/Library/StdDriver/src/clk.c ****  */
1176:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableSPDWKPin(uint32_t u32Port, uint32_t u32Pin, uint32_t u32TriggerType, uint32_t u32Deb
1177:Drivers/Library/StdDriver/src/clk.c **** {
 2508              		.loc 1 1177 1
 2509              		.cfi_startproc
 2510              		@ args = 0, pretend = 0, frame = 24
 2511              		@ frame_needed = 1, uses_anonymous_args = 0
 2512              		@ link register save eliminated.
 2513 0000 80B4     		push	{r7}
 2514              	.LCFI129:
 2515              		.cfi_def_cfa_offset 4
 2516              		.cfi_offset 7, -4
 2517 0002 87B0     		sub	sp, sp, #28
 2518              	.LCFI130:
 2519              		.cfi_def_cfa_offset 32
 2520 0004 00AF     		add	r7, sp, #0
 2521              	.LCFI131:
 2522              		.cfi_def_cfa_register 7
 2523 0006 F860     		str	r0, [r7, #12]
 2524 0008 B960     		str	r1, [r7, #8]
 2525 000a 7A60     		str	r2, [r7, #4]
 2526 000c 3B60     		str	r3, [r7]
1178:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpAddr = 0UL;
 2527              		.loc 1 1178 14
 2528 000e 0023     		movs	r3, #0
 2529 0010 7B61     		str	r3, [r7, #20]
1179:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL;
 2530              		.loc 1 1179 14
 2531 0012 0023     		movs	r3, #0
 2532 0014 3B61     		str	r3, [r7, #16]
1180:Drivers/Library/StdDriver/src/clk.c **** 
1181:Drivers/Library/StdDriver/src/clk.c ****     /* GPx Stand-by Power-down Wake-up Pin Select */
1182:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->PASWKCTL;
 2533              		.loc 1 1182 16
 2534 0016 114B     		ldr	r3, .L166
 2535 0018 7B61     		str	r3, [r7, #20]
1183:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += (0x4UL * u32Port);
 2536              		.loc 1 1183 26
 2537 001a FB68     		ldr	r3, [r7, #12]
 2538 001c 9B00     		lsls	r3, r3, #2
ARM GAS  /tmp/ccgBDzz0.s 			page 66


 2539              		.loc 1 1183 16
 2540 001e 7A69     		ldr	r2, [r7, #20]
 2541 0020 1344     		add	r3, r3, r2
 2542 0022 7B61     		str	r3, [r7, #20]
1184:Drivers/Library/StdDriver/src/clk.c **** 
1185:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = inpw((uint32_t *)u32tmpAddr);
 2543              		.loc 1 1185 17
 2544 0024 7B69     		ldr	r3, [r7, #20]
 2545              		.loc 1 1185 15
 2546 0026 1B68     		ldr	r3, [r3]
 2547 0028 3B61     		str	r3, [r7, #16]
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2548              		.loc 1 1186 28
 2549 002a 3B69     		ldr	r3, [r7, #16]
 2550 002c 23F4FB73 		bic	r3, r3, #502
 2551 0030 23F00103 		bic	r3, r3, #1
1187:Drivers/Library/StdDriver/src/clk.c ****                 (u32Pin << CLK_PASWKCTL_WKPSEL_Pos) | u32TriggerType | u32DebounceEn | CLK_SPDWKPIN
 2552              		.loc 1 1187 25
 2553 0034 BA68     		ldr	r2, [r7, #8]
 2554 0036 1201     		lsls	r2, r2, #4
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2555              		.loc 1 1186 158
 2556 0038 1A43     		orrs	r2, r2, r3
 2557              		.loc 1 1187 53
 2558 003a 7B68     		ldr	r3, [r7, #4]
 2559 003c 1A43     		orrs	r2, r2, r3
 2560              		.loc 1 1187 70
 2561 003e 3B68     		ldr	r3, [r7]
 2562 0040 1343     		orrs	r3, r3, r2
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2563              		.loc 1 1186 15
 2564 0042 43F00103 		orr	r3, r3, #1
 2565 0046 3B61     		str	r3, [r7, #16]
1188:Drivers/Library/StdDriver/src/clk.c ****     outpw((uint32_t *)u32tmpAddr, u32tmpVal);
 2566              		.loc 1 1188 5
 2567 0048 7B69     		ldr	r3, [r7, #20]
 2568 004a 3A69     		ldr	r2, [r7, #16]
 2569 004c 1A60     		str	r2, [r3]
1189:Drivers/Library/StdDriver/src/clk.c **** }
 2570              		.loc 1 1189 1
 2571 004e 00BF     		nop
 2572 0050 1C37     		adds	r7, r7, #28
 2573              	.LCFI132:
 2574              		.cfi_def_cfa_offset 4
 2575 0052 BD46     		mov	sp, r7
 2576              	.LCFI133:
 2577              		.cfi_def_cfa_register 13
 2578              		@ sp needed
 2579 0054 5DF8047B 		ldr	r7, [sp], #4
 2580              	.LCFI134:
 2581              		.cfi_restore 7
 2582              		.cfi_def_cfa_offset 0
 2583 0058 7047     		bx	lr
 2584              	.L167:
 2585 005a 00BF     		.align	2
 2586              	.L166:
 2587 005c A0020040 		.word	1073742496
ARM GAS  /tmp/ccgBDzz0.s 			page 67


 2588              		.cfi_endproc
 2589              	.LFE221:
 2591              		.section	.text.CLK_GetPLLClockFreq,"ax",%progbits
 2592              		.align	1
 2593              		.global	CLK_GetPLLClockFreq
 2594              		.syntax unified
 2595              		.thumb
 2596              		.thumb_func
 2598              	CLK_GetPLLClockFreq:
 2599              	.LFB222:
1190:Drivers/Library/StdDriver/src/clk.c **** 
1191:Drivers/Library/StdDriver/src/clk.c **** /**
1192:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PLL clock frequency
1193:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
1194:Drivers/Library/StdDriver/src/clk.c ****   * @return     PLL frequency
1195:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PLL frequency. The frequency unit is Hz.
1196:Drivers/Library/StdDriver/src/clk.c ****   */
1197:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPLLClockFreq(void)
1198:Drivers/Library/StdDriver/src/clk.c **** {
 2600              		.loc 1 1198 1
 2601              		.cfi_startproc
 2602              		@ args = 0, pretend = 0, frame = 32
 2603              		@ frame_needed = 1, uses_anonymous_args = 0
 2604              		@ link register save eliminated.
 2605 0000 80B4     		push	{r7}
 2606              	.LCFI135:
 2607              		.cfi_def_cfa_offset 4
 2608              		.cfi_offset 7, -4
 2609 0002 89B0     		sub	sp, sp, #36
 2610              	.LCFI136:
 2611              		.cfi_def_cfa_offset 40
 2612 0004 00AF     		add	r7, sp, #0
 2613              	.LCFI137:
 2614              		.cfi_def_cfa_register 7
1199:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32PllFreq = 0UL, u32PllReg;
 2615              		.loc 1 1199 14
 2616 0006 0023     		movs	r3, #0
 2617 0008 FB61     		str	r3, [r7, #28]
1200:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32FIN, u32NF, u32NR, u32NO;
1201:Drivers/Library/StdDriver/src/clk.c ****     uint8_t au8NoTbl[4] = {1U, 2U, 2U, 4U};
 2618              		.loc 1 1201 13
 2619 000a 284B     		ldr	r3, .L177
 2620 000c 7B60     		str	r3, [r7, #4]
1202:Drivers/Library/StdDriver/src/clk.c **** 
1203:Drivers/Library/StdDriver/src/clk.c ****     u32PllReg = CLK->PLLCTL;
 2621              		.loc 1 1203 20
 2622 000e 284B     		ldr	r3, .L177+4
 2623              		.loc 1 1203 15
 2624 0010 1B6C     		ldr	r3, [r3, #64]
 2625 0012 7B61     		str	r3, [r7, #20]
1204:Drivers/Library/StdDriver/src/clk.c **** 
1205:Drivers/Library/StdDriver/src/clk.c ****     if(u32PllReg & (CLK_PLLCTL_PD_Msk | CLK_PLLCTL_OE_Msk))
 2626              		.loc 1 1205 18
 2627 0014 7B69     		ldr	r3, [r7, #20]
 2628 0016 03F4A023 		and	r3, r3, #327680
 2629              		.loc 1 1205 7
 2630 001a 002B     		cmp	r3, #0
ARM GAS  /tmp/ccgBDzz0.s 			page 68


 2631 001c 02D0     		beq	.L169
1206:Drivers/Library/StdDriver/src/clk.c ****     {
1207:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = 0UL;           /* PLL is in power down mode or fix low */
 2632              		.loc 1 1207 20
 2633 001e 0023     		movs	r3, #0
 2634 0020 FB61     		str	r3, [r7, #28]
 2635 0022 3CE0     		b	.L170
 2636              	.L169:
1208:Drivers/Library/StdDriver/src/clk.c ****     }
1209:Drivers/Library/StdDriver/src/clk.c ****     else if((u32PllReg & CLK_PLLCTL_BP_Msk) == CLK_PLLCTL_BP_Msk)
 2637              		.loc 1 1209 24
 2638 0024 7B69     		ldr	r3, [r7, #20]
 2639 0026 03F40033 		and	r3, r3, #131072
 2640              		.loc 1 1209 12
 2641 002a 002B     		cmp	r3, #0
 2642 002c 0CD0     		beq	.L171
1210:Drivers/Library/StdDriver/src/clk.c ****     {
1211:Drivers/Library/StdDriver/src/clk.c ****         if((u32PllReg & CLK_PLLCTL_PLLSRC_HIRC) == CLK_PLLCTL_PLLSRC_HIRC)
 2643              		.loc 1 1211 23
 2644 002e 7B69     		ldr	r3, [r7, #20]
 2645 0030 03F40023 		and	r3, r3, #524288
 2646              		.loc 1 1211 11
 2647 0034 002B     		cmp	r3, #0
 2648 0036 02D0     		beq	.L172
1212:Drivers/Library/StdDriver/src/clk.c ****         {
1213:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HIRC;    /* PLL source clock from HIRC */
 2649              		.loc 1 1213 20
 2650 0038 1E4B     		ldr	r3, .L177+8
 2651 003a BB61     		str	r3, [r7, #24]
 2652 003c 01E0     		b	.L173
 2653              	.L172:
1214:Drivers/Library/StdDriver/src/clk.c ****         }
1215:Drivers/Library/StdDriver/src/clk.c ****         else
1216:Drivers/Library/StdDriver/src/clk.c ****         {
1217:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HXT;     /* PLL source clock from HXT */
 2654              		.loc 1 1217 20
 2655 003e 1D4B     		ldr	r3, .L177+8
 2656 0040 BB61     		str	r3, [r7, #24]
 2657              	.L173:
1218:Drivers/Library/StdDriver/src/clk.c ****         }
1219:Drivers/Library/StdDriver/src/clk.c **** 
1220:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = u32FIN;
 2658              		.loc 1 1220 20
 2659 0042 BB69     		ldr	r3, [r7, #24]
 2660 0044 FB61     		str	r3, [r7, #28]
 2661 0046 2AE0     		b	.L170
 2662              	.L171:
1221:Drivers/Library/StdDriver/src/clk.c ****     }
1222:Drivers/Library/StdDriver/src/clk.c ****     else
1223:Drivers/Library/StdDriver/src/clk.c ****     {
1224:Drivers/Library/StdDriver/src/clk.c ****         if((u32PllReg & CLK_PLLCTL_PLLSRC_HIRC) == CLK_PLLCTL_PLLSRC_HIRC)
 2663              		.loc 1 1224 23
 2664 0048 7B69     		ldr	r3, [r7, #20]
 2665 004a 03F40023 		and	r3, r3, #524288
 2666              		.loc 1 1224 11
 2667 004e 002B     		cmp	r3, #0
 2668 0050 02D0     		beq	.L174
ARM GAS  /tmp/ccgBDzz0.s 			page 69


1225:Drivers/Library/StdDriver/src/clk.c ****         {
1226:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HIRC;    /* PLL source clock from HIRC */
 2669              		.loc 1 1226 20
 2670 0052 184B     		ldr	r3, .L177+8
 2671 0054 BB61     		str	r3, [r7, #24]
 2672 0056 01E0     		b	.L175
 2673              	.L174:
1227:Drivers/Library/StdDriver/src/clk.c ****         }
1228:Drivers/Library/StdDriver/src/clk.c ****         else
1229:Drivers/Library/StdDriver/src/clk.c ****         {
1230:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HXT;     /* PLL source clock from HXT */
 2674              		.loc 1 1230 20
 2675 0058 164B     		ldr	r3, .L177+8
 2676 005a BB61     		str	r3, [r7, #24]
 2677              	.L175:
1231:Drivers/Library/StdDriver/src/clk.c ****         }
1232:Drivers/Library/StdDriver/src/clk.c ****         /* PLL is output enabled in normal work mode */
1233:Drivers/Library/StdDriver/src/clk.c ****         u32NO = au8NoTbl[((u32PllReg & CLK_PLLCTL_OUTDIV_Msk) >> CLK_PLLCTL_OUTDIV_Pos)];
 2678              		.loc 1 1233 63
 2679 005c 7B69     		ldr	r3, [r7, #20]
 2680 005e 9B0B     		lsrs	r3, r3, #14
 2681 0060 03F00303 		and	r3, r3, #3
 2682              		.loc 1 1233 25
 2683 0064 2033     		adds	r3, r3, #32
 2684 0066 3B44     		add	r3, r3, r7
 2685 0068 13F81C3C 		ldrb	r3, [r3, #-28]	@ zero_extendqisi2
 2686              		.loc 1 1233 15
 2687 006c 3B61     		str	r3, [r7, #16]
1234:Drivers/Library/StdDriver/src/clk.c ****         u32NF = ((u32PllReg & CLK_PLLCTL_FBDIV_Msk) >> CLK_PLLCTL_FBDIV_Pos) + 2UL;
 2688              		.loc 1 1234 53
 2689 006e 7B69     		ldr	r3, [r7, #20]
 2690 0070 C3F30803 		ubfx	r3, r3, #0, #9
 2691              		.loc 1 1234 15
 2692 0074 0233     		adds	r3, r3, #2
 2693 0076 FB60     		str	r3, [r7, #12]
1235:Drivers/Library/StdDriver/src/clk.c ****         u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL;
 2694              		.loc 1 1235 53
 2695 0078 7B69     		ldr	r3, [r7, #20]
 2696 007a 5B0A     		lsrs	r3, r3, #9
 2697 007c 03F01F03 		and	r3, r3, #31
 2698              		.loc 1 1235 15
 2699 0080 0133     		adds	r3, r3, #1
 2700 0082 BB60     		str	r3, [r7, #8]
1236:Drivers/Library/StdDriver/src/clk.c **** 
1237:Drivers/Library/StdDriver/src/clk.c ****         /* u32FIN is shifted 2 bits to avoid overflow */
1238:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = (((u32FIN >> 2) * u32NF) / (u32NR * u32NO) << 2) * 2UL;
 2701              		.loc 1 1238 32
 2702 0084 BB69     		ldr	r3, [r7, #24]
 2703 0086 9B08     		lsrs	r3, r3, #2
 2704              		.loc 1 1238 38
 2705 0088 FA68     		ldr	r2, [r7, #12]
 2706 008a 03FB02F2 		mul	r2, r3, r2
 2707              		.loc 1 1238 56
 2708 008e BB68     		ldr	r3, [r7, #8]
 2709 0090 3969     		ldr	r1, [r7, #16]
 2710 0092 01FB03F3 		mul	r3, r1, r3
 2711              		.loc 1 1238 47
ARM GAS  /tmp/ccgBDzz0.s 			page 70


 2712 0096 B2FBF3F3 		udiv	r3, r2, r3
 2713              		.loc 1 1238 20
 2714 009a DB00     		lsls	r3, r3, #3
 2715 009c FB61     		str	r3, [r7, #28]
 2716              	.L170:
1239:Drivers/Library/StdDriver/src/clk.c ****     }
1240:Drivers/Library/StdDriver/src/clk.c **** 
1241:Drivers/Library/StdDriver/src/clk.c ****     return u32PllFreq;
 2717              		.loc 1 1241 12
 2718 009e FB69     		ldr	r3, [r7, #28]
1242:Drivers/Library/StdDriver/src/clk.c **** }
 2719              		.loc 1 1242 1
 2720 00a0 1846     		mov	r0, r3
 2721 00a2 2437     		adds	r7, r7, #36
 2722              	.LCFI138:
 2723              		.cfi_def_cfa_offset 4
 2724 00a4 BD46     		mov	sp, r7
 2725              	.LCFI139:
 2726              		.cfi_def_cfa_register 13
 2727              		@ sp needed
 2728 00a6 5DF8047B 		ldr	r7, [sp], #4
 2729              	.LCFI140:
 2730              		.cfi_restore 7
 2731              		.cfi_def_cfa_offset 0
 2732 00aa 7047     		bx	lr
 2733              	.L178:
 2734              		.align	2
 2735              	.L177:
 2736 00ac 01020204 		.word	67240449
 2737 00b0 00020040 		.word	1073742336
 2738 00b4 001BB700 		.word	12000000
 2739              		.cfi_endproc
 2740              	.LFE222:
 2742              		.section	.rodata
 2743              		.align	2
 2744              	.LC0:
 2745 0000 00000000 		.word	0
 2746 0004 04000000 		.word	4
 2747 0008 08000000 		.word	8
 2748 000c 0C000000 		.word	12
 2749              		.section	.text.CLK_GetModuleClockSource,"ax",%progbits
 2750              		.align	1
 2751              		.global	CLK_GetModuleClockSource
 2752              		.syntax unified
 2753              		.thumb
 2754              		.thumb_func
 2756              	CLK_GetModuleClockSource:
 2757              	.LFB223:
1243:Drivers/Library/StdDriver/src/clk.c **** 
1244:Drivers/Library/StdDriver/src/clk.c **** /**
1245:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get selected module clock source
1246:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
1247:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
1248:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
1249:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
1250:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
1251:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
ARM GAS  /tmp/ccgBDzz0.s 			page 71


1252:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
1253:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
1254:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
1255:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
1256:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
1257:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
1258:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
1259:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
1260:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
1261:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
1262:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
1263:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
1264:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
1265:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
1266:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
1267:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
1268:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
1269:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
1270:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
1271:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
1272:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
1273:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
1274:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
1275:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
1276:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
1277:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
1278:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
1279:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
1280:Drivers/Library/StdDriver/src/clk.c ****   * @return     Selected module clock source setting
1281:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get selected module clock source.
1282:Drivers/Library/StdDriver/src/clk.c ****   */
1283:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetModuleClockSource(uint32_t u32ModuleIdx)
1284:Drivers/Library/StdDriver/src/clk.c **** {
 2758              		.loc 1 1284 1
 2759              		.cfi_startproc
 2760              		@ args = 0, pretend = 0, frame = 32
 2761              		@ frame_needed = 1, uses_anonymous_args = 0
 2762              		@ link register save eliminated.
 2763 0000 90B4     		push	{r4, r7}
 2764              	.LCFI141:
 2765              		.cfi_def_cfa_offset 8
 2766              		.cfi_offset 4, -8
 2767              		.cfi_offset 7, -4
 2768 0002 88B0     		sub	sp, sp, #32
 2769              	.LCFI142:
 2770              		.cfi_def_cfa_offset 40
 2771 0004 00AF     		add	r7, sp, #0
 2772              	.LCFI143:
 2773              		.cfi_def_cfa_register 7
 2774 0006 7860     		str	r0, [r7, #4]
1285:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32sel = 0;
 2775              		.loc 1 1285 14
 2776 0008 0023     		movs	r3, #0
 2777 000a FB61     		str	r3, [r7, #28]
1286:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32SelTbl[4] = {0x0, 0x4, 0x8, 0xC};
 2778              		.loc 1 1286 14
 2779 000c 2D4B     		ldr	r3, .L187
ARM GAS  /tmp/ccgBDzz0.s 			page 72


 2780 000e 07F10C04 		add	r4, r7, #12
 2781 0012 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2782 0014 84E80F00 		stm	r4, {r0, r1, r2, r3}
1287:Drivers/Library/StdDriver/src/clk.c **** 
1288:Drivers/Library/StdDriver/src/clk.c ****     /* Get clock source selection setting */
1289:Drivers/Library/StdDriver/src/clk.c ****     if(u32ModuleIdx == EPWM0_MODULE)
 2783              		.loc 1 1289 7
 2784 0018 7B68     		ldr	r3, [r7, #4]
 2785 001a 2B4A     		ldr	r2, .L187+4
 2786 001c 9342     		cmp	r3, r2
 2787 001e 04D1     		bne	.L180
1290:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk) >> CLK_CLKSEL2_EPWM0SEL_Pos);
 2788              		.loc 1 1290 21
 2789 0020 2A4B     		ldr	r3, .L187+8
 2790 0022 9B69     		ldr	r3, [r3, #24]
 2791              		.loc 1 1290 59
 2792 0024 03F00103 		and	r3, r3, #1
 2793 0028 46E0     		b	.L186
 2794              	.L180:
1291:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == EPWM1_MODULE)
 2795              		.loc 1 1291 12
 2796 002a 7B68     		ldr	r3, [r7, #4]
 2797 002c 284A     		ldr	r2, .L187+12
 2798 002e 9342     		cmp	r3, r2
 2799 0030 05D1     		bne	.L182
1292:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk) >> CLK_CLKSEL2_EPWM1SEL_Pos);
 2800              		.loc 1 1292 21
 2801 0032 264B     		ldr	r3, .L187+8
 2802 0034 9B69     		ldr	r3, [r3, #24]
 2803              		.loc 1 1292 59
 2804 0036 5B08     		lsrs	r3, r3, #1
 2805 0038 03F00103 		and	r3, r3, #1
 2806 003c 3CE0     		b	.L186
 2807              	.L182:
1293:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == BPWM0_MODULE)
 2808              		.loc 1 1293 12
 2809 003e 7B68     		ldr	r3, [r7, #4]
 2810 0040 244A     		ldr	r2, .L187+16
 2811 0042 9342     		cmp	r3, r2
 2812 0044 05D1     		bne	.L183
1294:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_BPWM0SEL_Msk) >> CLK_CLKSEL2_BPWM0SEL_Pos);
 2813              		.loc 1 1294 21
 2814 0046 214B     		ldr	r3, .L187+8
 2815 0048 9B69     		ldr	r3, [r3, #24]
 2816              		.loc 1 1294 59
 2817 004a 1B0A     		lsrs	r3, r3, #8
 2818 004c 03F00103 		and	r3, r3, #1
 2819 0050 32E0     		b	.L186
 2820              	.L183:
1295:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == BPWM1_MODULE)
 2821              		.loc 1 1295 12
 2822 0052 7B68     		ldr	r3, [r7, #4]
 2823 0054 204A     		ldr	r2, .L187+20
 2824 0056 9342     		cmp	r3, r2
 2825 0058 05D1     		bne	.L184
1296:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_BPWM1SEL_Msk) >> CLK_CLKSEL2_BPWM1SEL_Pos);
 2826              		.loc 1 1296 21
ARM GAS  /tmp/ccgBDzz0.s 			page 73


 2827 005a 1C4B     		ldr	r3, .L187+8
 2828 005c 9B69     		ldr	r3, [r3, #24]
 2829              		.loc 1 1296 59
 2830 005e 5B0A     		lsrs	r3, r3, #9
 2831 0060 03F00103 		and	r3, r3, #1
 2832 0064 28E0     		b	.L186
 2833              	.L184:
1297:Drivers/Library/StdDriver/src/clk.c ****     else if(MODULE_CLKSEL_Msk(u32ModuleIdx) != MODULE_NoMsk)
 2834              		.loc 1 1297 13
 2835 0066 7B68     		ldr	r3, [r7, #4]
 2836 0068 5B0E     		lsrs	r3, r3, #25
 2837 006a 03F00703 		and	r3, r3, #7
 2838              		.loc 1 1297 12
 2839 006e 002B     		cmp	r3, #0
 2840 0070 21D0     		beq	.L185
1298:Drivers/Library/StdDriver/src/clk.c ****     {
1299:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock select control register address */
1300:Drivers/Library/StdDriver/src/clk.c ****         u32sel = (uint32_t)&CLK->CLKSEL0 + (u32SelTbl[MODULE_CLKSEL(u32ModuleIdx)]);
 2841              		.loc 1 1300 55
 2842 0072 7B68     		ldr	r3, [r7, #4]
 2843 0074 1B0F     		lsrs	r3, r3, #28
 2844 0076 03F00303 		and	r3, r3, #3
 2845              		.loc 1 1300 54
 2846 007a 9B00     		lsls	r3, r3, #2
 2847 007c 2033     		adds	r3, r3, #32
 2848 007e 3B44     		add	r3, r3, r7
 2849 0080 53F8143C 		ldr	r3, [r3, #-20]
 2850              		.loc 1 1300 16
 2851 0084 03F18043 		add	r3, r3, #1073741824
 2852 0088 03F50473 		add	r3, r3, #528
 2853 008c FB61     		str	r3, [r7, #28]
1301:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock source selection setting */
1302:Drivers/Library/StdDriver/src/clk.c ****         return ((M32(u32sel) & (MODULE_CLKSEL_Msk(u32ModuleIdx) << MODULE_CLKSEL_Pos(u32ModuleIdx))
 2854              		.loc 1 1302 18
 2855 008e FB69     		ldr	r3, [r7, #28]
 2856 0090 1A68     		ldr	r2, [r3]
 2857              		.loc 1 1302 33
 2858 0092 7B68     		ldr	r3, [r7, #4]
 2859 0094 5B0E     		lsrs	r3, r3, #25
 2860 0096 03F00701 		and	r1, r3, #7
 2861              		.loc 1 1302 68
 2862 009a 7B68     		ldr	r3, [r7, #4]
 2863 009c 1B0D     		lsrs	r3, r3, #20
 2864 009e 03F01F03 		and	r3, r3, #31
 2865              		.loc 1 1302 65
 2866 00a2 01FA03F3 		lsl	r3, r1, r3
 2867              		.loc 1 1302 30
 2868 00a6 1A40     		ands	r2, r2, r3
 2869              		.loc 1 1302 105
 2870 00a8 7B68     		ldr	r3, [r7, #4]
 2871 00aa 1B0D     		lsrs	r3, r3, #20
 2872 00ac 03F01F03 		and	r3, r3, #31
 2873              		.loc 1 1302 102
 2874 00b0 22FA03F3 		lsr	r3, r2, r3
 2875 00b4 00E0     		b	.L186
 2876              	.L185:
1303:Drivers/Library/StdDriver/src/clk.c ****     }
ARM GAS  /tmp/ccgBDzz0.s 			page 74


1304:Drivers/Library/StdDriver/src/clk.c ****     else
1305:Drivers/Library/StdDriver/src/clk.c ****         return 0;
 2877              		.loc 1 1305 16
 2878 00b6 0023     		movs	r3, #0
 2879              	.L186:
1306:Drivers/Library/StdDriver/src/clk.c **** }
 2880              		.loc 1 1306 1 discriminator 1
 2881 00b8 1846     		mov	r0, r3
 2882 00ba 2037     		adds	r7, r7, #32
 2883              	.LCFI144:
 2884              		.cfi_def_cfa_offset 8
 2885 00bc BD46     		mov	sp, r7
 2886              	.LCFI145:
 2887              		.cfi_def_cfa_register 13
 2888              		@ sp needed
 2889 00be 90BC     		pop	{r4, r7}
 2890              	.LCFI146:
 2891              		.cfi_restore 7
 2892              		.cfi_restore 4
 2893              		.cfi_def_cfa_offset 0
 2894 00c0 7047     		bx	lr
 2895              	.L188:
 2896 00c2 00BF     		.align	2
 2897              	.L187:
 2898 00c4 00000000 		.word	.LC0
 2899 00c8 100000A2 		.word	-1577058288
 2900 00cc 00020040 		.word	1073742336
 2901 00d0 110010A2 		.word	-1576009711
 2902 00d4 120080A2 		.word	-1568669678
 2903 00d8 130090A2 		.word	-1567621101
 2904              		.cfi_endproc
 2905              	.LFE223:
 2907              		.section	.rodata
 2908              		.align	2
 2909              	.LC1:
 2910 0010 00000000 		.word	0
 2911 0014 04000000 		.word	4
 2912 0018 0C000000 		.word	12
 2913 001c 10000000 		.word	16
 2914              		.section	.text.CLK_GetModuleClockDivider,"ax",%progbits
 2915              		.align	1
 2916              		.global	CLK_GetModuleClockDivider
 2917              		.syntax unified
 2918              		.thumb
 2919              		.thumb_func
 2921              	CLK_GetModuleClockDivider:
 2922              	.LFB224:
1307:Drivers/Library/StdDriver/src/clk.c **** 
1308:Drivers/Library/StdDriver/src/clk.c **** /**
1309:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get selected module clock divider number
1310:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
1311:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
1312:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
1313:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
1314:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
1315:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
1316:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
ARM GAS  /tmp/ccgBDzz0.s 			page 75


1317:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
1318:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
1319:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
1320:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
1321:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
1322:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
1323:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
1324:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
1325:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
1326:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
1327:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
1328:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
1329:Drivers/Library/StdDriver/src/clk.c ****   * @return     Selected module clock divider number setting
1330:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get selected module clock divider number.
1331:Drivers/Library/StdDriver/src/clk.c ****   */
1332:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetModuleClockDivider(uint32_t u32ModuleIdx)
1333:Drivers/Library/StdDriver/src/clk.c **** {
 2923              		.loc 1 1333 1
 2924              		.cfi_startproc
 2925              		@ args = 0, pretend = 0, frame = 32
 2926              		@ frame_needed = 1, uses_anonymous_args = 0
 2927              		@ link register save eliminated.
 2928 0000 90B4     		push	{r4, r7}
 2929              	.LCFI147:
 2930              		.cfi_def_cfa_offset 8
 2931              		.cfi_offset 4, -8
 2932              		.cfi_offset 7, -4
 2933 0002 88B0     		sub	sp, sp, #32
 2934              	.LCFI148:
 2935              		.cfi_def_cfa_offset 40
 2936 0004 00AF     		add	r7, sp, #0
 2937              	.LCFI149:
 2938              		.cfi_def_cfa_register 7
 2939 0006 7860     		str	r0, [r7, #4]
1334:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32div = 0;
 2940              		.loc 1 1334 14
 2941 0008 0023     		movs	r3, #0
 2942 000a FB61     		str	r3, [r7, #28]
1335:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32DivTbl[4] = {0x0, 0x4, 0xc, 0x10};
 2943              		.loc 1 1335 14
 2944 000c 234B     		ldr	r3, .L195
 2945 000e 07F10C04 		add	r4, r7, #12
 2946 0012 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2947 0014 84E80F00 		stm	r4, {r0, r1, r2, r3}
1336:Drivers/Library/StdDriver/src/clk.c **** 
1337:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKDIV_Msk(u32ModuleIdx) != MODULE_NoMsk)
 2948              		.loc 1 1337 8
 2949 0018 7B68     		ldr	r3, [r7, #4]
 2950 001a 9B0A     		lsrs	r3, r3, #10
 2951 001c DBB2     		uxtb	r3, r3
 2952              		.loc 1 1337 7
 2953 001e 002B     		cmp	r3, #0
 2954 0020 36D0     		beq	.L190
1338:Drivers/Library/StdDriver/src/clk.c ****     {
1339:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider control register address */
1340:Drivers/Library/StdDriver/src/clk.c ****         u32div = (uint32_t)&CLK->CLKDIV0 + (u32DivTbl[MODULE_CLKDIV(u32ModuleIdx)]);
 2955              		.loc 1 1340 55
ARM GAS  /tmp/ccgBDzz0.s 			page 76


 2956 0022 7B68     		ldr	r3, [r7, #4]
 2957 0024 9B0C     		lsrs	r3, r3, #18
 2958 0026 03F00303 		and	r3, r3, #3
 2959              		.loc 1 1340 54
 2960 002a 9B00     		lsls	r3, r3, #2
 2961 002c 2033     		adds	r3, r3, #32
 2962 002e 3B44     		add	r3, r3, r7
 2963 0030 53F8143C 		ldr	r3, [r3, #-20]
 2964              		.loc 1 1340 16
 2965 0034 03F18043 		add	r3, r3, #1073741824
 2966 0038 03F50873 		add	r3, r3, #544
 2967 003c FB61     		str	r3, [r7, #28]
1341:Drivers/Library/StdDriver/src/clk.c ****         if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2968              		.loc 1 1341 17
 2969 003e 4FF08043 		mov	r3, #1073741824
 2970 0042 D3F8F431 		ldr	r3, [r3, #500]
 2971              		.loc 1 1341 27
 2972 0046 DBB2     		uxtb	r3, r3
 2973              		.loc 1 1341 12
 2974 0048 012B     		cmp	r3, #1
 2975 004a 0ED1     		bne	.L191
1342:Drivers/Library/StdDriver/src/clk.c ****         {
1343:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 31U) //EADC1
 2976              		.loc 1 1343 16
 2977 004c 7B68     		ldr	r3, [r7, #4]
 2978 004e 03F01F03 		and	r3, r3, #31
 2979              		.loc 1 1343 15
 2980 0052 1F2B     		cmp	r3, #31
 2981 0054 02D1     		bne	.L192
1344:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 2982              		.loc 1 1344 24
 2983 0056 124B     		ldr	r3, .L195+4
 2984 0058 FB61     		str	r3, [r7, #28]
 2985 005a 06E0     		b	.L191
 2986              	.L192:
1345:Drivers/Library/StdDriver/src/clk.c ****             else if(MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 29U) //I2S0
 2987              		.loc 1 1345 21
 2988 005c 7B68     		ldr	r3, [r7, #4]
 2989 005e 03F01F03 		and	r3, r3, #31
 2990              		.loc 1 1345 20
 2991 0062 1D2B     		cmp	r3, #29
 2992 0064 01D1     		bne	.L191
1346:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 2993              		.loc 1 1346 24
 2994 0066 0E4B     		ldr	r3, .L195+4
 2995 0068 FB61     		str	r3, [r7, #28]
 2996              	.L191:
1347:Drivers/Library/StdDriver/src/clk.c ****         }
1348:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider number setting */
1349:Drivers/Library/StdDriver/src/clk.c ****         return ((M32(u32div) & (MODULE_CLKDIV_Msk(u32ModuleIdx) << MODULE_CLKDIV_Pos(u32ModuleIdx))
 2997              		.loc 1 1349 18
 2998 006a FB69     		ldr	r3, [r7, #28]
 2999 006c 1A68     		ldr	r2, [r3]
 3000              		.loc 1 1349 33
 3001 006e 7B68     		ldr	r3, [r7, #4]
 3002 0070 9B0A     		lsrs	r3, r3, #10
 3003 0072 D9B2     		uxtb	r1, r3
ARM GAS  /tmp/ccgBDzz0.s 			page 77


 3004              		.loc 1 1349 68
 3005 0074 7B68     		ldr	r3, [r7, #4]
 3006 0076 5B09     		lsrs	r3, r3, #5
 3007 0078 03F01F03 		and	r3, r3, #31
 3008              		.loc 1 1349 65
 3009 007c 01FA03F3 		lsl	r3, r1, r3
 3010              		.loc 1 1349 30
 3011 0080 1A40     		ands	r2, r2, r3
 3012              		.loc 1 1349 105
 3013 0082 7B68     		ldr	r3, [r7, #4]
 3014 0084 5B09     		lsrs	r3, r3, #5
 3015 0086 03F01F03 		and	r3, r3, #31
 3016              		.loc 1 1349 102
 3017 008a 22FA03F3 		lsr	r3, r2, r3
 3018 008e 00E0     		b	.L194
 3019              	.L190:
1350:Drivers/Library/StdDriver/src/clk.c ****     }
1351:Drivers/Library/StdDriver/src/clk.c ****     else
1352:Drivers/Library/StdDriver/src/clk.c ****         return 0;
 3020              		.loc 1 1352 16
 3021 0090 0023     		movs	r3, #0
 3022              	.L194:
1353:Drivers/Library/StdDriver/src/clk.c **** }
 3023              		.loc 1 1353 1 discriminator 1
 3024 0092 1846     		mov	r0, r3
 3025 0094 2037     		adds	r7, r7, #32
 3026              	.LCFI150:
 3027              		.cfi_def_cfa_offset 8
 3028 0096 BD46     		mov	sp, r7
 3029              	.LCFI151:
 3030              		.cfi_def_cfa_register 13
 3031              		@ sp needed
 3032 0098 90BC     		pop	{r4, r7}
 3033              	.LCFI152:
 3034              		.cfi_restore 7
 3035              		.cfi_restore 4
 3036              		.cfi_def_cfa_offset 0
 3037 009a 7047     		bx	lr
 3038              	.L196:
 3039              		.align	2
 3040              	.L195:
 3041 009c 10000000 		.word	.LC1
 3042 00a0 28020040 		.word	1073742376
 3043              		.cfi_endproc
 3044              	.LFE224:
 3046              		.text
 3047              	.Letext0:
 3048              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 3049              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 3050              		.file 4 "Drivers/CMSIS/core_cm4.h"
 3051              		.file 5 "Drivers/Library/Device/Nuvoton_M480/Include/sys_reg.h"
 3052              		.file 6 "Drivers/Library/Device/Nuvoton_M480/Include/clk_reg.h"
 3053              		.file 7 "Drivers/Library/Device/Nuvoton_M480/Include/M480.h"
 3054              		.file 8 "Drivers/Library/Device/Nuvoton_M480/Include/system_M480.h"
 3055              		.file 9 "Drivers/Library/StdDriver/inc/clk.h"
ARM GAS  /tmp/ccgBDzz0.s 			page 78


DEFINED SYMBOLS
                            *ABS*:0000000000000000 clk.c
     /tmp/ccgBDzz0.s:24     .bss.g_CLK_i32ErrCode:0000000000000000 g_CLK_i32ErrCode
     /tmp/ccgBDzz0.s:21     .bss.g_CLK_i32ErrCode:0000000000000000 $d
     /tmp/ccgBDzz0.s:27     .text.CLK_DisableCKO:0000000000000000 $t
     /tmp/ccgBDzz0.s:33     .text.CLK_DisableCKO:0000000000000000 CLK_DisableCKO
     /tmp/ccgBDzz0.s:1449   .text.CLK_DisableModuleClock:0000000000000000 CLK_DisableModuleClock
     /tmp/ccgBDzz0.s:57     .text.CLK_DisableCKO:0000000000000010 $d
     /tmp/ccgBDzz0.s:62     .text.CLK_EnableCKO:0000000000000000 $t
     /tmp/ccgBDzz0.s:68     .text.CLK_EnableCKO:0000000000000000 CLK_EnableCKO
     /tmp/ccgBDzz0.s:1371   .text.CLK_EnableModuleClock:0000000000000000 CLK_EnableModuleClock
     /tmp/ccgBDzz0.s:959    .text.CLK_SetModuleClock:0000000000000000 CLK_SetModuleClock
     /tmp/ccgBDzz0.s:121    .text.CLK_EnableCKO:0000000000000034 $d
     /tmp/ccgBDzz0.s:127    .text.CLK_PowerDown:0000000000000000 $t
     /tmp/ccgBDzz0.s:133    .text.CLK_PowerDown:0000000000000000 CLK_PowerDown
     /tmp/ccgBDzz0.s:202    .text.CLK_PowerDown:0000000000000054 $d
     /tmp/ccgBDzz0.s:208    .text.CLK_Idle:0000000000000000 $t
     /tmp/ccgBDzz0.s:214    .text.CLK_Idle:0000000000000000 CLK_Idle
     /tmp/ccgBDzz0.s:261    .text.CLK_Idle:0000000000000028 $d
     /tmp/ccgBDzz0.s:267    .text.CLK_GetHXTFreq:0000000000000000 $t
     /tmp/ccgBDzz0.s:273    .text.CLK_GetHXTFreq:0000000000000000 CLK_GetHXTFreq
     /tmp/ccgBDzz0.s:326    .text.CLK_GetHXTFreq:000000000000002c $d
     /tmp/ccgBDzz0.s:332    .text.CLK_GetLXTFreq:0000000000000000 $t
     /tmp/ccgBDzz0.s:338    .text.CLK_GetLXTFreq:0000000000000000 CLK_GetLXTFreq
     /tmp/ccgBDzz0.s:391    .text.CLK_GetLXTFreq:000000000000002c $d
     /tmp/ccgBDzz0.s:396    .text.CLK_GetPCLK0Freq:0000000000000000 $t
     /tmp/ccgBDzz0.s:402    .text.CLK_GetPCLK0Freq:0000000000000000 CLK_GetPCLK0Freq
     /tmp/ccgBDzz0.s:519    .text.CLK_GetPCLK0Freq:0000000000000088 $d
     /tmp/ccgBDzz0.s:525    .text.CLK_GetPCLK1Freq:0000000000000000 $t
     /tmp/ccgBDzz0.s:531    .text.CLK_GetPCLK1Freq:0000000000000000 CLK_GetPCLK1Freq
     /tmp/ccgBDzz0.s:648    .text.CLK_GetPCLK1Freq:0000000000000088 $d
     /tmp/ccgBDzz0.s:654    .text.CLK_GetHCLKFreq:0000000000000000 $t
     /tmp/ccgBDzz0.s:660    .text.CLK_GetHCLKFreq:0000000000000000 CLK_GetHCLKFreq
     /tmp/ccgBDzz0.s:685    .text.CLK_GetHCLKFreq:0000000000000010 $d
     /tmp/ccgBDzz0.s:690    .text.CLK_GetCPUFreq:0000000000000000 $t
     /tmp/ccgBDzz0.s:696    .text.CLK_GetCPUFreq:0000000000000000 CLK_GetCPUFreq
     /tmp/ccgBDzz0.s:721    .text.CLK_GetCPUFreq:0000000000000010 $d
     /tmp/ccgBDzz0.s:726    .text.CLK_SetCoreClock:0000000000000000 $t
     /tmp/ccgBDzz0.s:732    .text.CLK_SetCoreClock:0000000000000000 CLK_SetCoreClock
     /tmp/ccgBDzz0.s:1934   .text.CLK_WaitClockReady:0000000000000000 CLK_WaitClockReady
     /tmp/ccgBDzz0.s:1529   .text.CLK_EnablePLL:0000000000000000 CLK_EnablePLL
     /tmp/ccgBDzz0.s:855    .text.CLK_SetHCLK:0000000000000000 CLK_SetHCLK
     /tmp/ccgBDzz0.s:843    .text.CLK_SetCoreClock:000000000000009c $d
     /tmp/ccgBDzz0.s:849    .text.CLK_SetHCLK:0000000000000000 $t
     /tmp/ccgBDzz0.s:948    .text.CLK_SetHCLK:0000000000000070 $d
     /tmp/ccgBDzz0.s:953    .text.CLK_SetModuleClock:0000000000000000 $t
     /tmp/ccgBDzz0.s:1191   .text.CLK_SetModuleClock:0000000000000148 $d
     /tmp/ccgBDzz0.s:1198   .text.CLK_SetSysTickClockSrc:0000000000000000 $t
     /tmp/ccgBDzz0.s:1204   .text.CLK_SetSysTickClockSrc:0000000000000000 CLK_SetSysTickClockSrc
     /tmp/ccgBDzz0.s:1251   .text.CLK_SetSysTickClockSrc:0000000000000024 $d
     /tmp/ccgBDzz0.s:1256   .text.CLK_EnableXtalRC:0000000000000000 $t
     /tmp/ccgBDzz0.s:1262   .text.CLK_EnableXtalRC:0000000000000000 CLK_EnableXtalRC
     /tmp/ccgBDzz0.s:1304   .text.CLK_EnableXtalRC:0000000000000020 $d
     /tmp/ccgBDzz0.s:1309   .text.CLK_DisableXtalRC:0000000000000000 $t
     /tmp/ccgBDzz0.s:1315   .text.CLK_DisableXtalRC:0000000000000000 CLK_DisableXtalRC
     /tmp/ccgBDzz0.s:1360   .text.CLK_DisableXtalRC:0000000000000024 $d
     /tmp/ccgBDzz0.s:1365   .text.CLK_EnableModuleClock:0000000000000000 $t
ARM GAS  /tmp/ccgBDzz0.s 			page 79


     /tmp/ccgBDzz0.s:1438   .text.CLK_EnableModuleClock:0000000000000048 $d
     /tmp/ccgBDzz0.s:1443   .text.CLK_DisableModuleClock:0000000000000000 $t
     /tmp/ccgBDzz0.s:1518   .text.CLK_DisableModuleClock:0000000000000048 $d
     /tmp/ccgBDzz0.s:1523   .text.CLK_EnablePLL:0000000000000000 $t
     /tmp/ccgBDzz0.s:1889   .text.CLK_DisablePLL:0000000000000000 CLK_DisablePLL
     /tmp/ccgBDzz0.s:2598   .text.CLK_GetPLLClockFreq:0000000000000000 CLK_GetPLLClockFreq
     /tmp/ccgBDzz0.s:1871   .text.CLK_EnablePLL:00000000000001cc $d
     /tmp/ccgBDzz0.s:1883   .text.CLK_DisablePLL:0000000000000000 $t
     /tmp/ccgBDzz0.s:1923   .text.CLK_DisablePLL:000000000000001c $d
     /tmp/ccgBDzz0.s:1928   .text.CLK_WaitClockReady:0000000000000000 $t
     /tmp/ccgBDzz0.s:2020   .text.CLK_WaitClockReady:0000000000000058 $d
     /tmp/ccgBDzz0.s:2027   .text.CLK_EnableSysTick:0000000000000000 $t
     /tmp/ccgBDzz0.s:2033   .text.CLK_EnableSysTick:0000000000000000 CLK_EnableSysTick
     /tmp/ccgBDzz0.s:2115   .text.CLK_EnableSysTick:0000000000000058 $d
     /tmp/ccgBDzz0.s:2121   .text.CLK_DisableSysTick:0000000000000000 $t
     /tmp/ccgBDzz0.s:2127   .text.CLK_DisableSysTick:0000000000000000 CLK_DisableSysTick
     /tmp/ccgBDzz0.s:2160   .text.CLK_DisableSysTick:0000000000000014 $d
     /tmp/ccgBDzz0.s:2165   .text.CLK_SetPowerDownMode:0000000000000000 $t
     /tmp/ccgBDzz0.s:2171   .text.CLK_SetPowerDownMode:0000000000000000 CLK_SetPowerDownMode
     /tmp/ccgBDzz0.s:2279   .text.CLK_SetPowerDownMode:000000000000008c $d
     /tmp/ccgBDzz0.s:2284   .text.CLK_EnableDPDWKPin:0000000000000000 $t
     /tmp/ccgBDzz0.s:2290   .text.CLK_EnableDPDWKPin:0000000000000000 CLK_EnableDPDWKPin
     /tmp/ccgBDzz0.s:2453   .text.CLK_EnableDPDWKPin:00000000000000dc $d
     /tmp/ccgBDzz0.s:2458   .text.CLK_GetPMUWKSrc:0000000000000000 $t
     /tmp/ccgBDzz0.s:2464   .text.CLK_GetPMUWKSrc:0000000000000000 CLK_GetPMUWKSrc
     /tmp/ccgBDzz0.s:2495   .text.CLK_GetPMUWKSrc:0000000000000014 $d
     /tmp/ccgBDzz0.s:2500   .text.CLK_EnableSPDWKPin:0000000000000000 $t
     /tmp/ccgBDzz0.s:2506   .text.CLK_EnableSPDWKPin:0000000000000000 CLK_EnableSPDWKPin
     /tmp/ccgBDzz0.s:2587   .text.CLK_EnableSPDWKPin:000000000000005c $d
     /tmp/ccgBDzz0.s:2592   .text.CLK_GetPLLClockFreq:0000000000000000 $t
     /tmp/ccgBDzz0.s:2736   .text.CLK_GetPLLClockFreq:00000000000000ac $d
     /tmp/ccgBDzz0.s:2743   .rodata:0000000000000000 $d
     /tmp/ccgBDzz0.s:2750   .text.CLK_GetModuleClockSource:0000000000000000 $t
     /tmp/ccgBDzz0.s:2756   .text.CLK_GetModuleClockSource:0000000000000000 CLK_GetModuleClockSource
     /tmp/ccgBDzz0.s:2898   .text.CLK_GetModuleClockSource:00000000000000c4 $d
     /tmp/ccgBDzz0.s:2915   .text.CLK_GetModuleClockDivider:0000000000000000 $t
     /tmp/ccgBDzz0.s:2921   .text.CLK_GetModuleClockDivider:0000000000000000 CLK_GetModuleClockDivider
     /tmp/ccgBDzz0.s:3041   .text.CLK_GetModuleClockDivider:000000000000009c $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
