#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Feb  1 15:19:37 2024
# Process ID: 44284
# Current directory: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1
# Command line: vivado
# Log file: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/vivado.log
# Journal file: /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/vivado.jou
#-----------------------------------------------------------
start_gui
create_project Mux16_1 /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 7561.551 ; gain = 60.129 ; free physical = 425570 ; free virtual = 485158
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
file mkdir /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new
close [ open /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v w ]
add_files /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v
update_compile_order -fileset sources_1
file mkdir /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v w ]
add_files -fileset sim_1 /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim/xsim.dir/mux16_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
extra characters after close-quote
    while executing
"webtalk_add_data -client project -key os_release -value "NAME="Red Hat Enterprise Linux Server"" -context "user_environment"
webtalk_add_data -client ..."
    (file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim/xsim.dir/mux16_1_tb_behav/webtalk/xsim_webtalk.tcl" line 19)
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  1 15:48:49 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 8257.816 ; gain = 573.051 ; free physical = 422077 ; free virtual = 481947
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8259.641 ; gain = 1.824 ; free physical = 421984 ; free virtual = 481860
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8263.629 ; gain = 3.988 ; free physical = 421989 ; free virtual = 481866
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8284.641 ; gain = 21.012 ; free physical = 421867 ; free virtual = 481745
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8284.648 ; gain = 0.008 ; free physical = 421093 ; free virtual = 481095
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8302.648 ; gain = 18.000 ; free physical = 420972 ; free virtual = 481037
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8310.652 ; gain = 8.004 ; free physical = 420960 ; free virtual = 481030
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 8327.664 ; gain = 17.012 ; free physical = 420965 ; free virtual = 481052
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8331.668 ; gain = 4.004 ; free physical = 420956 ; free virtual = 481043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'mux16_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj mux16_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sources_1/new/mux16_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4_1
INFO: [VRFC 10-311] analyzing module mux16_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.srcs/sim_1/new/mux16_1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux16_1_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto a63828382d1c43338394a4fd8d377c9f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot mux16_1_tb_behav xil_defaultlib.mux16_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mux4_1
Compiling module xil_defaultlib.mux16_1
Compiling module xil_defaultlib.mux16_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux16_1_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mux16_1_tb_behav -key {Behavioral:sim_1:Functional:mux16_1_tb} -tclbatch {mux16_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source mux16_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mux16_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8336.660 ; gain = 4.992 ; free physical = 420989 ; free virtual = 481077
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project decoder3_8 /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8 -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 8336.660 ; gain = 0.000 ; free physical = 421266 ; free virtual = 481273
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
close_project
open_project /home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_1/Mux16_1/Mux16_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
file mkdir /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new
close [ open /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v w ]
add_files /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v
update_compile_order -fileset sources_1
file mkdir /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v w ]
add_files -fileset sim_1 /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj decoder3_8_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder3_8_tb_behav xil_defaultlib.decoder3_8_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder3_8_tb_behav xil_defaultlib.decoder3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.decoder3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder3_8_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xsim.dir/decoder3_8_tb_behav/webtalk/xsim_webtalk.tcl -notrace
extra characters after close-quote
    while executing
"webtalk_add_data -client project -key os_release -value "NAME="Red Hat Enterprise Linux Server"" -context "user_environment"
webtalk_add_data -client ..."
    (file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xsim.dir/decoder3_8_tb_behav/webtalk/xsim_webtalk.tcl" line 19)
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  1 16:15:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder3_8_tb_behav -key {Behavioral:sim_1:Functional:decoder3_8_tb} -tclbatch {decoder3_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source decoder3_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder3_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8336.660 ; gain = 0.000 ; free physical = 419530 ; free virtual = 479868
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder3_8_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj decoder3_8_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module majckt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majckt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder3_8_tb_behav xil_defaultlib.decoder3_8_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder3_8_tb_behav xil_defaultlib.decoder3_8_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.decoder3_8_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder3_8_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "decoder3_8_tb_behav -key {Behavioral:sim_1:Functional:decoder3_8_tb} -tclbatch {decoder3_8_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source decoder3_8_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'decoder3_8_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 8359.773 ; gain = 23.113 ; free physical = 418361 ; free virtual = 478791
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'majckt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj majckt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module majckt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majckt_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majckt_tb_behav xil_defaultlib.majckt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /eeesoft/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 0ed77a5852024e08b2ac2961bee835ea --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot majckt_tb_behav xil_defaultlib.majckt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.majckt
Compiling module xil_defaultlib.majckt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot majckt_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xsim.dir/majckt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
extra characters after close-quote
    while executing
"webtalk_add_data -client project -key os_release -value "NAME="Red Hat Enterprise Linux Server"" -context "user_environment"
webtalk_add_data -client ..."
    (file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xsim.dir/majckt_tb_behav/webtalk/xsim_webtalk.tcl" line 19)
INFO: [Common 17-206] Exiting Webtalk at Thu Feb  1 16:36:22 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "majckt_tb_behav -key {Behavioral:sim_1:Functional:majckt_tb} -tclbatch {majckt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source majckt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'majckt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 8361.770 ; gain = 1.996 ; free physical = 417739 ; free virtual = 478229
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'majckt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj majckt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module majckt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majckt_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:56]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:56]
ERROR: [VRFC 10-4982] syntax error near '$stop' [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:57]
ERROR: [VRFC 10-2865] module 'majckt_tb' ignored due to previous errors [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project /home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/eeesoft/Xilinx/Vivado/2020.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'majckt_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj majckt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sources_1/new/decoder3_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-311] analyzing module majckt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module majckt_tb
ERROR: [VRFC 10-4982] syntax error near 'end' [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:56]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:56]
ERROR: [VRFC 10-4982] syntax error near '$stop' [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:57]
ERROR: [VRFC 10-2865] module 'majckt_tb' ignored due to previous errors [/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.srcs/sim_1/new/decoder3_8_tb.v:41]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/24CAP1G13/Desktop/CA_P1_G13/experiment_2/decoder3_8/decoder3_8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 16:38:32 2024...
