============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = E:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     19234
   Run Date =   Tue Aug 27 22:20:01 2024

   Run on =     ERIKPSW
============================================================
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-8012 ERROR: Failed to import database; current release supports database version up to 46140.
RUN-8001 ERROR: Open run error: cannot import db file E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
TMR-8003 ERROR: Please import a netlist at first.
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_5 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  4.285805s wall, 2.656250s user + 0.078125s system = 2.734375s CPU (63.8%)

RUN-1004 : used memory is 506 MB, reserved memory is 628 MB, peak memory is 652 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.543056s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 542 MB, reserved memory is 650 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.741314s wall, 0.234375s user + 0.093750s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 542 MB, reserved memory is 650 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'rst_n' is not declared in ../src/onehot2binary.v(16)
HDL-5007 WARNING: 'rst_n' is not declared in ../src/onehot2binary.v(16)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 4 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db" in  1.199637s wall, 0.156250s user + 0.062500s system = 0.218750s CPU (18.2%)

RUN-1004 : used memory is 457 MB, reserved memory is 628 MB, peak memory is 652 MB
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.445783s wall, 0.031250s user + 0.062500s system = 0.093750s CPU (1.5%)

RUN-1004 : used memory is 505 MB, reserved memory is 651 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.677132s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 505 MB, reserved memory is 651 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.422095s wall, 0.046875s user + 0.062500s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 511 MB, reserved memory is 653 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.630922s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.8%)

RUN-1004 : used memory is 511 MB, reserved memory is 653 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(20)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(20)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(26)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(30)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(20)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(20)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(26)
HDL-5007 WARNING: 'W_buzzer' is not declared in ../src/onehot2binary.v(30)
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.479942s wall, 0.078125s user + 0.062500s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 512 MB, reserved memory is 654 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.674722s wall, 0.187500s user + 0.062500s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 654 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.399389s wall, 0.109375s user + 0.125000s system = 0.234375s CPU (3.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 654 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.599840s wall, 0.187500s user + 0.125000s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 512 MB, reserved memory is 654 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.459631s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 522 MB, reserved memory is 660 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.655260s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.8%)

RUN-1004 : used memory is 522 MB, reserved memory is 660 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.465274s wall, 0.046875s user + 0.093750s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 533 MB, reserved memory is 666 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.676025s wall, 0.140625s user + 0.093750s system = 0.234375s CPU (3.5%)

RUN-1004 : used memory is 533 MB, reserved memory is 666 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.463494s wall, 0.062500s user + 0.078125s system = 0.140625s CPU (2.2%)

RUN-1004 : used memory is 529 MB, reserved memory is 660 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.666007s wall, 0.125000s user + 0.093750s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 529 MB, reserved memory is 660 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 9 feed throughs used by 6 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467205s wall, 0.046875s user + 0.109375s system = 0.156250s CPU (2.4%)

RUN-1004 : used memory is 534 MB, reserved memory is 665 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.681346s wall, 0.109375s user + 0.109375s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 534 MB, reserved memory is 665 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'begin' in ../src/onehot2binary.v(31)
HDL-8007 ERROR: Verilog 2000 keyword 'begin' used in incorrect context in ../src/onehot2binary.v(31)
HDL-8007 ERROR: syntax error near 'else' in ../src/onehot2binary.v(48)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../src/onehot2binary.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'begin' in ../src/onehot2binary.v(31)
HDL-8007 ERROR: Verilog 2000 keyword 'begin' used in incorrect context in ../src/onehot2binary.v(31)
HDL-8007 ERROR: syntax error near 'else' in ../src/onehot2binary.v(48)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../src/onehot2binary.v(48)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
HDL-1007 : analyze verilog file ../src/onehot2binary.v
HDL-8007 ERROR: syntax error near 'else' in ../src/onehot2binary.v(46)
HDL-8007 ERROR: Verilog 2000 keyword 'else' used in incorrect context in ../src/onehot2binary.v(46)
HDL-8007 ERROR: ignore module module due to previous errors in ../src/onehot2binary.v(1)
HDL-1007 : Verilog file '../src/onehot2binary.v' ignored due to errors
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-6001 WARNING: syn_1: run failed.
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 5 feed throughs used by 4 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.458065s wall, 0.031250s user + 0.031250s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 545 MB, reserved memory is 672 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.675153s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 545 MB, reserved memory is 672 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 7 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.428901s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 675 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.618795s wall, 0.062500s user + 0.062500s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 552 MB, reserved memory is 675 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.448859s wall, 0.031250s user + 0.046875s system = 0.078125s CPU (1.2%)

RUN-1004 : used memory is 552 MB, reserved memory is 675 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.678266s wall, 0.156250s user + 0.046875s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 552 MB, reserved memory is 675 MB, peak memory is 652 MB
GUI-1001 : Download success!
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.452408s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 555 MB, reserved memory is 677 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.647459s wall, 0.218750s user + 0.046875s system = 0.265625s CPU (4.0%)

RUN-1004 : used memory is 555 MB, reserved memory is 677 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 3 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.500428s wall, 0.078125s user + 0.093750s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 558 MB, reserved memory is 684 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.697751s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 558 MB, reserved memory is 684 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 12 feed throughs used by 12 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.421640s wall, 0.093750s user + 0.093750s system = 0.187500s CPU (2.9%)

RUN-1004 : used memory is 564 MB, reserved memory is 691 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.632344s wall, 0.203125s user + 0.109375s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 564 MB, reserved memory is 691 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 8 feed throughs used by 7 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.461379s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (1.0%)

RUN-1004 : used memory is 568 MB, reserved memory is 699 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.702387s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (3.0%)

RUN-1004 : used memory is 568 MB, reserved memory is 699 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.454412s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (1.7%)

RUN-1004 : used memory is 582 MB, reserved memory is 701 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.662027s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (2.6%)

RUN-1004 : used memory is 582 MB, reserved memory is 701 MB, peak memory is 652 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../src/onehot2binary.v
RUN-1001 : reset_run syn_1 phy_1.
GUI-6001 WARNING: File E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard.bit does not exist!
RUN-1001 : launch_runs syn_1 phy_1  -jobs 6.
RUN-1001 : syn_1: run complete.
RUN-1001 : phy_1: run complete.
RUN-1001 : open_run phy_1.
RUN-1002 : start command "import_db E:/programming/Verilog/display-v2 22-13/td_prj/keyboard_Runs/phy_1/keyboard_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_50M_dup_1 will be routed on clock mesh
PHY-1001 : clock net U1/scan_clk_syn_4 will be merged with clock U1/scan_clk
PHY-1001 : eco open net = 0
PHY-1001 : 2 feed throughs used by 2 nets
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "report_timing"
RUN-1002 : start command "start_timer"
RUN-1002 : start command "end_timer"
RUN-1002 : start command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag_burst -freq 4 -bit keyboard_Runs/phy_1/keyboard.bit"
RUN-1002 : start command "program -cable 0 -mode svf -spd 7 -p"
RUN-1003 : finish command "program -cable 0 -mode svf -spd 7 -p" in  6.467742s wall, 0.046875s user + 0.046875s system = 0.093750s CPU (1.4%)

RUN-1004 : used memory is 582 MB, reserved memory is 701 MB, peak memory is 652 MB
RUN-1003 : finish command "download -bit keyboard_Runs\phy_1\keyboard.bit -mode jtag -spd 7 -sec 64 -cable 0" in  6.657873s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.9%)

RUN-1004 : used memory is 582 MB, reserved memory is 701 MB, peak memory is 652 MB
GUI-1001 : Download success!
