JDF B
// Created by Version 2.0 
PROJECT Versuch2
DESIGN versuch2 Normal
DEVKIT LC4064ZE-5UMN64C
ENTRY Pure VHDL
MODULE zaehler.vhd
MODSTYLE zaehler_e Normal
STIMULUS zaehler_e zaehler_tb.vhd
MODULE ampel_sn.vhd
MODSTYLE ampel_sn_e Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE zaehler_e
