{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582181414225 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582181414225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 22:50:14 2020 " "Processing started: Wed Feb 19 22:50:14 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582181414225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181414225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Nano_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181414226 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1582181415979 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1582181415979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582181418878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/Computer_System.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/Computer_System.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426407 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_1_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_1_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426411 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426411 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426411 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426411 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426411 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426421 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426422 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426423 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router_002 " "Found entity 2: Computer_System_mm_interconnect_1_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_1_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426423 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_1_router " "Found entity 2: Computer_System_mm_interconnect_1_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426436 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426436 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1582181426436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426437 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_parallel_port_out_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_parallel_port_out_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_parallel_port_out_axi " "Found entity 1: Computer_System_parallel_port_out_axi" {  } { { "Computer_System/synthesis/submodules/Computer_System_parallel_port_out_axi.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_parallel_port_out_axi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_parallel_port_in_axi " "Found entity 1: Computer_System_parallel_port_in_axi" {  } { { "Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_System_PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_System_PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL " "Found entity 1: Computer_System_System_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_System_PLL_sys_pll " "Found entity 1: Computer_System_System_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DE10_Nano_Computer.sv 2 2 " "Found 2 design units, including 2 entities, in source file DE10_Nano_Computer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Nano_Computer " "Found entity 1: DE10_Nano_Computer" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426487 ""} { "Info" "ISGN_ENTITY_NAME" "2 M10K_256_32 " "Found entity 2: M10K_256_32" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult.v 2 2 " "Found 2 design units, including 2 entities, in source file mult.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_altfp_mult_fkn " "Found entity 1: mult_altfp_mult_fkn" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426512 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.v 22 22 " "Found 22 design units, including 22 entities, in source file add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_altbarrel_shift_ltd " "Found entity 1: add_altbarrel_shift_ltd" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "2 add_altbarrel_shift_aeb " "Found entity 2: add_altbarrel_shift_aeb" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "3 add_altpriority_encoder_3e8 " "Found entity 3: add_altpriority_encoder_3e8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "4 add_altpriority_encoder_6e8 " "Found entity 4: add_altpriority_encoder_6e8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "5 add_altpriority_encoder_be8 " "Found entity 5: add_altpriority_encoder_be8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "6 add_altpriority_encoder_3v7 " "Found entity 6: add_altpriority_encoder_3v7" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "7 add_altpriority_encoder_6v7 " "Found entity 7: add_altpriority_encoder_6v7" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "8 add_altpriority_encoder_bv7 " "Found entity 8: add_altpriority_encoder_bv7" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 306 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "9 add_altpriority_encoder_r08 " "Found entity 9: add_altpriority_encoder_r08" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "10 add_altpriority_encoder_rf8 " "Found entity 10: add_altpriority_encoder_rf8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "11 add_altpriority_encoder_qb6 " "Found entity 11: add_altpriority_encoder_qb6" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "12 add_altpriority_encoder_nh8 " "Found entity 12: add_altpriority_encoder_nh8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "13 add_altpriority_encoder_qh8 " "Found entity 13: add_altpriority_encoder_qh8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 466 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "14 add_altpriority_encoder_vh8 " "Found entity 14: add_altpriority_encoder_vh8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "15 add_altpriority_encoder_fj8 " "Found entity 15: add_altpriority_encoder_fj8" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 532 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "16 add_altpriority_encoder_n28 " "Found entity 16: add_altpriority_encoder_n28" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 581 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "17 add_altpriority_encoder_q28 " "Found entity 17: add_altpriority_encoder_q28" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "18 add_altpriority_encoder_v28 " "Found entity 18: add_altpriority_encoder_v28" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "19 add_altpriority_encoder_f48 " "Found entity 19: add_altpriority_encoder_f48" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 653 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "20 add_altpriority_encoder_e48 " "Found entity 20: add_altpriority_encoder_e48" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "21 add_altfp_add_sub_nti " "Found entity 21: add_altfp_add_sub_nti" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""} { "Info" "ISGN_ENTITY_NAME" "22 add " "Found entity 22: add" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.sv 1 1 " "Found 1 design units, including 1 entities, in source file node.sv" { { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.sv" "" { Text "/home/robert/projects/XORFloat32/node.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "expo.v 2 2 " "Found 2 design units, including 2 entities, in source file expo.v" { { "Info" "ISGN_ENTITY_NAME" "1 expo_altfp_exp_5fc " "Found entity 1: expo_altfp_exp_5fc" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426568 ""} { "Info" "ISGN_ENTITY_NAME" "2 expo " "Found entity 2: expo" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1882 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverse.v 9 9 " "Found 9 design units, including 9 entities, in source file inverse.v" { { "Info" "ISGN_ENTITY_NAME" "1 inverse_altfp_inv_and_or_ckd " "Found entity 1: inverse_altfp_inv_and_or_ckd" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "2 inverse_altfp_inv_and_or_umd " "Found entity 2: inverse_altfp_inv_and_or_umd" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "3 inverse_altfp_inv_and_or_vid " "Found entity 3: inverse_altfp_inv_and_or_vid" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "4 inverse_altfp_inv_and_or_hld " "Found entity 4: inverse_altfp_inv_and_or_hld" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 260 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "5 inverse_altfp_inv_csa_tbi " "Found entity 5: inverse_altfp_inv_csa_tbi" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 330 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "6 inverse_altfp_inv_csa_47i " "Found entity 6: inverse_altfp_inv_csa_47i" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 457 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "7 inverse_altfp_inv_csa_58i " "Found entity 7: inverse_altfp_inv_csa_58i" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "8 inverse_altfp_inv_vec " "Found entity 8: inverse_altfp_inv_vec" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""} { "Info" "ISGN_ENTITY_NAME" "9 inverse " "Found entity 9: inverse" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sigmoid.sv 1 1 " "Found 1 design units, including 1 entities, in source file sigmoid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sigmoid " "Found entity 1: sigmoid" {  } { { "sigmoid.sv" "" { Text "/home/robert/projects/XORFloat32/sigmoid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert.v 3 3 " "Found 3 design units, including 3 entities, in source file convert.v" { { "Info" "ISGN_ENTITY_NAME" "1 convert_altbarrel_shift_kof " "Found entity 1: convert_altbarrel_shift_kof" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426620 ""} { "Info" "ISGN_ENTITY_NAME" "2 convert_altfp_convert_7qm " "Found entity 2: convert_altfp_convert_7qm" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426620 ""} { "Info" "ISGN_ENTITY_NAME" "3 convert " "Found entity 3: convert" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 906 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426620 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426620 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10_Nano_Computer " "Elaborating entity \"DE10_Nano_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582181426776 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input1 DE10_Nano_Computer.sv(329) " "Verilog HDL or VHDL warning at DE10_Nano_Computer.sv(329): object \"input1\" assigned a value but never read" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 329 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "input2 DE10_Nano_Computer.sv(330) " "Verilog HDL or VHDL warning at DE10_Nano_Computer.sv(330): object \"input2\" assigned a value but never read" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 330 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "outputVector DE10_Nano_Computer.sv(289) " "Verilog HDL warning at DE10_Nano_Computer.sv(289): initial value for variable outputVector should be constant" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 289 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE10_Nano_Computer.sv(147) " "Output port \"DRAM_ADDR\" at DE10_Nano_Computer.sv(147) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE10_Nano_Computer.sv(148) " "Output port \"DRAM_BA\" at DE10_Nano_Computer.sv(148) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 148 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE10_Nano_Computer.sv(163) " "Output port \"LEDR\" at DE10_Nano_Computer.sv(163) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE10_Nano_Computer.sv(142) " "Output port \"ADC_DIN\" at DE10_Nano_Computer.sv(142) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 142 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE10_Nano_Computer.sv(144) " "Output port \"ADC_SCLK\" at DE10_Nano_Computer.sv(144) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 144 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE10_Nano_Computer.sv(149) " "Output port \"DRAM_CAS_N\" at DE10_Nano_Computer.sv(149) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 149 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE10_Nano_Computer.sv(150) " "Output port \"DRAM_CKE\" at DE10_Nano_Computer.sv(150) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 150 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE10_Nano_Computer.sv(151) " "Output port \"DRAM_CLK\" at DE10_Nano_Computer.sv(151) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE10_Nano_Computer.sv(152) " "Output port \"DRAM_CS_N\" at DE10_Nano_Computer.sv(152) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE10_Nano_Computer.sv(154) " "Output port \"DRAM_LDQM\" at DE10_Nano_Computer.sv(154) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE10_Nano_Computer.sv(155) " "Output port \"DRAM_RAS_N\" at DE10_Nano_Computer.sv(155) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE10_Nano_Computer.sv(156) " "Output port \"DRAM_UDQM\" at DE10_Nano_Computer.sv(156) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 156 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE10_Nano_Computer.sv(157) " "Output port \"DRAM_WE_N\" at DE10_Nano_Computer.sv(157) has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181426779 "|DE10_Nano_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node node:n1 " "Elaborating entity \"node\" for hierarchy \"node:n1\"" {  } { { "DE10_Nano_Computer.sv" "n1" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult node:n1\|mult:mult_1 " "Elaborating entity \"mult\" for hierarchy \"node:n1\|mult:mult_1\"" {  } { { "node.sv" "mult_1" { Text "/home/robert/projects/XORFloat32/node.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_altfp_mult_fkn node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component " "Elaborating entity \"mult_altfp_mult_fkn\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\"" {  } { { "mult.v" "mult_altfp_mult_fkn_component" { Text "/home/robert/projects/XORFloat32/mult.v" 528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult.v" "exp_add_adder" { Text "/home/robert/projects/XORFloat32/mult.v" 375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 375 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426812 ""}  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 375 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181426812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_a9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult.v" "exp_adj_adder" { Text "/home/robert/projects/XORFloat32/mult.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426842 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426842 ""}  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181426842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_kka.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult.v" "exp_bias_subtr" { Text "/home/robert/projects/XORFloat32/mult.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426871 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 422 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426871 ""}  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 422 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181426871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_idg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult.v" "man_round_adder" { Text "/home/robert/projects/XORFloat32/mult.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 448 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426900 ""}  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 448 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181426900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_bmb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "mult.v" "man_product2_mult" { Text "/home/robert/projects/XORFloat32/mult.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 470 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181426938 ""}  } { { "mult.v" "" { Text "/home/robert/projects/XORFloat32/mult.v" 470 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181426938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_ncs.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181426964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181426964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"node:n1\|mult:mult_1\|mult_altfp_mult_fkn:mult_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add node:n1\|add:add_1 " "Elaborating entity \"add\" for hierarchy \"node:n1\|add:add_1\"" {  } { { "node.sv" "add_1" { Text "/home/robert/projects/XORFloat32/node.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181426995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altfp_add_sub_nti node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component " "Elaborating entity \"add_altfp_add_sub_nti\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\"" {  } { { "add.v" "add_altfp_add_sub_nti_component" { Text "/home/robert/projects/XORFloat32/add.v" 2633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altbarrel_shift_ltd node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"add_altbarrel_shift_ltd\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "add.v" "lbarrel_shift" { Text "/home/robert/projects/XORFloat32/add.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altbarrel_shift_aeb node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"add_altbarrel_shift_aeb\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "add.v" "rbarrel_shift" { Text "/home/robert/projects/XORFloat32/add.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_qb6 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"add_altpriority_encoder_qb6\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "add.v" "leading_zeroes_cnt" { Text "/home/robert/projects/XORFloat32/add.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_r08 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"add_altpriority_encoder_r08\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "add.v" "altpriority_encoder7" { Text "/home/robert/projects/XORFloat32/add.v" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_be8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"add_altpriority_encoder_be8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "add.v" "altpriority_encoder10" { Text "/home/robert/projects/XORFloat32/add.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_6e8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10\|add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"add_altpriority_encoder_6e8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10\|add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "add.v" "altpriority_encoder11" { Text "/home/robert/projects/XORFloat32/add.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_3e8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10\|add_altpriority_encoder_6e8:altpriority_encoder11\|add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"add_altpriority_encoder_3e8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_be8:altpriority_encoder10\|add_altpriority_encoder_6e8:altpriority_encoder11\|add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "add.v" "altpriority_encoder13" { Text "/home/robert/projects/XORFloat32/add.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_bv7 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"add_altpriority_encoder_bv7\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "add.v" "altpriority_encoder9" { Text "/home/robert/projects/XORFloat32/add.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_6v7 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9\|add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"add_altpriority_encoder_6v7\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9\|add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "add.v" "altpriority_encoder15" { Text "/home/robert/projects/XORFloat32/add.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_3v7 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9\|add_altpriority_encoder_6v7:altpriority_encoder15\|add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"add_altpriority_encoder_3v7\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_r08:altpriority_encoder7\|add_altpriority_encoder_bv7:altpriority_encoder9\|add_altpriority_encoder_6v7:altpriority_encoder15\|add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "add.v" "altpriority_encoder17" { Text "/home/robert/projects/XORFloat32/add.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_rf8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"add_altpriority_encoder_rf8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_qb6:leading_zeroes_cnt\|add_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "add.v" "altpriority_encoder8" { Text "/home/robert/projects/XORFloat32/add.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_e48 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"add_altpriority_encoder_e48\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "add.v" "trailing_zeros_cnt" { Text "/home/robert/projects/XORFloat32/add.v" 1328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_fj8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"add_altpriority_encoder_fj8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "add.v" "altpriority_encoder21" { Text "/home/robert/projects/XORFloat32/add.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_vh8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"add_altpriority_encoder_vh8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "add.v" "altpriority_encoder23" { Text "/home/robert/projects/XORFloat32/add.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_qh8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23\|add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"add_altpriority_encoder_qh8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23\|add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "add.v" "altpriority_encoder25" { Text "/home/robert/projects/XORFloat32/add.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_nh8 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23\|add_altpriority_encoder_qh8:altpriority_encoder25\|add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"add_altpriority_encoder_nh8\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_fj8:altpriority_encoder21\|add_altpriority_encoder_vh8:altpriority_encoder23\|add_altpriority_encoder_qh8:altpriority_encoder25\|add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "add.v" "altpriority_encoder27" { Text "/home/robert/projects/XORFloat32/add.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_f48 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"add_altpriority_encoder_f48\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "add.v" "altpriority_encoder22" { Text "/home/robert/projects/XORFloat32/add.v" 700 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_v28 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"add_altpriority_encoder_v28\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "add.v" "altpriority_encoder30" { Text "/home/robert/projects/XORFloat32/add.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_q28 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30\|add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"add_altpriority_encoder_q28\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30\|add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "add.v" "altpriority_encoder32" { Text "/home/robert/projects/XORFloat32/add.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_altpriority_encoder_n28 node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30\|add_altpriority_encoder_q28:altpriority_encoder32\|add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"add_altpriority_encoder_n28\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|add_altpriority_encoder_e48:trailing_zeros_cnt\|add_altpriority_encoder_f48:altpriority_encoder22\|add_altpriority_encoder_v28:altpriority_encoder30\|add_altpriority_encoder_q28:altpriority_encoder32\|add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "add.v" "altpriority_encoder34" { Text "/home/robert/projects/XORFloat32/add.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "add.v" "add_sub1" { Text "/home/robert/projects/XORFloat32/add.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1796 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427356 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1796 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_soe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "add.v" "add_sub3" { Text "/home/robert/projects/XORFloat32/add.v" 1846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1846 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427387 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427387 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427387 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1846 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_poe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "add.v" "add_sub4" { Text "/home/robert/projects/XORFloat32/add.v" 1871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1871 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427416 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1871 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_rne.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "add.v" "add_sub5" { Text "/home/robert/projects/XORFloat32/add.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1896 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427446 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1896 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_pdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "add.v" "man_2comp_res_lower" { Text "/home/robert/projects/XORFloat32/add.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1939 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427478 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1939 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6i " "Found entity 1: add_sub_p6i" {  } { { "db/add_sub_p6i.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_p6i.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6i node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated " "Elaborating entity \"add_sub_p6i\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "add.v" "man_2comp_res_upper0" { Text "/home/robert/projects/XORFloat32/add.v" 1956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1956 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427508 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427508 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427508 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1956 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_unh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "add.v" "man_2comp_res_upper1" { Text "/home/robert/projects/XORFloat32/add.v" 1973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427537 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1973 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427537 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 1973 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "add.v" "man_res_rounding_add_sub_lower" { Text "/home/robert/projects/XORFloat32/add.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427549 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2049 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427549 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2049 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_18f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "add.v" "man_res_rounding_add_sub_upper1" { Text "/home/robert/projects/XORFloat32/add.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2074 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427578 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427578 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2074 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_agf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add.v" "trailing_zeros_limit_comparator" { Text "/home/robert/projects/XORFloat32/add.v" 2100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181427612 ""}  } { { "add.v" "" { Text "/home/robert/projects/XORFloat32/add.v" 2100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181427612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_e7g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181427638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181427638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"node:n1\|add:add_1\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181427639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sigmoid sigmoid:s1 " "Elaborating entity \"sigmoid\" for hierarchy \"sigmoid:s1\"" {  } { { "DE10_Nano_Computer.sv" "s1" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expo sigmoid:s1\|expo:expo_inst " "Elaborating entity \"expo\" for hierarchy \"sigmoid:s1\|expo:expo_inst\"" {  } { { "sigmoid.sv" "expo_inst" { Text "/home/robert/projects/XORFloat32/sigmoid.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "expo_altfp_exp_5fc sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component " "Elaborating entity \"expo_altfp_exp_5fc\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\"" {  } { { "expo.v" "expo_altfp_exp_5fc_component" { Text "/home/robert/projects/XORFloat32/expo.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "expo.v" "exp_value_add_bias" { Text "/home/robert/projects/XORFloat32/expo.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1297 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428049 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1297 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_joi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_joi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_joi " "Found entity 1: add_sub_joi" {  } { { "db/add_sub_joi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_joi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_joi sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated " "Elaborating entity \"add_sub_joi\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:exp_value_add_bias\|add_sub_joi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "expo.v" "invert_exp_value" { Text "/home/robert/projects/XORFloat32/expo.v" 1348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428081 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1348 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428081 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428081 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428081 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1348 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_3ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_3ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_3ri " "Found entity 1: add_sub_3ri" {  } { { "db/add_sub_3ri.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_3ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_3ri sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated " "Elaborating entity \"add_sub_3ri\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:invert_exp_value\|add_sub_3ri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "expo.v" "man_round" { Text "/home/robert/projects/XORFloat32/expo.v" 1374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428111 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 23 " "Parameter \"lpm_width\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428111 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428111 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pe " "Found entity 1: add_sub_7pe" {  } { { "db/add_sub_7pe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_7pe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pe sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_7pe:auto_generated " "Elaborating entity \"add_sub_7pe\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:man_round\|add_sub_7pe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "expo.v" "one_minus_xf" { Text "/home/robert/projects/XORFloat32/expo.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428140 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5gi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5gi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5gi " "Found entity 1: add_sub_5gi" {  } { { "db/add_sub_5gi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_5gi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5gi sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated " "Elaborating entity \"add_sub_5gi\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:one_minus_xf\|add_sub_5gi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "expo.v" "x_fixed_minus_xiln2" { Text "/home/robert/projects/XORFloat32/expo.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428170 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2 " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428170 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428170 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cgi " "Found entity 1: add_sub_cgi" {  } { { "db/add_sub_cgi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_cgi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cgi sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated " "Elaborating entity \"add_sub_cgi\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:x_fixed_minus_xiln2\|add_sub_cgi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "expo.v" "xi_add_one" { Text "/home/robert/projects/XORFloat32/expo.v" 1477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428202 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428202 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428202 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_odi " "Found entity 1: add_sub_odi" {  } { { "db/add_sub_odi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_odi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_odi sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated " "Elaborating entity \"add_sub_odi\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_add_sub:xi_add_one\|add_sub_odi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborating entity \"lpm_clshift\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "expo.v" "rbarrel_shift" { Text "/home/robert/projects/XORFloat32/expo.v" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428234 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1494 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_shifttype LOGICAL " "Parameter \"lpm_shifttype\" = \"LOGICAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 38 " "Parameter \"lpm_width\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthdist 6 " "Parameter \"lpm_widthdist\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_clshift " "Parameter \"lpm_type\" = \"lpm_clshift\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428234 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1494 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_clshift_vhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_clshift_vhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_clshift_vhe " "Found entity 1: lpm_clshift_vhe" {  } { { "db/lpm_clshift_vhe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/lpm_clshift_vhe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_clshift_vhe sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated " "Elaborating entity \"lpm_clshift_vhe\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_clshift:rbarrel_shift\|lpm_clshift_vhe:auto_generated\"" {  } { { "lpm_clshift.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_clshift.tdf" 53 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborating entity \"lpm_compare\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "expo.v" "distance_overflow_comp" { Text "/home/robert/projects/XORFloat32/expo.v" 1521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1521 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428242 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1521 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_jeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_jeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_jeg " "Found entity 1: cmpr_jeg" {  } { { "db/cmpr_jeg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_jeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_jeg sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_jeg:auto_generated " "Elaborating entity \"cmpr_jeg\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:distance_overflow_comp\|cmpr_jeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "expo.v" "tbl1_compare" { Text "/home/robert/projects/XORFloat32/expo.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1546 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428271 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1546 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lhg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lhg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lhg " "Found entity 1: cmpr_lhg" {  } { { "db/cmpr_lhg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_lhg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_lhg sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_lhg:auto_generated " "Elaborating entity \"cmpr_lhg\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_compare:tbl1_compare\|cmpr_lhg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "expo.v" "man_prod" { Text "/home/robert/projects/XORFloat32/expo.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1593 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 31 " "Parameter \"lpm_widtha\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 31 " "Parameter \"lpm_widthb\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 62 " "Parameter \"lpm_widthp\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428303 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1593 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56r " "Found entity 1: mult_56r" {  } { { "db/mult_56r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_56r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_56r sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_56r:auto_generated " "Elaborating entity \"mult_56r\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:man_prod\|mult_56r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "expo.v" "tbl1_tbl2_prod" { Text "/home/robert/projects/XORFloat32/expo.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428333 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1619 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 32 " "Parameter \"lpm_widthb\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 64 " "Parameter \"lpm_widthp\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428334 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1619 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_96r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_96r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_96r " "Found entity 1: mult_96r" {  } { { "db/mult_96r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_96r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_96r sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_96r:auto_generated " "Elaborating entity \"mult_96r\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl1_tbl2_prod\|mult_96r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "expo.v" "tbl3_taylor_prod" { Text "/home/robert/projects/XORFloat32/expo.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428365 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1645 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 32 " "Parameter \"lpm_widtha\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 30 " "Parameter \"lpm_widthb\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 62 " "Parameter \"lpm_widthp\" = \"62\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428366 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1645 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_66r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_66r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_66r " "Found entity 1: mult_66r" {  } { { "db/mult_66r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_66r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_66r sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_66r:auto_generated " "Elaborating entity \"mult_66r\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:tbl3_taylor_prod\|mult_66r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "expo.v" "xi_ln2_prod" { Text "/home/robert/projects/XORFloat32/expo.v" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1671 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428397 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 38 " "Parameter \"lpm_widthb\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 46 " "Parameter \"lpm_widthp\" = \"46\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428397 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1671 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_35r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_35r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_35r " "Found entity 1: mult_35r" {  } { { "db/mult_35r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_35r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_35r sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_35r:auto_generated " "Elaborating entity \"mult_35r\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_ln2_prod\|mult_35r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "expo.v" "xi_prod" { Text "/home/robert/projects/XORFloat32/expo.v" 1697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1697 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428428 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 12 " "Parameter \"lpm_widtha\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 9 " "Parameter \"lpm_widthb\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 21 " "Parameter \"lpm_widthp\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428428 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1697 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s6p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s6p.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s6p " "Found entity 1: mult_s6p" {  } { { "db/mult_s6p.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_s6p.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_s6p sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_s6p:auto_generated " "Elaborating entity \"mult_s6p\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mult:xi_prod\|mult_s6p:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one " "Elaborating entity \"lpm_mux\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one\"" {  } { { "expo.v" "table_one" { Text "/home/robert/projects/XORFloat32/expo.v" 1720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1720 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428464 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1720 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "/home/robert/projects/XORFloat32/db/mux_4nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_one\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three " "Elaborating entity \"lpm_mux\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three\"" {  } { { "expo.v" "table_three" { Text "/home/robert/projects/XORFloat32/expo.v" 1741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1741 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428514 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428514 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1741 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2nc " "Found entity 1: mux_2nc" {  } { { "db/mux_2nc.tdf" "" { Text "/home/robert/projects/XORFloat32/db/mux_2nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2nc sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three\|mux_2nc:auto_generated " "Elaborating entity \"mux_2nc\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_three\|mux_2nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two " "Elaborating entity \"lpm_mux\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two\"" {  } { { "expo.v" "table_two" { Text "/home/robert/projects/XORFloat32/expo.v" 1762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two " "Elaborated megafunction instantiation \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two\"" {  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1762 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two " "Instantiated megafunction \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181428557 ""}  } { { "expo.v" "" { Text "/home/robert/projects/XORFloat32/expo.v" 1762 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181428557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7nc " "Found entity 1: mux_7nc" {  } { { "db/mux_7nc.tdf" "" { Text "/home/robert/projects/XORFloat32/db/mux_7nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181428594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181428594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7nc sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two\|mux_7nc:auto_generated " "Elaborating entity \"mux_7nc\" for hierarchy \"sigmoid:s1\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|lpm_mux:table_two\|mux_7nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse sigmoid:s1\|inverse:inverse_inst " "Elaborating entity \"inverse\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\"" {  } { { "sigmoid.sv" "inverse_inst" { Text "/home/robert/projects/XORFloat32/sigmoid.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_vec sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component " "Elaborating entity \"inverse_altfp_inv_vec\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\"" {  } { { "inverse.v" "inverse_altfp_inv_vec_component" { Text "/home/robert/projects/XORFloat32/inverse.v" 1545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_and_or_ckd sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2 " "Elaborating entity \"inverse_altfp_inv_and_or_ckd\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_ckd:altfp_inv_and_or2\"" {  } { { "inverse.v" "altfp_inv_and_or2" { Text "/home/robert/projects/XORFloat32/inverse.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181428998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_and_or_umd sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_umd:altfp_inv_and_or3 " "Elaborating entity \"inverse_altfp_inv_and_or_umd\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_umd:altfp_inv_and_or3\"" {  } { { "inverse.v" "altfp_inv_and_or3" { Text "/home/robert/projects/XORFloat32/inverse.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_and_or_vid sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_vid:altfp_inv_and_or4 " "Elaborating entity \"inverse_altfp_inv_and_or_vid\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_vid:altfp_inv_and_or4\"" {  } { { "inverse.v" "altfp_inv_and_or4" { Text "/home/robert/projects/XORFloat32/inverse.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_and_or_hld sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_hld:altfp_inv_and_or5 " "Elaborating entity \"inverse_altfp_inv_and_or_hld\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_and_or_hld:altfp_inv_and_or5\"" {  } { { "inverse.v" "altfp_inv_and_or5" { Text "/home/robert/projects/XORFloat32/inverse.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_csa_tbi sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0 " "Elaborating entity \"inverse_altfp_inv_csa_tbi\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\"" {  } { { "inverse.v" "diff_adder_0" { Text "/home/robert/projects/XORFloat32/inverse.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower\"" {  } { { "inverse.v" "csa_lower" { Text "/home/robert/projects/XORFloat32/inverse.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 383 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429023 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 383 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cdi " "Found entity 1: add_sub_cdi" {  } { { "db/add_sub_cdi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_cdi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cdi sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower\|add_sub_cdi:auto_generated " "Elaborating entity \"add_sub_cdi\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_lower\|add_sub_cdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0\"" {  } { { "inverse.v" "csa_upper0" { Text "/home/robert/projects/XORFloat32/inverse.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429052 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 409 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429053 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429053 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429053 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 409 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_b9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_b9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_b9i " "Found entity 1: add_sub_b9i" {  } { { "db/add_sub_b9i.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_b9i.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_b9i sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0\|add_sub_b9i:auto_generated " "Elaborating entity \"add_sub_b9i\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper0\|add_sub_b9i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1\"" {  } { { "inverse.v" "csa_upper1" { Text "/home/robert/projects/XORFloat32/inverse.v" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 435 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_tbi:diff_adder_0\|lpm_add_sub:csa_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429083 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 435 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_csa_47i sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add " "Elaborating entity \"inverse_altfp_inv_csa_47i\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\"" {  } { { "inverse.v" "slope_r1c1_add" { Text "/home/robert/projects/XORFloat32/inverse.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7\"" {  } { { "inverse.v" "add_sub7" { Text "/home/robert/projects/XORFloat32/inverse.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 507 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429107 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 507 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gth " "Found entity 1: add_sub_gth" {  } { { "db/add_sub_gth.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_gth.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gth sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7\|add_sub_gth:auto_generated " "Elaborating entity \"add_sub_gth\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_47i:slope_r1c1_add\|lpm_add_sub:add_sub7\|add_sub_gth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inverse_altfp_inv_csa_58i sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add " "Elaborating entity \"inverse_altfp_inv_csa_58i\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\"" {  } { { "inverse.v" "slope_r2c2_add" { Text "/home/robert/projects/XORFloat32/inverse.v" 839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8\"" {  } { { "inverse.v" "add_sub8" { Text "/home/robert/projects/XORFloat32/inverse.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429165 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 579 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429166 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429166 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 579 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_huh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_huh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_huh " "Found entity 1: add_sub_huh" {  } { { "db/add_sub_huh.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_huh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_huh sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8\|add_sub_huh:auto_generated " "Elaborating entity \"add_sub_huh\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|inverse_altfp_inv_csa_58i:slope_r2c2_add\|lpm_add_sub:add_sub8\|add_sub_huh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub\"" {  } { { "inverse.v" "approx_sub" { Text "/home/robert/projects/XORFloat32/inverse.v" 1252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1252 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429203 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1252 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rli.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rli.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rli " "Found entity 1: add_sub_rli" {  } { { "db/add_sub_rli.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_rli.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rli sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub\|add_sub_rli:auto_generated " "Elaborating entity \"add_sub_rli\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:approx_sub\|add_sub_rli:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment\"" {  } { { "inverse.v" "bias_adjustment" { Text "/home/robert/projects/XORFloat32/inverse.v" 1278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1278 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429233 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429234 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1278 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4cl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4cl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4cl " "Found entity 1: add_sub_4cl" {  } { { "db/add_sub_4cl.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_4cl.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4cl sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment\|add_sub_4cl:auto_generated " "Elaborating entity \"add_sub_4cl\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:bias_adjustment\|add_sub_4cl:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add " "Elaborating entity \"lpm_add_sub\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add\"" {  } { { "inverse.v" "modified_add" { Text "/home/robert/projects/XORFloat32/inverse.v" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1305 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429263 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1305 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ni.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ni " "Found entity 1: add_sub_8ni" {  } { { "db/add_sub_8ni.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_8ni.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8ni sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add\|add_sub_8ni:auto_generated " "Elaborating entity \"add_sub_8ni\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_add_sub:modified_add\|add_sub_8ni:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6 " "Elaborating entity \"lpm_compare\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6\"" {  } { { "inverse.v" "cmpr6" { Text "/home/robert/projects/XORFloat32/inverse.v" 1324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1324 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429292 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429292 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429292 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1324 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfi " "Found entity 1: cmpr_hfi" {  } { { "db/cmpr_hfi.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_hfi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hfi sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6\|cmpr_hfi:auto_generated " "Elaborating entity \"cmpr_hfi\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_compare:cmpr6\|cmpr_hfi:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0 " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0\"" {  } { { "inverse.v" "inner_mult0" { Text "/home/robert/projects/XORFloat32/inverse.v" 1347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429321 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1347 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429322 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 13 " "Parameter \"lpm_widthb\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 37 " "Parameter \"lpm_widthp\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=AUTO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429322 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1347 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j9r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j9r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j9r " "Found entity 1: mult_j9r" {  } { { "db/mult_j9r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_j9r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_j9r sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0\|mult_j9r:auto_generated " "Elaborating entity \"mult_j9r\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult0\|mult_j9r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1 " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1\"" {  } { { "inverse.v" "inner_mult1" { Text "/home/robert/projects/XORFloat32/inverse.v" 1373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429353 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1373 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429353 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 25 " "Parameter \"lpm_widthb\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 49 " "Parameter \"lpm_widthp\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=AUTO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429353 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1373 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_p9r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_p9r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_p9r " "Found entity 1: mult_p9r" {  } { { "db/mult_p9r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_p9r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_p9r sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1\|mult_p9r:auto_generated " "Elaborating entity \"mult_p9r\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:inner_mult1\|mult_p9r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0 " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0\"" {  } { { "inverse.v" "outer_mult0" { Text "/home/robert/projects/XORFloat32/inverse.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1399 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 13 " "Parameter \"lpm_widthb\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 38 " "Parameter \"lpm_widthp\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=AUTO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429384 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1399 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l9r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l9r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l9r " "Found entity 1: mult_l9r" {  } { { "db/mult_l9r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_l9r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l9r sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0\|mult_l9r:auto_generated " "Elaborating entity \"mult_l9r\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult0\|mult_l9r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1 " "Elaborating entity \"lpm_mult\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1\"" {  } { { "inverse.v" "outer_mult1" { Text "/home/robert/projects/XORFloat32/inverse.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1425 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429416 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 3 " "Parameter \"lpm_pipeline\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 25 " "Parameter \"lpm_widtha\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 25 " "Parameter \"lpm_widthb\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 50 " "Parameter \"lpm_widthp\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=AUTO " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429416 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1425 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_i9r.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_i9r.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_i9r " "Found entity 1: mult_i9r" {  } { { "db/mult_i9r.v" "" { Text "/home/robert/projects/XORFloat32/db/mult_i9r.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_i9r sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1\|mult_i9r:auto_generated " "Elaborating entity \"mult_i9r\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mult:outer_mult1\|mult_i9r:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1 " "Elaborating entity \"lpm_mux\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1\"" {  } { { "inverse.v" "mux1" { Text "/home/robert/projects/XORFloat32/inverse.v" 1441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1 " "Elaborated megafunction instantiation \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1\"" {  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1441 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429447 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1 " "Instantiated megafunction \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 32 " "Parameter \"lpm_size\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 5 " "Parameter \"lpm_widths\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429447 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mux " "Parameter \"lpm_type\" = \"lpm_mux\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181429447 ""}  } { { "inverse.v" "" { Text "/home/robert/projects/XORFloat32/inverse.v" 1441 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181429447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4dg " "Found entity 1: mux_4dg" {  } { { "db/mux_4dg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/mux_4dg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181429480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181429480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4dg sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1\|mux_4dg:auto_generated " "Elaborating entity \"mux_4dg\" for hierarchy \"sigmoid:s1\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|lpm_mux:mux1\|mux_4dg:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181429480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert convert:convert_inst " "Elaborating entity \"convert\" for hierarchy \"convert:convert_inst\"" {  } { { "DE10_Nano_Computer.sv" "convert_inst" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_altfp_convert_7qm convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component " "Elaborating entity \"convert_altfp_convert_7qm\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\"" {  } { { "convert.v" "convert_altfp_convert_7qm_component" { Text "/home/robert/projects/XORFloat32/convert.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_altbarrel_shift_kof convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|convert_altbarrel_shift_kof:altbarrel_shift6 " "Elaborating entity \"convert_altbarrel_shift_kof\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|convert_altbarrel_shift_kof:altbarrel_shift6\"" {  } { { "convert.v" "altbarrel_shift6" { Text "/home/robert/projects/XORFloat32/convert.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4\"" {  } { { "convert.v" "add_sub4" { Text "/home/robert/projects/XORFloat32/convert.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 618 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432316 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432316 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432316 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 618 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cpe " "Found entity 1: add_sub_cpe" {  } { { "db/add_sub_cpe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_cpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cpe convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4\|add_sub_cpe:auto_generated " "Elaborating entity \"add_sub_cpe\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub4\|add_sub_cpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5\"" {  } { { "convert.v" "add_sub5" { Text "/home/robert/projects/XORFloat32/convert.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 643 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432347 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 643 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9oe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9oe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9oe " "Found entity 1: add_sub_9oe" {  } { { "db/add_sub_9oe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_9oe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9oe convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated " "Elaborating entity \"add_sub_9oe\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub5\|add_sub_9oe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "convert.v" "add_sub7" { Text "/home/robert/projects/XORFloat32/convert.v" 668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 668 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 31 " "Parameter \"lpm_width\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432377 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 668 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i8f " "Found entity 1: add_sub_i8f" {  } { { "db/add_sub_i8f.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_i8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_i8f convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated " "Elaborating entity \"add_sub_i8f\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub7\|add_sub_i8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "convert.v" "add_sub8" { Text "/home/robert/projects/XORFloat32/convert.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 693 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Parameter \"lpm_width\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432408 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 693 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k8f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k8f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k8f " "Found entity 1: add_sub_k8f" {  } { { "db/add_sub_k8f.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_k8f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_k8f convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated " "Elaborating entity \"add_sub_k8f\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub8\|add_sub_k8f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9\"" {  } { { "convert.v" "add_sub9" { Text "/home/robert/projects/XORFloat32/convert.v" 718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 718 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432438 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 718 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_qpe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_qpe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_qpe " "Found entity 1: add_sub_qpe" {  } { { "db/add_sub_qpe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/add_sub_qpe.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_qpe convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated " "Elaborating entity \"add_sub_qpe\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_add_sub:add_sub9\|add_sub_qpe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1 " "Elaborating entity \"lpm_compare\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1\"" {  } { { "convert.v" "cmpr1" { Text "/home/robert/projects/XORFloat32/convert.v" 744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 744 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432468 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432468 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432468 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 744 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rog.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rog.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rog " "Found entity 1: cmpr_rog" {  } { { "db/cmpr_rog.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_rog.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_rog convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated " "Elaborating entity \"cmpr_rog\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr1\|cmpr_rog:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2 " "Elaborating entity \"lpm_compare\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2\"" {  } { { "convert.v" "cmpr2" { Text "/home/robert/projects/XORFloat32/convert.v" 769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 769 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432498 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 769 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_heg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_heg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_heg " "Found entity 1: cmpr_heg" {  } { { "db/cmpr_heg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_heg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_heg convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated " "Elaborating entity \"cmpr_heg\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr2\|cmpr_heg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3 " "Elaborating entity \"lpm_compare\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3\"" {  } { { "convert.v" "cmpr3" { Text "/home/robert/projects/XORFloat32/convert.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432527 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 794 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432528 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 794 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_oeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_oeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_oeg " "Found entity 1: cmpr_oeg" {  } { { "db/cmpr_oeg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_oeg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_oeg convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3\|cmpr_oeg:auto_generated " "Elaborating entity \"cmpr_oeg\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:cmpr3\|cmpr_oeg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare\"" {  } { { "convert.v" "max_shift_compare" { Text "/home/robert/projects/XORFloat32/convert.v" 819 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare\"" {  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 819 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432557 ""}  } { { "convert.v" "" { Text "/home/robert/projects/XORFloat32/convert.v" 819 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ieg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ieg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ieg " "Found entity 1: cmpr_ieg" {  } { { "db/cmpr_ieg.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_ieg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ieg convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated " "Elaborating entity \"cmpr_ieg\" for hierarchy \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|lpm_compare:max_shift_compare\|cmpr_ieg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE10_Nano_Computer.sv" "The_System" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432617 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432618 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432618 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432619 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432622 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432623 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1582181432627 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432627 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582181432627 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432627 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432629 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432629 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432630 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432633 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432633 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432633 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1582181432633 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432705 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432706 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432706 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/robert/projects/XORFloat32/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181432733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181432733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432808 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1582181432812 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL Computer_System:The_System\|Computer_System_System_PLL:system_pll " "Elaborating entity \"Computer_System_System_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_System_PLL_sys_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_System_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "sys_pll" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "altera_pll_i" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432834 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1582181432836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432836 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181432836 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181432836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "reset_from_locked" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_parallel_port_in_axi Computer_System:The_System\|Computer_System_parallel_port_in_axi:parallel_port_in_axi " "Elaborating entity \"Computer_System_parallel_port_in_axi\" for hierarchy \"Computer_System:The_System\|Computer_System_parallel_port_in_axi:parallel_port_in_axi\"" {  } { { "Computer_System/synthesis/Computer_System.v" "parallel_port_in_axi" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data Computer_System_parallel_port_in_axi.v(91) " "Verilog HDL or VHDL warning at Computer_System_parallel_port_in_axi.v(91): object \"data\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_parallel_port_in_axi.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432840 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_parallel_port_in_axi:parallel_port_in_axi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_parallel_port_out_axi Computer_System:The_System\|Computer_System_parallel_port_out_axi:parallel_port_out_axi " "Elaborating entity \"Computer_System_parallel_port_out_axi\" for hierarchy \"Computer_System:The_System\|Computer_System_parallel_port_out_axi:parallel_port_out_axi\"" {  } { { "Computer_System/synthesis/Computer_System.v" "parallel_port_out_axi" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_out_axi_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:parallel_port_out_axi_avalon_parallel_port_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_translator" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_agent" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_agent" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 642 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:parallel_port_out_axi_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_agent_rsp_fifo" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 683 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_agent_rdata_fifo" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 906 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_h2f_axi_master_wr_limiter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:parallel_port_out_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432944 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432946 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432946 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1582181432946 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432951 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1582181432952 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1582181432952 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:parallel_port_out_axi_avalon_parallel_port_slave_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:parallel_port_out_lw_axi_avalon_parallel_port_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:parallel_port_out_lw_axi_avalon_parallel_port_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "parallel_port_out_lw_axi_avalon_parallel_port_slave_translator" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "parallel_port_out_lw_axi_avalon_parallel_port_slave_agent" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "parallel_port_out_lw_axi_avalon_parallel_port_slave_agent_rsp_fifo" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router " "Elaborating entity \"Computer_System_mm_interconnect_1_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router:router\|Computer_System_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" "the_default_decode" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "router_002" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_1_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_router_002:router_002\|Computer_System_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181432998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:parallel_port_out_lw_axi_avalon_parallel_port_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_demux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "cmd_mux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_demux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_1_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|Computer_System_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "rsp_mux" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 1291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 565 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181433058 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_System_PLL.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/submodules/Computer_System_System_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "/home/robert/projects/XORFloat32/Computer_System/synthesis/Computer_System.v" 395 0 0 } } { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 534 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181436857 "|DE10_Nano_Computer|Computer_System:The_System|Computer_System_System_PLL:system_pll|Computer_System_System_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1582181436857 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1582181436857 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181442835 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582181447663 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582181447663 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582181448000 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582181448000 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582181448076 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582181448076 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582181448089 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582181448089 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|sign_out_dffe5_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|sign_out_dffe5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 26 " "Parameter TAP_DISTANCE set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 2 " "Parameter WIDTH set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|input_is_infinity_16_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 9 " "Parameter WIDTH set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 15 " "Parameter TAP_DISTANCE set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|exp_out_dffe5_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|exp_out_dffe5_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 13 " "Parameter TAP_DISTANCE set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|exp_value_b4_bias_dffe_0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 11 " "Parameter TAP_DISTANCE set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 24 " "Parameter WIDTH set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|man_dffe_6_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|man_dffe_6_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 204 " "Parameter WIDTH set to 204" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|extra_ln2_dffe_1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|extra_ln2_dffe_1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 5 " "Parameter TAP_DISTANCE set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 47 " "Parameter WIDTH set to 47" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|exp_and_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|exp_and_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 52 " "Parameter WIDTH set to 52" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|below_lower_limit1_reg1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|below_lower_limit1_reg1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 266 " "Parameter WIDTH set to 266" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181450160 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1582181450160 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:exp_out_dffe5_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:exp_out_dffe5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181450242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:exp_out_dffe5_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:exp_out_dffe5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 13 " "Parameter \"TAP_DISTANCE\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450242 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181450242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d0v " "Found entity 1: shift_taps_d0v" {  } { { "db/shift_taps_d0v.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_d0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nu91 " "Found entity 1: altsyncram_nu91" {  } { { "db/altsyncram_nu91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_nu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjf " "Found entity 1: cntr_bjf" {  } { { "db/cntr_bjf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_bjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_c9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|altshift_taps:man_dffe_6_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|altshift_taps:man_dffe_6_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181450407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|altshift_taps:man_dffe_6_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|inverse:inverse_inst\|inverse_altfp_inv_vec:inverse_altfp_inv_vec_component\|altshift_taps:man_dffe_6_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 204 " "Parameter \"WIDTH\" = \"204\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450407 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181450407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f0v " "Found entity 1: shift_taps_f0v" {  } { { "db/shift_taps_f0v.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_f0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pu91 " "Found entity 1: altsyncram_pu91" {  } { { "db/altsyncram_pu91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_pu91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:exp_and_reg1_rtl_0 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:exp_and_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181450601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:exp_and_reg1_rtl_0 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:exp_and_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 52 " "Parameter \"WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450602 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181450602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_gvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_gvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_gvu " "Found entity 1: shift_taps_gvu" {  } { { "db/shift_taps_gvu.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_gvu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7s91 " "Found entity 1: altsyncram_7s91" {  } { { "db/altsyncram_7s91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_7s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:below_lower_limit1_reg1_rtl_0 " "Elaborated megafunction instantiation \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:below_lower_limit1_reg1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181450744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:below_lower_limit1_reg1_rtl_0 " "Instantiated megafunction \"convert:convert_inst\|convert_altfp_convert_7qm:convert_altfp_convert_7qm_component\|altshift_taps:below_lower_limit1_reg1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 266 " "Parameter \"WIDTH\" = \"266\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450744 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181450744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_k0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_k0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_k0v " "Found entity 1: shift_taps_k0v" {  } { { "db/shift_taps_k0v.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_k0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1v91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1v91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1v91 " "Found entity 1: altsyncram_1v91" {  } { { "db/altsyncram_1v91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_1v91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_ohf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_a9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:extra_ln2_dffe_1_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:extra_ln2_dffe_1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181450948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:extra_ln2_dffe_1_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:extra_ln2_dffe_1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 5 " "Parameter \"TAP_DISTANCE\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 47 " "Parameter \"WIDTH\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450948 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181450948 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181450948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cvu " "Found entity 1: shift_taps_cvu" {  } { { "db/shift_taps_cvu.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_cvu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181450975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181450975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2s91 " "Found entity 1: altsyncram_2s91" {  } { { "db/altsyncram_2s91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_2s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rhf " "Found entity 1: cntr_rhf" {  } { { "db/cntr_rhf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_rhf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451037 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181451091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:input_is_infinity_16_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 9 " "Parameter \"WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451091 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181451091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_evu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_evu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_evu " "Found entity 1: shift_taps_evu" {  } { { "db/shift_taps_evu.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_evu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4s91 " "Found entity 1: altsyncram_4s91" {  } { { "db/altsyncram_4s91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_4s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_ejf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451174 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181451227 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:barrel_shifter_underflow_dffe2_15_pipes0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 15 " "Parameter \"TAP_DISTANCE\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451227 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451227 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181451227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fvu " "Found entity 1: shift_taps_fvu" {  } { { "db/shift_taps_fvu.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_fvu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6s91 " "Found entity 1: altsyncram_6s91" {  } { { "db/altsyncram_6s91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_6s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_djf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_djf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_djf " "Found entity 1: cntr_djf" {  } { { "db/cntr_djf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_djf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181451365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0 " "Instantiated megafunction \"sigmoid:s3\|expo:expo_inst\|expo_altfp_exp_5fc:expo_altfp_exp_5fc_component\|altshift_taps:exp_value_b4_bias_dffe_0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 11 " "Parameter \"TAP_DISTANCE\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 24 " "Parameter \"WIDTH\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181451365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_b0v.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_b0v.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_b0v " "Found entity 1: shift_taps_b0v" {  } { { "db/shift_taps_b0v.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_b0v.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ju91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ju91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ju91 " "Found entity 1: altsyncram_ju91" {  } { { "db/altsyncram_ju91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_ju91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9jf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9jf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9jf " "Found entity 1: cntr_9jf" {  } { { "db/cntr_9jf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_9jf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451452 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:sign_out_dffe5_rtl_0 " "Elaborated megafunction instantiation \"sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:sign_out_dffe5_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181451507 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:sign_out_dffe5_rtl_0 " "Instantiated megafunction \"sigmoid:s2\|add:add_inst\|add_altfp_add_sub_nti:add_altfp_add_sub_nti_component\|altshift_taps:sign_out_dffe5_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 26 " "Parameter \"TAP_DISTANCE\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 2 " "Parameter \"WIDTH\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451507 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1582181451507 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1582181451507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_dvu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_dvu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_dvu " "Found entity 1: shift_taps_dvu" {  } { { "db/shift_taps_dvu.tdf" "" { Text "/home/robert/projects/XORFloat32/db/shift_taps_dvu.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3s91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3s91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3s91 " "Found entity 1: altsyncram_3s91" {  } { { "db/altsyncram_3s91.tdf" "" { Text "/home/robert/projects/XORFloat32/db/altsyncram_3s91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gjf " "Found entity 1: cntr_gjf" {  } { { "db/cntr_gjf.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cntr_gjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/robert/projects/XORFloat32/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582181451617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181451617 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582181452285 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 2 1582181457185 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 2 1582181457185 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 3 1582181457492 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 3 1582181457492 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 0 1582181457560 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 0 1582181457560 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "log.qip " "Tcl Script File log.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE log.qip " "set_global_assignment -name QIP_FILE log.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 1 1582181457909 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 1 1582181457909 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ADC_CS_N " "bidirectional pin \"ADC_CS_N\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 141 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 153 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 1 1582181459960 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 1 1582181459960 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 181 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 182 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 183 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 192 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 194 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 202 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 207 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 210 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 210 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 213 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 214 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 215 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 216 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 217 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 220 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 223 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 227 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 228 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 234 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 241 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 243 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181462588 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1582181462588 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 144 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 147 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 148 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 149 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 150 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 156 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_WE_N GND " "Pin \"DRAM_WE_N\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|DRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582181462590 "|DE10_Nano_Computer|LEDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582181462590 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2645 " "2645 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1582181468070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181468635 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/robert/projects/XORFloat32/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file /home/robert/projects/XORFloat32/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181472165 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "12 0 1 0 0 " "Adding 12 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582181636133 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582181636133 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_System_PLL:system_pll\|Computer_System_System_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1582181636745 ""}  } { { "altera_pll.v" "" { Text "/home/robert/intelFPGA/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1582181636745 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 136 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 137 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 138 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 143 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 160 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE10_Nano_Computer.sv" "" { Text "/home/robert/projects/XORFloat32/DE10_Nano_Computer.sv" 166 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1582181637507 "|DE10_Nano_Computer|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1582181637507 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17566 " "Implemented 17566 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "88 " "Implemented 88 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16037 " "Implemented 16037 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_RAMS" "634 " "Implemented 634 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1582181637549 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "54 " "Implemented 54 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1582181637549 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582181637549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 190 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 190 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1534 " "Peak virtual memory: 1534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582181637657 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 22:53:57 2020 " "Processing ended: Wed Feb 19 22:53:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582181637657 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:43 " "Elapsed time: 00:03:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582181637657 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:13 " "Total CPU time (on all processors): 00:04:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582181637657 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582181637657 ""}
