

================================================================
== Vivado HLS Report for 'xillybus_wrapper'
================================================================
* Date:           Mon May 16 17:09:07 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        coprocess
* Solution:       example
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.10|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |                                            |                                 |  Latency  |  Interval | Pipeline|
        |                  Instance                  |              Module             | min | max | min | max |   Type  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+
        |grp_xillybus_wrapper_xilly_decprint_fu_172  |xillybus_wrapper_xilly_decprint  |    ?|    ?|    ?|    ?|   none  |
        |grp_xillybus_wrapper_xilly_puts_1_fu_183    |xillybus_wrapper_xilly_puts_1    |    ?|    ?|    ?|    ?|   none  |
        +--------------------------------------------+---------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    15|    no    |
        | + Loop 1.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 2     |    ?|    ?|         ?|          -|          -|     2|    no    |
        | + Loop 2.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        |- Loop 3     |    ?|    ?|         ?|          -|          -|     1|    no    |
        | + Loop 3.1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|     23|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|     318|    424|
|Memory           |        0|      -|      50|      6|
|Multiplexer      |        -|      -|       -|     51|
|Register         |        -|      -|     113|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     481|    504|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |grp_xillybus_wrapper_xilly_decprint_fu_172  |xillybus_wrapper_xilly_decprint  |        0|      0|  242|  351|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183    |xillybus_wrapper_xilly_puts_1    |        0|      0|   76|   73|
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+
    |Total                                       |                                 |        0|      0|  318|  424|
    +--------------------------------------------+---------------------------------+---------+-------+-----+-----+

    * Memory: 
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |          Module         | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |p_str3_U  |xillybus_wrapper_p_str3  |        0|   7|   2|    16|    7|     1|          112|
    |p_str4_U  |xillybus_wrapper_p_str4  |        0|   7|   1|     3|    7|     1|           21|
    |p_str5_U  |xillybus_wrapper_p_str5  |        0|  16|   1|     4|    8|     1|           32|
    |p_str6_U  |xillybus_wrapper_p_str6  |        0|  16|   1|     4|    8|     1|           32|
    |p_str7_U  |xillybus_wrapper_p_str7  |        0|   4|   1|     2|    4|     1|            8|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                         |        0|  50|   6|    29|   34|     5|          205|
    +----------+-------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |mul_fu_320_p2       |     *    |      1|  0|   0|          10|          11|
    |p_rec_i7_fu_275_p2  |     +    |      0|  0|   2|           2|           1|
    |p_rec_i_fu_209_p2   |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_303_p2      |     +    |      0|  0|   9|           9|           9|
    |ap_sig_bdd_104      |    and   |      0|  0|   1|           1|           1|
    |tmp_i2_fu_269_p2    |   icmp   |      0|  0|   3|           2|           3|
    |tmp_i_fu_203_p2     |   icmp   |      0|  0|   4|           4|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      1|  0|  23|          32|          28|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                       | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                         |  18|         21|    1|         21|
    |debug_out                                         |   8|          6|    8|         48|
    |debug_out_ap_vld                                  |   1|          4|    1|          4|
    |grp_xillybus_wrapper_xilly_decprint_fu_172_val_r  |   8|          4|    8|         32|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183_str_q0   |   8|          3|    8|         24|
    |p_0_rec_i1_reg_146                                |   2|          2|    2|          4|
    |p_0_rec_i_reg_135                                 |   4|          2|    4|          8|
    |p_str5_ce0                                        |   1|          2|    1|          2|
    |p_str6_ce0                                        |   1|          2|    1|          2|
    +--------------------------------------------------+----+-----------+-----+-----------+
    |Total                                             |  51|         46|   34|        145|
    +--------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                         |  20|   0|   20|          0|
    |b_cast4_reg_393                                                   |   8|   0|    9|          1|
    |b_reg_368                                                         |   8|   0|    8|          0|
    |g_cast5_reg_388                                                   |   8|   0|    9|          1|
    |g_reg_383                                                         |   8|   0|    8|          0|
    |grp_xillybus_wrapper_xilly_decprint_fu_172_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |grp_xillybus_wrapper_xilly_puts_1_fu_183_ap_start_ap_start_reg    |   1|   0|    1|          0|
    |p_0_rec_i1_reg_146                                                |   2|   0|    2|          0|
    |p_0_rec_i8_reg_157                                                |   1|   0|    1|          0|
    |p_0_rec_i_reg_135                                                 |   4|   0|    4|          0|
    |p_rec_i7_reg_410                                                  |   2|   0|    2|          0|
    |p_rec_i_reg_358                                                   |   4|   0|    4|          0|
    |p_str3_load_cast_reg_363                                          |   7|   0|    8|          1|
    |p_str4_load_cast_reg_415                                          |   7|   0|    8|          1|
    |p_str7_load_cast_reg_428                                          |   4|   0|    8|          4|
    |r_cast6_reg_378                                                   |   8|   0|   10|          2|
    |r_reg_373                                                         |   8|   0|    8|          0|
    |tmp_i2_reg_406                                                    |   1|   0|    1|          0|
    |tmp_i_reg_354                                                     |   1|   0|    1|          0|
    |y_reg_433                                                         |  10|   0|   10|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 113|   0|  123|         10|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |   Source Object  |    C Type    |
+------------------+-----+-----+--------------+------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|ap_rst            |  in |    1| ap_ctrl_none | xillybus_wrapper | return value |
|in_r_dout         |  in |   32|    ap_fifo   |       in_r       |    pointer   |
|in_r_empty_n      |  in |    1|    ap_fifo   |       in_r       |    pointer   |
|in_r_read         | out |    1|    ap_fifo   |       in_r       |    pointer   |
|out_r_din         | out |   32|    ap_fifo   |       out_r      |    pointer   |
|out_r_full_n      |  in |    1|    ap_fifo   |       out_r      |    pointer   |
|out_r_write       | out |    1|    ap_fifo   |       out_r      |    pointer   |
|debug_ready       |  in |    8|    ap_none   |    debug_ready   |    pointer   |
|debug_out         | out |    8|    ap_vld    |     debug_out    |    pointer   |
|debug_out_ap_vld  | out |    1|    ap_vld    |     debug_out    |    pointer   |
+------------------+-----+-----+--------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 20
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!tmp_i)
	5  / (tmp_i)
4 --> 
	4  / (!tmp)
	2  / (tmp)
5 --> 
	6  / true
6 --> 
	7  / (!tmp_i2)
	8  / (tmp_i2)
7 --> 
	7  / (!tmp_1)
	5  / (tmp_1)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / (!p_0_rec_i8)
	20  / (p_0_rec_i8)
19 --> 
	19  / (!tmp_2)
	17  / (tmp_2)
20 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_21 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_r) nounwind, !map !12

ST_1: stg_22 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %out_r) nounwind, !map !16

ST_1: stg_23 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @str) nounwind

ST_1: stg_24 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecInterface(i32* %in_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_25 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %out_r, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_26 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_27 [1/1] 1.57ns
:6  br label %1


 <State 2>: 2.39ns
ST_2: p_0_rec_i [1/1] 0.00ns
:0  %p_0_rec_i = phi i4 [ 0, %0 ], [ %p_rec_i, %2 ]

ST_2: p_0_rec_i_cast [1/1] 0.00ns
:1  %p_0_rec_i_cast = zext i4 %p_0_rec_i to i32

ST_2: p_str3_addr [1/1] 0.00ns
:2  %p_str3_addr = getelementptr [16 x i7]* @p_str3, i32 0, i32 %p_0_rec_i_cast

ST_2: p_str3_load [2/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_2: tmp_i [1/1] 1.88ns
:5  %tmp_i = icmp eq i4 %p_0_rec_i, -1

ST_2: p_rec_i [1/1] 0.80ns
:7  %p_rec_i = add i4 %p_0_rec_i, 1


 <State 3>: 2.39ns
ST_3: p_str3_load [1/2] 2.39ns
:3  %p_str3_load = load i7* %p_str3_addr, align 1

ST_3: p_str3_load_cast [1/1] 0.00ns
:4  %p_str3_load_cast = zext i7 %p_str3_load to i8

ST_3: empty [1/1] 0.00ns
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 15, i64 15, i64 15) nounwind

ST_3: stg_37 [1/1] 0.00ns
:8  br i1 %tmp_i, label %xilly_puts.3.exit, label %.preheader.i

ST_3: in_read [1/1] 1.86ns
xilly_puts.3.exit:0  %in_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %in_r) nounwind

ST_3: b [1/1] 0.00ns
xilly_puts.3.exit:1  %b = trunc i32 %in_read to i8

ST_3: r [1/1] 0.00ns
xilly_puts.3.exit:2  %r = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 16, i32 23)

ST_3: r_cast6 [1/1] 0.00ns
xilly_puts.3.exit:3  %r_cast6 = zext i8 %r to i10

ST_3: g [1/1] 0.00ns
xilly_puts.3.exit:4  %g = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %in_read, i32 8, i32 15)

ST_3: g_cast5 [1/1] 0.00ns
xilly_puts.3.exit:5  %g_cast5 = zext i8 %g to i9

ST_3: b_cast4 [1/1] 0.00ns
xilly_puts.3.exit:6  %b_cast4 = zext i8 %b to i9

ST_3: stg_45 [1/1] 1.57ns
xilly_puts.3.exit:7  br label %3


 <State 4>: 1.57ns
ST_4: debug_ready_load [1/1] 0.00ns
.preheader.i:0  %debug_ready_load = load volatile i8* @debug_ready, align 1

ST_4: tmp [1/1] 0.00ns
.preheader.i:1  %tmp = trunc i8 %debug_ready_load to i1

ST_4: stg_48 [1/1] 0.00ns
.preheader.i:2  br i1 %tmp, label %2, label %.preheader.i

ST_4: stg_49 [1/1] 1.57ns
:0  store volatile i8 %p_str3_load_cast, i8* @debug_out, align 1

ST_4: stg_50 [1/1] 0.00ns
:1  br label %1


 <State 5>: 2.39ns
ST_5: p_0_rec_i1 [1/1] 0.00ns
:0  %p_0_rec_i1 = phi i2 [ 0, %xilly_puts.3.exit ], [ %p_rec_i7, %4 ]

ST_5: p_0_rec_i1_cast [1/1] 0.00ns
:1  %p_0_rec_i1_cast = zext i2 %p_0_rec_i1 to i32

ST_5: p_str4_addr [1/1] 0.00ns
:2  %p_str4_addr = getelementptr [3 x i7]* @p_str4, i32 0, i32 %p_0_rec_i1_cast

ST_5: p_str4_load [2/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_5: tmp_i2 [1/1] 1.36ns
:5  %tmp_i2 = icmp eq i2 %p_0_rec_i1, -2

ST_5: p_rec_i7 [1/1] 0.80ns
:7  %p_rec_i7 = add i2 %p_0_rec_i1, 1


 <State 6>: 2.61ns
ST_6: p_str4_load [1/2] 2.39ns
:3  %p_str4_load = load i7* %p_str4_addr, align 1

ST_6: p_str4_load_cast [1/1] 0.00ns
:4  %p_str4_load_cast = zext i7 %p_str4_load to i8

ST_6: empty_8 [1/1] 0.00ns
:6  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2) nounwind

ST_6: stg_60 [1/1] 0.00ns
:8  br i1 %tmp_i2, label %xilly_puts.2.exit, label %.preheader.i6

ST_6: stg_61 [2/2] 2.61ns
xilly_puts.2.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %r) nounwind


 <State 7>: 1.57ns
ST_7: debug_ready_load_1 [1/1] 0.00ns
.preheader.i6:0  %debug_ready_load_1 = load volatile i8* @debug_ready, align 1

ST_7: tmp_1 [1/1] 0.00ns
.preheader.i6:1  %tmp_1 = trunc i8 %debug_ready_load_1 to i1

ST_7: stg_64 [1/1] 0.00ns
.preheader.i6:2  br i1 %tmp_1, label %4, label %.preheader.i6

ST_7: stg_65 [1/1] 1.57ns
:0  store volatile i8 %p_str4_load_cast, i8* @debug_out, align 1

ST_7: stg_66 [1/1] 0.00ns
:1  br label %3


 <State 8>: 0.00ns
ST_8: stg_67 [1/2] 0.00ns
xilly_puts.2.exit:0  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %r) nounwind


 <State 9>: 0.00ns
ST_9: stg_68 [2/2] 0.00ns
xilly_puts.2.exit:1  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str5) nounwind


 <State 10>: 0.00ns
ST_10: stg_69 [1/2] 0.00ns
xilly_puts.2.exit:1  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str5) nounwind


 <State 11>: 2.61ns
ST_11: stg_70 [2/2] 2.61ns
xilly_puts.2.exit:2  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %g) nounwind


 <State 12>: 0.00ns
ST_12: stg_71 [1/2] 0.00ns
xilly_puts.2.exit:2  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %g) nounwind


 <State 13>: 0.00ns
ST_13: stg_72 [2/2] 0.00ns
xilly_puts.2.exit:3  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str6) nounwind


 <State 14>: 0.00ns
ST_14: stg_73 [1/2] 0.00ns
xilly_puts.2.exit:3  call fastcc void @xillybus_wrapper_xilly_puts.1([4 x i8]* @p_str6) nounwind


 <State 15>: 2.61ns
ST_15: stg_74 [2/2] 2.61ns
xilly_puts.2.exit:4  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %b) nounwind


 <State 16>: 1.57ns
ST_16: stg_75 [1/2] 0.00ns
xilly_puts.2.exit:4  call fastcc void @xillybus_wrapper_xilly_decprint(i8 %b) nounwind

ST_16: stg_76 [1/1] 1.57ns
xilly_puts.2.exit:5  br label %5


 <State 17>: 2.39ns
ST_17: p_0_rec_i8 [1/1] 0.00ns
:0  %p_0_rec_i8 = phi i1 [ false, %xilly_puts.2.exit ], [ true, %6 ]

ST_17: p_0_rec_i8_cast [1/1] 0.00ns
:1  %p_0_rec_i8_cast = zext i1 %p_0_rec_i8 to i32

ST_17: p_str7_addr [1/1] 0.00ns
:2  %p_str7_addr = getelementptr [2 x i4]* @p_str7, i32 0, i32 %p_0_rec_i8_cast

ST_17: p_str7_load [2/2] 2.39ns
:3  %p_str7_load = load i4* %p_str7_addr, align 1


 <State 18>: 8.10ns
ST_18: p_str7_load [1/2] 2.39ns
:3  %p_str7_load = load i4* %p_str7_addr, align 1

ST_18: p_str7_load_cast [1/1] 0.00ns
:4  %p_str7_load_cast = zext i4 %p_str7_load to i8

ST_18: empty_9 [1/1] 0.00ns
:5  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1) nounwind

ST_18: stg_84 [1/1] 0.00ns
:6  br i1 %p_0_rec_i8, label %xilly_puts.exit, label %.preheader.i13

ST_18: tmp1 [1/1] 1.72ns
xilly_puts.exit:0  %tmp1 = add i9 %b_cast4, %g_cast5

ST_18: tmp1_cast [1/1] 0.00ns
xilly_puts.exit:1  %tmp1_cast = zext i9 %tmp1 to i10

ST_18: tmp_3 [1/1] 0.00ns
xilly_puts.exit:2  %tmp_3 = add i10 %tmp1_cast, %r_cast6

ST_18: zext_cast [1/1] 0.00ns
xilly_puts.exit:3  %zext_cast = zext i10 %tmp_3 to i22

ST_18: mul [1/1] 6.38ns
xilly_puts.exit:4  %mul = mul i22 %zext_cast, 1366

ST_18: y [1/1] 0.00ns
xilly_puts.exit:5  %y = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %mul, i32 12, i32 21)


 <State 19>: 1.57ns
ST_19: debug_ready_load_2 [1/1] 0.00ns
.preheader.i13:0  %debug_ready_load_2 = load volatile i8* @debug_ready, align 1

ST_19: tmp_2 [1/1] 0.00ns
.preheader.i13:1  %tmp_2 = trunc i8 %debug_ready_load_2 to i1

ST_19: stg_93 [1/1] 0.00ns
.preheader.i13:2  br i1 %tmp_2, label %6, label %.preheader.i13

ST_19: stg_94 [1/1] 1.57ns
:0  store volatile i8 %p_str7_load_cast, i8* @debug_out, align 1

ST_19: stg_95 [1/1] 0.00ns
:1  br label %5


 <State 20>: 1.86ns
ST_20: y_cast [1/1] 0.00ns
xilly_puts.exit:6  %y_cast = zext i10 %y to i32

ST_20: stg_97 [1/1] 1.86ns
xilly_puts.exit:7  call void @_ssdm_op_Write.ap_fifo.i32P(i32* %out_r, i32 %y_cast) nounwind

ST_20: stg_98 [1/1] 0.00ns
xilly_puts.exit:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x3ea22d8; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x3ea2338; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_str3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3ea23f8; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ debug_ready]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=0; type=0; mode=0x3ea2cf8; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_none:ce=0
Port [ debug_out]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=0; mode=0x3ea2ed8; pingpong=0; private_global=0; linkage=15; visibility=0; IO mode=ap_vld:ce=0
Port [ p_str4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3ea2c38; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ powers10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; mode=0x3ea2c98; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ p_str5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3ea2db8; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3ea2f38; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_str7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x3ea2f98; pingpong=0; private_global=0; linkage=8; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_21             (specbitsmap      ) [ 000000000000000000000]
stg_22             (specbitsmap      ) [ 000000000000000000000]
stg_23             (spectopmodule    ) [ 000000000000000000000]
stg_24             (specinterface    ) [ 000000000000000000000]
stg_25             (specinterface    ) [ 000000000000000000000]
stg_26             (specinterface    ) [ 000000000000000000000]
stg_27             (br               ) [ 011110000000000000000]
p_0_rec_i          (phi              ) [ 001000000000000000000]
p_0_rec_i_cast     (zext             ) [ 000000000000000000000]
p_str3_addr        (getelementptr    ) [ 000100000000000000000]
tmp_i              (icmp             ) [ 000100000000000000000]
p_rec_i            (add              ) [ 011110000000000000000]
p_str3_load        (load             ) [ 000000000000000000000]
p_str3_load_cast   (zext             ) [ 000010000000000000000]
empty              (speclooptripcount) [ 000000000000000000000]
stg_37             (br               ) [ 000000000000000000000]
in_read            (read             ) [ 000000000000000000000]
b                  (trunc            ) [ 000001111111111110000]
r                  (partselect       ) [ 000001111000000000000]
r_cast6            (zext             ) [ 000001111111111111110]
g                  (partselect       ) [ 000001111111100000000]
g_cast5            (zext             ) [ 000001111111111111110]
b_cast4            (zext             ) [ 000001111111111111110]
stg_45             (br               ) [ 001111110000000000000]
debug_ready_load   (load             ) [ 000000000000000000000]
tmp                (trunc            ) [ 001110000000000000000]
stg_48             (br               ) [ 000000000000000000000]
stg_49             (store            ) [ 000000000000000000000]
stg_50             (br               ) [ 011110000000000000000]
p_0_rec_i1         (phi              ) [ 000001000000000000000]
p_0_rec_i1_cast    (zext             ) [ 000000000000000000000]
p_str4_addr        (getelementptr    ) [ 000000100000000000000]
tmp_i2             (icmp             ) [ 000000100000000000000]
p_rec_i7           (add              ) [ 000101110000000000000]
p_str4_load        (load             ) [ 000000000000000000000]
p_str4_load_cast   (zext             ) [ 000000010000000000000]
empty_8            (speclooptripcount) [ 000000000000000000000]
stg_60             (br               ) [ 000000000000000000000]
debug_ready_load_1 (load             ) [ 000000000000000000000]
tmp_1              (trunc            ) [ 000001110000000000000]
stg_64             (br               ) [ 000000000000000000000]
stg_65             (store            ) [ 000000000000000000000]
stg_66             (br               ) [ 000101110000000000000]
stg_67             (call             ) [ 000000000000000000000]
stg_69             (call             ) [ 000000000000000000000]
stg_71             (call             ) [ 000000000000000000000]
stg_73             (call             ) [ 000000000000000000000]
stg_75             (call             ) [ 000000000000000000000]
stg_76             (br               ) [ 000000000000000011110]
p_0_rec_i8         (phi              ) [ 000000000000000001100]
p_0_rec_i8_cast    (zext             ) [ 000000000000000000000]
p_str7_addr        (getelementptr    ) [ 000000000000000000100]
p_str7_load        (load             ) [ 000000000000000000000]
p_str7_load_cast   (zext             ) [ 000000000000000000010]
empty_9            (speclooptripcount) [ 000000000000000000000]
stg_84             (br               ) [ 000000000000000000000]
tmp1               (add              ) [ 000000000000000000000]
tmp1_cast          (zext             ) [ 000000000000000000000]
tmp_3              (add              ) [ 000000000000000000000]
zext_cast          (zext             ) [ 000000000000000000000]
mul                (mul              ) [ 000000000000000000000]
y                  (partselect       ) [ 000000000000000000001]
debug_ready_load_2 (load             ) [ 000000000000000000000]
tmp_2              (trunc            ) [ 000000000000000001110]
stg_93             (br               ) [ 000000000000000000000]
stg_94             (store            ) [ 000000000000000000000]
stg_95             (br               ) [ 000000000000000011110]
y_cast             (zext             ) [ 000000000000000000000]
stg_97             (write            ) [ 000000000000000000000]
stg_98             (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_str3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="debug_ready">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_ready"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_str4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="powers10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="powers10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_str5">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_str6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_str7">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_xilly_decprint"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xillybus_wrapper_xilly_puts.1"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="in_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="stg_97_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="10" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_97/20 "/>
</bind>
</comp>

<comp id="99" class="1004" name="p_str3_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="4" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str3_addr/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="109" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str3_load/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="p_str4_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="7" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str4_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="2" slack="0"/>
<pin id="120" dir="0" index="1" bw="7" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str4_load/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="p_str7_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_str7_addr/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="4" slack="2147483647"/>
<pin id="133" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_str7_load/17 "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_0_rec_i_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_0_rec_i_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i/2 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_0_rec_i1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="1"/>
<pin id="148" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_0_rec_i1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="1"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="2" slack="0"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i1/5 "/>
</bind>
</comp>

<comp id="157" class="1005" name="p_0_rec_i8_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_0_rec_i8 (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_0_rec_i8_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="1" slack="1"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0_rec_i8/17 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_xillybus_wrapper_xilly_decprint_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="8" slack="2"/>
<pin id="175" dir="0" index="2" bw="28" slack="0"/>
<pin id="176" dir="0" index="3" bw="8" slack="0"/>
<pin id="177" dir="0" index="4" bw="8" slack="0"/>
<pin id="178" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_61/6 stg_70/11 stg_74/15 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_xillybus_wrapper_xilly_puts_1_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="0" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="0" index="2" bw="8" slack="0"/>
<pin id="187" dir="0" index="3" bw="8" slack="0"/>
<pin id="188" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_68/9 stg_72/13 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="debug_ready_load/4 debug_ready_load_1/7 debug_ready_load_2/19 "/>
</bind>
</comp>

<comp id="198" class="1004" name="p_0_rec_i_cast_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i_cast/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_i_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_rec_i_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="p_str3_load_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str3_load_cast/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="b_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="b/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="r_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="0" index="2" bw="6" slack="0"/>
<pin id="227" dir="0" index="3" bw="6" slack="0"/>
<pin id="228" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="r_cast6_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast6/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="g_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="0" index="3" bw="5" slack="0"/>
<pin id="242" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="g/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="g_cast5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="0"/>
<pin id="249" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="g_cast5/3 "/>
</bind>
</comp>

<comp id="251" class="1004" name="b_cast4_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="b_cast4/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="0"/>
<pin id="257" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="stg_49_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="0" index="1" bw="8" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_49/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_0_rec_i1_cast_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="2" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i1_cast/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_i2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="0" index="1" bw="2" slack="0"/>
<pin id="272" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i2/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_rec_i7_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="2" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec_i7/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="p_str4_load_cast_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="7" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str4_load_cast/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="289" class="1004" name="stg_65_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="1"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/7 "/>
</bind>
</comp>

<comp id="294" class="1004" name="p_0_rec_i8_cast_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_rec_i8_cast/17 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_str7_load_cast_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_str7_load_cast/18 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp1_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="13"/>
<pin id="305" dir="0" index="1" bw="8" slack="13"/>
<pin id="306" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/18 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp1_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="9" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/18 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="8" slack="13"/>
<pin id="314" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/18 "/>
</bind>
</comp>

<comp id="316" class="1004" name="zext_cast_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="10" slack="0"/>
<pin id="318" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_cast/18 "/>
</bind>
</comp>

<comp id="320" class="1004" name="mul_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="0"/>
<pin id="322" dir="0" index="1" bw="12" slack="0"/>
<pin id="323" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/18 "/>
</bind>
</comp>

<comp id="326" class="1004" name="y_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="22" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="0" index="3" bw="6" slack="0"/>
<pin id="331" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y/18 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="340" class="1004" name="stg_94_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="1"/>
<pin id="342" dir="0" index="1" bw="8" slack="0"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_94/19 "/>
</bind>
</comp>

<comp id="345" class="1004" name="y_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="1"/>
<pin id="347" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/20 "/>
</bind>
</comp>

<comp id="349" class="1005" name="p_str3_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="4" slack="1"/>
<pin id="351" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_i_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="358" class="1005" name="p_rec_i_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="0"/>
<pin id="360" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i "/>
</bind>
</comp>

<comp id="363" class="1005" name="p_str3_load_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="1"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str3_load_cast "/>
</bind>
</comp>

<comp id="368" class="1005" name="b_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="10"/>
<pin id="370" dir="1" index="1" bw="8" slack="10"/>
</pin_list>
<bind>
<opset="b "/>
</bind>
</comp>

<comp id="373" class="1005" name="r_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="378" class="1005" name="r_cast6_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="13"/>
<pin id="380" dir="1" index="1" bw="10" slack="13"/>
</pin_list>
<bind>
<opset="r_cast6 "/>
</bind>
</comp>

<comp id="383" class="1005" name="g_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="6"/>
<pin id="385" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="388" class="1005" name="g_cast5_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="13"/>
<pin id="390" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="g_cast5 "/>
</bind>
</comp>

<comp id="393" class="1005" name="b_cast4_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="9" slack="13"/>
<pin id="395" dir="1" index="1" bw="9" slack="13"/>
</pin_list>
<bind>
<opset="b_cast4 "/>
</bind>
</comp>

<comp id="401" class="1005" name="p_str4_addr_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="2" slack="1"/>
<pin id="403" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_addr "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_i2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i2 "/>
</bind>
</comp>

<comp id="410" class="1005" name="p_rec_i7_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="2" slack="0"/>
<pin id="412" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="p_rec_i7 "/>
</bind>
</comp>

<comp id="415" class="1005" name="p_str4_load_cast_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="1"/>
<pin id="417" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str4_load_cast "/>
</bind>
</comp>

<comp id="423" class="1005" name="p_str7_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_str7_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="p_str7_load_cast_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="1"/>
<pin id="430" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_str7_load_cast "/>
</bind>
</comp>

<comp id="433" class="1005" name="y_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="1"/>
<pin id="435" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="90"><net_src comp="46" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="84" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="4" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="36" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="58" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="70" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="72" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="168"><net_src comp="157" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="157" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="182"><net_src comp="8" pin="0"/><net_sink comp="172" pin=4"/></net>

<net id="189"><net_src comp="68" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="14" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="192"><net_src comp="8" pin="0"/><net_sink comp="183" pin=3"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="197"><net_src comp="6" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="139" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="207"><net_src comp="139" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="139" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="40" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="106" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="86" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="48" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="86" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="232"><net_src comp="52" pin="0"/><net_sink comp="223" pin=3"/></net>

<net id="236"><net_src comp="223" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="48" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="86" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="245"><net_src comp="54" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="246"><net_src comp="56" pin="0"/><net_sink comp="237" pin=3"/></net>

<net id="250"><net_src comp="237" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="219" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="194" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="150" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="273"><net_src comp="150" pin="4"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="279"><net_src comp="150" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="118" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="288"><net_src comp="194" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="8" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="162" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="302"><net_src comp="130" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="303" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="76" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="78" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="320" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="334"><net_src comp="80" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="335"><net_src comp="82" pin="0"/><net_sink comp="326" pin=3"/></net>

<net id="339"><net_src comp="194" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="8" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="345" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="352"><net_src comp="99" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="357"><net_src comp="203" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="209" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="366"><net_src comp="215" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="371"><net_src comp="219" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="376"><net_src comp="223" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="381"><net_src comp="233" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="386"><net_src comp="237" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="391"><net_src comp="247" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="396"><net_src comp="251" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="404"><net_src comp="111" pin="3"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="409"><net_src comp="269" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="413"><net_src comp="275" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="418"><net_src comp="281" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="426"><net_src comp="123" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="431"><net_src comp="299" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="436"><net_src comp="326" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="345" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {20 }
  - Chain level:
	State 1
	State 2
		p_0_rec_i_cast : 1
		p_str3_addr : 2
		p_str3_load : 3
		tmp_i : 1
		p_rec_i : 1
	State 3
		p_str3_load_cast : 1
		r_cast6 : 1
		g_cast5 : 1
		b_cast4 : 1
	State 4
		tmp : 1
		stg_48 : 2
	State 5
		p_0_rec_i1_cast : 1
		p_str4_addr : 2
		p_str4_load : 3
		tmp_i2 : 1
		p_rec_i7 : 1
	State 6
		p_str4_load_cast : 1
	State 7
		tmp_1 : 1
		stg_64 : 2
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		p_0_rec_i8_cast : 1
		p_str7_addr : 2
		p_str7_load : 3
	State 18
		p_str7_load_cast : 1
		tmp1_cast : 1
		tmp_3 : 2
		zext_cast : 3
		mul : 4
		y : 5
	State 19
		tmp_2 : 1
		stg_93 : 2
	State 20
		stg_97 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|---------|
| Operation|               Functional Unit              |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   call   | grp_xillybus_wrapper_xilly_decprint_fu_172 |    0    |  6.284  |   285   |   264   |
|          |  grp_xillybus_wrapper_xilly_puts_1_fu_183  |    0    |  1.571  |    74   |    42   |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |               p_rec_i_fu_209               |    0    |    0    |    0    |    4    |
|    add   |               p_rec_i7_fu_275              |    0    |    0    |    0    |    2    |
|          |                 tmp1_fu_303                |    0    |    0    |    0    |    8    |
|          |                tmp_3_fu_311                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   icmp   |                tmp_i_fu_203                |    0    |    0    |    0    |    4    |
|          |                tmp_i2_fu_269               |    0    |    0    |    0    |    2    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   read   |             in_read_read_fu_86             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   write  |             stg_97_write_fu_92             |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |            p_0_rec_i_cast_fu_198           |    0    |    0    |    0    |    0    |
|          |           p_str3_load_cast_fu_215          |    0    |    0    |    0    |    0    |
|          |               r_cast6_fu_233               |    0    |    0    |    0    |    0    |
|          |               g_cast5_fu_247               |    0    |    0    |    0    |    0    |
|          |               b_cast4_fu_251               |    0    |    0    |    0    |    0    |
|   zext   |           p_0_rec_i1_cast_fu_264           |    0    |    0    |    0    |    0    |
|          |           p_str4_load_cast_fu_281          |    0    |    0    |    0    |    0    |
|          |           p_0_rec_i8_cast_fu_294           |    0    |    0    |    0    |    0    |
|          |           p_str7_load_cast_fu_299          |    0    |    0    |    0    |    0    |
|          |              tmp1_cast_fu_307              |    0    |    0    |    0    |    0    |
|          |              zext_cast_fu_316              |    0    |    0    |    0    |    0    |
|          |                y_cast_fu_345               |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                  b_fu_219                  |    0    |    0    |    0    |    0    |
|   trunc  |                 tmp_fu_255                 |    0    |    0    |    0    |    0    |
|          |                tmp_1_fu_285                |    0    |    0    |    0    |    0    |
|          |                tmp_2_fu_336                |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|          |                  r_fu_223                  |    0    |    0    |    0    |    0    |
|partselect|                  g_fu_237                  |    0    |    0    |    0    |    0    |
|          |                  y_fu_326                  |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|    mul   |                 mul_fu_320                 |    0    |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|---------|
|   Total  |                                            |    0    |  7.855  |   359   |   326   |
|----------|--------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
| p_str3 |    0   |    7   |    2   |
| p_str4 |    0   |    7   |    1   |
| p_str5 |    0   |   16   |    1   |
| p_str6 |    0   |   16   |    1   |
| p_str7 |    0   |    4   |    1   |
|powers10|    0   |   28   |    5   |
+--------+--------+--------+--------+
|  Total |    0   |   78   |   11   |
+--------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     b_cast4_reg_393    |    9   |
|        b_reg_368       |    8   |
|     g_cast5_reg_388    |    9   |
|        g_reg_383       |    8   |
|   p_0_rec_i1_reg_146   |    2   |
|   p_0_rec_i8_reg_157   |    1   |
|    p_0_rec_i_reg_135   |    4   |
|    p_rec_i7_reg_410    |    2   |
|     p_rec_i_reg_358    |    4   |
|   p_str3_addr_reg_349  |    4   |
|p_str3_load_cast_reg_363|    8   |
|   p_str4_addr_reg_401  |    2   |
|p_str4_load_cast_reg_415|    8   |
|   p_str7_addr_reg_423  |    1   |
|p_str7_load_cast_reg_428|    8   |
|     r_cast6_reg_378    |   10   |
|        r_reg_373       |    8   |
|     tmp_i2_reg_406     |    1   |
|      tmp_i_reg_354     |    1   |
|        y_reg_433       |   10   |
+------------------------+--------+
|          Total         |   108  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_106             |  p0  |   2  |   4  |    8   ||    4    |
|              grp_access_fu_118             |  p0  |   2  |   2  |    4   ||    2    |
|              grp_access_fu_130             |  p0  |   2  |   1  |    2   ||    1    |
|             p_0_rec_i8_reg_157             |  p0  |   3  |   1  |    3   ||    1    |
| grp_xillybus_wrapper_xilly_decprint_fu_172 |  p1  |   3  |   8  |   24   ||    8    |
|  grp_xillybus_wrapper_xilly_puts_1_fu_183  |  p1  |   2  |   8  |   16   ||    8    |
|--------------------------------------------|------|------|------|--------||---------||---------|
|                    Total                   |      |      |      |   57   ||  9.426  ||    24   |
|--------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    7   |   359  |   326  |
|   Memory  |    0   |    -   |   78   |   11   |
|Multiplexer|    -   |    9   |    -   |   24   |
|  Register |    -   |    -   |   108  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   17   |   545  |   361  |
+-----------+--------+--------+--------+--------+
