static void F_1 ( enum V_1 V_2 )\r\n{\r\nunsigned long V_3 ;\r\nV_3 = F_2 ( V_4 ) ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_3 &= ~ V_6 ;\r\nbreak;\r\ncase V_7 :\r\nV_3 &= ~ V_8 ;\r\nbreak;\r\ncase V_9 :\r\nV_3 &= ~ V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_3 &= ~ V_12 ;\r\nbreak;\r\ncase V_13 :\r\nV_3 &= ~ V_14 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_15 L_1 , V_2 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_3 , V_4 ) ;\r\n}\r\nstatic void F_5 ( enum V_1 V_2 , unsigned long V_16 )\r\n{\r\nunsigned long V_3 ;\r\nV_3 = F_2 ( V_4 ) ;\r\nV_16 -- ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_3 &= ~ ( 0x0f << 0 ) ;\r\nV_3 |= V_17 ;\r\nbreak;\r\ncase V_7 :\r\nV_3 &= ~ ( 0x0f << 8 ) ;\r\nV_3 |= V_18 ;\r\nbreak;\r\ncase V_9 :\r\nV_3 &= ~ ( 0x0f << 12 ) ;\r\nV_3 |= V_19 ;\r\nbreak;\r\ncase V_11 :\r\nV_3 &= ~ ( 0x0f << 16 ) ;\r\nV_3 |= V_20 ;\r\nbreak;\r\ncase V_13 :\r\nV_3 &= ~ ( 0x07 << 20 ) ;\r\nV_3 |= V_21 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_15 L_1 , V_2 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_16 , F_6 ( V_2 ) ) ;\r\nF_4 ( V_16 , F_7 ( V_2 ) ) ;\r\nF_4 ( V_3 , V_4 ) ;\r\n}\r\nstatic void F_8 ( enum V_1 V_2 , bool V_22 )\r\n{\r\nunsigned long V_3 ;\r\nV_3 = F_2 ( V_4 ) ;\r\nswitch ( V_2 ) {\r\ncase V_5 :\r\nV_3 |= V_6 ;\r\nV_3 &= ~ V_17 ;\r\nif ( V_22 )\r\nV_3 |= V_23 ;\r\nelse\r\nV_3 &= ~ V_23 ;\r\nbreak;\r\ncase V_7 :\r\nV_3 |= V_8 ;\r\nV_3 &= ~ V_18 ;\r\nif ( V_22 )\r\nV_3 |= V_24 ;\r\nelse\r\nV_3 &= ~ V_24 ;\r\nbreak;\r\ncase V_9 :\r\nV_3 |= V_10 ;\r\nV_3 &= ~ V_19 ;\r\nif ( V_22 )\r\nV_3 |= V_25 ;\r\nelse\r\nV_3 &= ~ V_25 ;\r\nbreak;\r\ncase V_11 :\r\nV_3 |= V_12 ;\r\nV_3 &= ~ V_20 ;\r\nif ( V_22 )\r\nV_3 |= V_26 ;\r\nelse\r\nV_3 &= ~ V_26 ;\r\nbreak;\r\ncase V_13 :\r\nV_3 |= V_14 ;\r\nV_3 &= ~ V_21 ;\r\nif ( V_22 )\r\nV_3 |= V_27 ;\r\nelse\r\nV_3 &= ~ V_27 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_15 L_1 , V_2 ) ;\r\nbreak;\r\n}\r\nF_4 ( V_3 , V_4 ) ;\r\n}\r\nstatic int F_9 ( unsigned long V_28 ,\r\nstruct V_29 * V_30 )\r\n{\r\nF_5 ( V_31 . V_32 , V_28 ) ;\r\nF_8 ( V_31 . V_32 , V_33 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_10 ( enum V_34 V_2 ,\r\nstruct V_29 * V_30 )\r\n{\r\nF_1 ( V_31 . V_32 ) ;\r\nswitch ( V_2 ) {\r\ncase V_35 :\r\nF_5 ( V_31 . V_32 , V_36 ) ;\r\nF_8 ( V_31 . V_32 , V_37 ) ;\r\nbreak;\r\ncase V_38 :\r\nbreak;\r\ncase V_39 :\r\ncase V_40 :\r\nbreak;\r\ncase V_41 :\r\nF_11 () ;\r\nbreak;\r\n}\r\n}\r\nstatic void F_11 ( void )\r\n{\r\nF_5 ( V_31 . V_32 , V_36 ) ;\r\nF_8 ( V_31 . V_32 , V_37 ) ;\r\nF_5 ( V_31 . V_42 , V_43 ) ;\r\nF_8 ( V_31 . V_42 , V_37 ) ;\r\n}\r\nvoid T_1 F_12 ( enum V_1 V_44 ,\r\nenum V_1 V_45 )\r\n{\r\nV_46 [ V_44 ] . V_47 . V_48 = & V_49 ;\r\nV_46 [ V_45 ] . V_47 . V_48 = & V_49 ;\r\nV_31 . V_32 = V_44 ;\r\nV_31 . V_42 = V_45 ;\r\n}\r\nstatic T_2 F_13 ( int V_50 , void * V_51 )\r\n{\r\nstruct V_29 * V_30 = V_51 ;\r\nV_30 -> V_52 ( V_30 ) ;\r\nreturn V_53 ;\r\n}\r\nstatic void T_1 F_14 ( void )\r\n{\r\nunsigned long V_54 ;\r\nunsigned long V_55 ;\r\nunsigned int V_56 ;\r\nstruct V_57 * V_58 ;\r\nV_54 = F_15 ( V_59 ) ;\r\nV_58 = F_16 ( V_60 ) ;\r\nF_17 ( V_58 , V_54 / 2 ) ;\r\nF_17 ( V_60 , V_54 / 2 ) ;\r\nF_18 ( V_61 , V_60 ) ;\r\nV_55 = F_15 ( V_61 ) ;\r\nV_36 = V_55 / V_62 ;\r\nF_19 ( & V_63 ,\r\nV_55 , V_64 ) ;\r\nV_63 . V_65 =\r\nF_20 ( - 1 , & V_63 ) ;\r\nV_63 . V_66 =\r\nF_20 ( 1 , & V_63 ) ;\r\nV_63 . V_67 = F_21 ( 0 ) ;\r\nF_22 ( & V_63 ) ;\r\nV_56 = V_31 . V_32 + V_68 ;\r\nF_23 ( V_56 , & V_69 ) ;\r\n}\r\nstatic void T_3 * F_24 ( void )\r\n{\r\nunsigned long V_70 = 0 ;\r\nswitch ( V_31 . V_42 ) {\r\ncase V_5 :\r\ncase V_7 :\r\ncase V_9 :\r\ncase V_11 :\r\nV_70 = ( V_31 . V_42 * 0x0c ) + 0x14 ;\r\nbreak;\r\ncase V_13 :\r\nV_70 = 0x40 ;\r\nbreak;\r\ndefault:\r\nF_3 ( V_15 L_1 , V_31 . V_42 ) ;\r\nreturn NULL ;\r\n}\r\nreturn F_25 ( V_70 ) ;\r\n}\r\nstatic T_4 T_5 F_26 ( void )\r\n{\r\nvoid T_3 * V_71 = F_24 () ;\r\nif ( ! V_71 )\r\nreturn 0 ;\r\nreturn ~ F_2 ( V_71 ) ;\r\n}\r\nstatic void T_1 F_27 ( void )\r\n{\r\nunsigned long V_54 ;\r\nunsigned long V_55 ;\r\nV_54 = F_15 ( V_59 ) ;\r\nF_17 ( V_72 , V_54 / 2 ) ;\r\nF_18 ( V_73 , V_72 ) ;\r\nV_55 = F_15 ( V_73 ) ;\r\nF_5 ( V_31 . V_42 , V_43 ) ;\r\nF_8 ( V_31 . V_42 , V_37 ) ;\r\nF_28 ( F_26 , 32 , V_55 ) ;\r\nif ( F_29 ( F_24 () , L_2 ,\r\nV_55 , 250 , 32 , V_74 ) )\r\nF_30 ( L_3 ) ;\r\n}\r\nstatic void T_1 F_31 ( void )\r\n{\r\nunsigned long V_32 = V_31 . V_32 ;\r\nunsigned long V_42 = V_31 . V_42 ;\r\nchar V_75 [ 15 ] ;\r\nV_59 = F_32 ( NULL , L_4 ) ;\r\nif ( F_33 ( V_59 ) )\r\nF_30 ( L_5 ) ;\r\nF_34 ( V_59 ) ;\r\nsprintf ( V_75 , L_6 , V_32 ) ;\r\nV_46 [ V_32 ] . V_76 = V_32 ;\r\nV_46 [ V_32 ] . V_47 . V_77 = V_75 ;\r\nV_61 = F_32 ( & V_46 [ V_32 ] . V_47 , L_7 ) ;\r\nif ( F_33 ( V_61 ) )\r\nF_30 ( L_8 ) ;\r\nV_60 = F_32 ( & V_46 [ V_32 ] . V_47 , L_9 ) ;\r\nif ( F_33 ( V_60 ) )\r\nF_30 ( L_10 ) ;\r\nF_34 ( V_61 ) ;\r\nsprintf ( V_75 , L_6 , V_42 ) ;\r\nV_46 [ V_42 ] . V_76 = V_42 ;\r\nV_46 [ V_42 ] . V_47 . V_77 = V_75 ;\r\nV_73 = F_32 ( & V_46 [ V_42 ] . V_47 , L_7 ) ;\r\nif ( F_33 ( V_73 ) )\r\nF_30 ( L_11 ) ;\r\nV_72 = F_32 ( & V_46 [ V_42 ] . V_47 , L_9 ) ;\r\nif ( F_33 ( V_72 ) )\r\nF_30 ( L_12 ) ;\r\nF_34 ( V_73 ) ;\r\n}\r\nstatic void T_1 F_35 ( void )\r\n{\r\nF_31 () ;\r\nF_14 () ;\r\nF_27 () ;\r\n}
