# This script segment is generated automatically by AutoPilot

set id 157
set name FSRCNN_mux_63_12_cyx
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 12
set din0_signed 0
set din1_width 12
set din1_signed 0
set din2_width 12
set din2_signed 0
set din3_width 12
set din3_signed 0
set din4_width 12
set din4_signed 0
set din5_width 12
set din5_signed 0
set din6_width 3
set din6_signed 0
set dout_width 12
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


set id 159
set name FSRCNN_mux_63_1_1_1
set corename simcore_mux
set op mux
set stage_num 1
set max_latency -1
set registered_input 1
set din0_width 1
set din0_signed 0
set din1_width 1
set din1_signed 0
set din2_width 1
set din2_signed 0
set din3_width 1
set din3_signed 0
set din4_width 1
set din4_signed 0
set din5_width 1
set din5_signed 0
set din6_width 3
set din6_signed 0
set dout_width 1
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mux] == "ap_gen_simcore_mux"} {
eval "ap_gen_simcore_mux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-100\] Cannot find ap_gen_simcore_mux, check your AutoPilot builtin lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler ${name}
}


set op mux
set corename MuxnS
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_pipemux] == "::AESL_LIB_VIRTEX::xil_gen_pipemux"} {
eval "::AESL_LIB_VIRTEX::xil_gen_pipemux { \
    id ${id} \
    name ${name} \
    corename ${corename} \
    op ${op} \
    reset_level 1 \
    sync_rst true \
    stage_num ${stage_num} \
    max_latency ${max_latency} \
    registered_input ${registered_input} \
    din0_width ${din0_width} \
    din0_signed ${din0_signed} \
    din1_width ${din1_width} \
    din1_signed ${din1_signed} \
    din2_width ${din2_width} \
    din2_signed ${din2_signed} \
    din3_width ${din3_width} \
    din3_signed ${din3_signed} \
    din4_width ${din4_width} \
    din4_signed ${din4_signed} \
    din5_width ${din5_width} \
    din5_signed ${din5_signed} \
    din6_width ${din6_width} \
    din6_signed ${din6_signed} \
    dout_width ${dout_width} \
}"
} else {
puts "@W \[IMPL-101\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_pipemux, check your platform lib"
}
}


# Memory (RAM/ROM)  definition:
set ID 162
set hasByteEnable 0
set MemName layer8_weights_lab8t
set CoreName ap_simcore_mem
set PortList { 1 }
set DataWd 4
set AddrRange 4536
set AddrWd 13
set TrueReset 0
set IsROM 1
set ROMData { "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0001" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1110" "0000" "0001" "0000" "0000" "0000" "0000" "0000" "1110" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0010" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1110" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0101" "1111" "0000" "0001" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0011" "0000" "1111" "0001" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0001" "1111" "1111" "0000" "0000" "1111" "1111" "0001" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1110" "0000" "1111" "0001" "1111" "1111" "1111" "1111" "0000" "0001" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0010" "1111" "0000" "0010" "0000" "1111" "1111" "0000" "0001" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1110" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1110" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0010" "0000" "1111" "0010" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "0000" "1111" "1111" "0000" "0000" "1111" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "0000" "0000" "0000" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "1111" "1111" "1111" "1111" "1111" "1111" "0000" "1111" "0000" "1111" "1111" "1111" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "0000" "0000" "1111" "0000" "1111" "1111" "1111" "1111" "0000" "0000" "1111" }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName ROM_nP
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_ROM] == "::AESL_LIB_VIRTEX::xil_gen_ROM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_ROM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 1 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_ROM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 163
set hasByteEnable 0
set MemName layer8_subfilter_b9t
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 5
set AddrRange 81
set AddrWd 7
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.31297
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 164
set hasByteEnable 0
set MemName layer8_decorr_temcbu
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 12
set AddrRange 330
set AddrWd 9
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 165
set hasByteEnable 0
set MemName layer8_img_channeccu
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 1
set AddrRange 18480
set AddrWd 15
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 166
set hasByteEnable 0
set MemName layer8_img_channecdu
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 12
set AddrRange 18480
set AddrWd 15
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 167
set hasByteEnable 0
set MemName layer8_img_channeceu
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 4
set AddrRange 18480
set AddrWd 15
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 168
set hasByteEnable 0
set MemName layer8_expanded_ccjv
set CoreName ap_simcore_mem
set PortList { 2 2 }
set DataWd 12
set AddrRange 2363
set AddrWd 12
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 169
set hasByteEnable 0
set MemName layer8_out_layer_ckv
set CoreName ap_simcore_mem
set PortList { 1 3 }
set DataWd 1
set AddrRange 128
set AddrWd 7
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.288
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 170
set hasByteEnable 0
set MemName layer8_out_layer_cqw
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 12
set AddrRange 128
set AddrWd 7
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 3.254
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 171
set hasByteEnable 0
set MemName layer8_out_layer_cwx
set CoreName ap_simcore_mem
set PortList { 2 3 }
set DataWd 1
set AddrRange 128
set AddrWd 7
set impl_style block
set TrueReset 0
set HasInitializer 0
set IsROM 0
set ROMData {}
set NumOfStage 2
set MaxLatency -1
set DelayBudget 2.288
set ClkPeriod 10
set RegisteredInput 0
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
  ::AP::rtl_comp_handler $MemName
}


set CoreName RAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    registered_input ${RegisteredInput} \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name corr7_out_V_valid_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_valid_V \
    op interface \
    ports { corr7_out_V_valid_V_dout { I 1 vector } corr7_out_V_valid_V_empty_n { I 1 bit } corr7_out_V_valid_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name corr7_out_V_data_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_data_V \
    op interface \
    ports { corr7_out_V_data_V_dout { I 12 vector } corr7_out_V_data_V_empty_n { I 1 bit } corr7_out_V_data_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name corr7_out_V_keep_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_keep_V \
    op interface \
    ports { corr7_out_V_keep_V_dout { I 4 vector } corr7_out_V_keep_V_empty_n { I 1 bit } corr7_out_V_keep_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name corr7_out_V_user_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_user_V \
    op interface \
    ports { corr7_out_V_user_V_dout { I 1 vector } corr7_out_V_user_V_empty_n { I 1 bit } corr7_out_V_user_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name corr7_out_V_last_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_last_V \
    op interface \
    ports { corr7_out_V_last_V_dout { I 1 vector } corr7_out_V_last_V_empty_n { I 1 bit } corr7_out_V_last_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name corr7_out_V_id_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_id_V \
    op interface \
    ports { corr7_out_V_id_V_dout { I 1 vector } corr7_out_V_id_V_empty_n { I 1 bit } corr7_out_V_id_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name corr7_out_V_dest_V \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_corr7_out_V_dest_V \
    op interface \
    ports { corr7_out_V_dest_V_dout { I 1 vector } corr7_out_V_dest_V_empty_n { I 1 bit } corr7_out_V_dest_V_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name corr8_out_V_valid_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_valid_V \
    op interface \
    ports { corr8_out_V_valid_V_din { O 1 vector } corr8_out_V_valid_V_full_n { I 1 bit } corr8_out_V_valid_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name corr8_out_V_data_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_data_V \
    op interface \
    ports { corr8_out_V_data_V_din { O 12 vector } corr8_out_V_data_V_full_n { I 1 bit } corr8_out_V_data_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name corr8_out_V_keep_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_keep_V \
    op interface \
    ports { corr8_out_V_keep_V_din { O 4 vector } corr8_out_V_keep_V_full_n { I 1 bit } corr8_out_V_keep_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name corr8_out_V_user_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_user_V \
    op interface \
    ports { corr8_out_V_user_V_din { O 1 vector } corr8_out_V_user_V_full_n { I 1 bit } corr8_out_V_user_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name corr8_out_V_last_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_last_V \
    op interface \
    ports { corr8_out_V_last_V_din { O 1 vector } corr8_out_V_last_V_full_n { I 1 bit } corr8_out_V_last_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name corr8_out_V_id_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_id_V \
    op interface \
    ports { corr8_out_V_id_V_din { O 1 vector } corr8_out_V_id_V_full_n { I 1 bit } corr8_out_V_id_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name corr8_out_V_dest_V \
    type fifo \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_corr8_out_V_dest_V \
    op interface \
    ports { corr8_out_V_dest_V_din { O 1 vector } corr8_out_V_dest_V_full_n { I 1 bit } corr8_out_V_dest_V_write { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


