-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.2
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity em2calo_drvals_525_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    hadcalo_0_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_1_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_2_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_3_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_4_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_5_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_6_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_7_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_8_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_9_hwEta_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_0_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_1_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_2_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_3_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_4_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_5_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_6_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_7_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_8_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_9_hwPhi_V_r : IN STD_LOGIC_VECTOR (9 downto 0);
    hadcalo_0_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_1_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_2_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_3_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_4_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_5_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_6_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_7_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_8_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    hadcalo_9_hwEmPt_V_s : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_1_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_2_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_3_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_4_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_5_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_6_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_7_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_8_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_9_hwPt_V_rea : IN STD_LOGIC_VECTOR (15 downto 0);
    emcalo_0_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_1_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_2_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_3_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_4_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_5_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_6_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_7_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_8_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_9_hwEta_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_0_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_1_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_2_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_3_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_4_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_5_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_6_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_7_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_8_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    emcalo_9_hwPhi_V_re : IN STD_LOGIC_VECTOR (9 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_25 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_26 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_27 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_28 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_29 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_30 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_31 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_32 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_33 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_34 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_35 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_36 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_37 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_38 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_39 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_40 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_41 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_42 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_43 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_44 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_45 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_46 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_47 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_48 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_49 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_50 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_51 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_52 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_53 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_54 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_55 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_56 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_57 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_58 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_59 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_60 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_61 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_62 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_63 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_64 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_65 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_66 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_67 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_68 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_69 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_70 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_71 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_72 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_73 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_74 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_75 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_76 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_77 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_78 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_79 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_80 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_81 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_82 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_83 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_84 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_85 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_86 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_87 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_88 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_89 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_90 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_91 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_92 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_93 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_94 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_95 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_96 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_97 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_98 : OUT STD_LOGIC_VECTOR (9 downto 0);
    ap_return_99 : OUT STD_LOGIC_VECTOR (9 downto 0) );
end;


architecture behav of em2calo_drvals_525_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv10_20D : STD_LOGIC_VECTOR (9 downto 0) := "1000001101";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal emcalo_1_hwPhi_V_re_2_reg_3256 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal emcalo_1_hwEta_V_re_2_reg_3284 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_9_hwPhi_V_r_3_reg_3312 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_8_hwPhi_V_r_3_reg_3326 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_7_hwPhi_V_r_3_reg_3340 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_6_hwPhi_V_r_3_reg_3354 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_5_hwPhi_V_r_3_reg_3368 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_4_hwPhi_V_r_3_reg_3382 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_3_hwPhi_V_r_3_reg_3396 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_2_hwPhi_V_r_3_reg_3410 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_1_hwPhi_V_r_3_reg_3424 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_0_hwPhi_V_r_3_reg_3438 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_9_hwEta_V_r_3_reg_3452 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_8_hwEta_V_r_3_reg_3466 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_7_hwEta_V_r_3_reg_3480 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_6_hwEta_V_r_3_reg_3494 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_5_hwEta_V_r_3_reg_3508 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_4_hwEta_V_r_3_reg_3522 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_3_hwEta_V_r_3_reg_3536 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_2_hwEta_V_r_3_reg_3550 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_1_hwEta_V_r_3_reg_3564 : STD_LOGIC_VECTOR (9 downto 0);
    signal hadcalo_0_hwEta_V_r_3_reg_3578 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_113_fu_1930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_3592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_3592_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_113_reg_3592_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_3596 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_3596_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_1_reg_3596_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_3600 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_3600_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_2_reg_3600_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_3604 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_3604_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_3_reg_3604_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_3608 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_3608_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_4_reg_3608_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_fu_1960_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_3612 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_3612_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_5_reg_3612_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_fu_1966_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_3616 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_3616_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_6_reg_3616_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_fu_1972_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_3620 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_3620_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_7_reg_3620_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_fu_1978_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_3624 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_3624_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_8_reg_3624_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_fu_1984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_3628 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_3628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_0_9_reg_3628_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_fu_2004_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_3632 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_3632_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_reg_3632_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_fu_2010_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_3636 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_3636_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_1_reg_3636_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_fu_2016_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_3640 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_3640_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_2_reg_3640_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_fu_2022_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_3644 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_3644_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_3_reg_3644_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_fu_2028_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_3648 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_3648_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_4_reg_3648_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_fu_2034_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_3652 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_3652_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_5_reg_3652_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_fu_2040_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_3656 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_3656_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_6_reg_3656_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_3660 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_3660_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_7_reg_3660_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_fu_2052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_3664 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_3664_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_8_reg_3664_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_fu_2058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_3668 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_3668_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_1_9_reg_3668_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_fu_2078_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_3672 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_3672_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_reg_3672_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_fu_2084_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_3676 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_3676_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_1_reg_3676_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_fu_2090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_3680 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_3680_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_2_reg_3680_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_fu_2096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_3684 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_3684_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_3_reg_3684_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_fu_2102_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_3688 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_3688_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_4_reg_3688_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_fu_2108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_3692 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_3692_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_5_reg_3692_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_fu_2114_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_3696 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_3696_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_6_reg_3696_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_fu_2120_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_3700 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_3700_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_7_reg_3700_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_fu_2126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_3704 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_3704_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_8_reg_3704_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_3708 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_3708_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_2_9_reg_3708_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_fu_2152_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_3712 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_3712_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_reg_3712_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_fu_2158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_3716 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_3716_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_1_reg_3716_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_fu_2164_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_3720 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_3720_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_2_reg_3720_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_fu_2170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_3724 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_3724_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_3_reg_3724_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_fu_2176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_3728 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_3728_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_4_reg_3728_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_fu_2182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_3732 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_3732_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_5_reg_3732_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_fu_2188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_3736 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_3736_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_6_reg_3736_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_fu_2194_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_3740 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_3740_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_7_reg_3740_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_fu_2200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_3744 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_3744_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_8_reg_3744_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_fu_2206_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_3748 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_3748_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_3_9_reg_3748_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_fu_2226_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_3752 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_3752_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_reg_3752_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_fu_2232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_3756 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_3756_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_1_reg_3756_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_fu_2238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_3760 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_3760_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_2_reg_3760_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_fu_2244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_3764 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_3764_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_3_reg_3764_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_fu_2250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_3768 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_3768_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_4_reg_3768_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_fu_2256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_3772 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_3772_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_5_reg_3772_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_fu_2262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_3776 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_3776_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_6_reg_3776_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_fu_2268_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_3780 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_3780_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_7_reg_3780_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_fu_2274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_3784 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_3784_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_8_reg_3784_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_fu_2280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_3788 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_3788_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_4_9_reg_3788_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_fu_2300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_3792 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_3792_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_reg_3792_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_fu_2306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_3796 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_3796_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_1_reg_3796_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_fu_2312_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_3800 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_3800_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_2_reg_3800_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_3804 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_3804_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_3_reg_3804_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_fu_2324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_3808 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_3808_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_4_reg_3808_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_fu_2330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_3812 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_3812_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_5_reg_3812_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_3816 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_3816_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_6_reg_3816_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_fu_2342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_3820 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_3820_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_7_reg_3820_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_fu_2348_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_3824 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_3824_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_8_reg_3824_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_3828 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_3828_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_5_9_reg_3828_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_fu_2374_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_3832 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_3832_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_reg_3832_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_fu_2380_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_3836 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_3836_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_1_reg_3836_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_fu_2386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_3840 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_3840_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_2_reg_3840_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_fu_2392_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_3844 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_3844_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_3_reg_3844_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_fu_2398_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_3848 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_3848_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_4_reg_3848_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_3852 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_3852_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_5_reg_3852_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_fu_2410_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_3856 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_3856_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_6_reg_3856_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_fu_2416_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_3860 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_3860_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_7_reg_3860_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_fu_2422_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_3864 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_3864_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_8_reg_3864_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_fu_2428_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_3868 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_3868_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_6_9_reg_3868_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_fu_2448_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_3872 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_3872_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_reg_3872_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_fu_2454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_3876 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_3876_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_1_reg_3876_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_fu_2460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_3880 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_3880_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_2_reg_3880_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_fu_2466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_3884 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_3884_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_3_reg_3884_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_fu_2472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_3888 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_3888_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_4_reg_3888_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_fu_2478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_3892 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_3892_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_5_reg_3892_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_fu_2484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_3896 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_3896_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_6_reg_3896_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_fu_2490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_3900 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_3900_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_7_reg_3900_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_fu_2496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_3904 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_3904_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_8_reg_3904_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_fu_2502_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_3908 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_3908_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_7_9_reg_3908_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_fu_2522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_3912 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_3912_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_reg_3912_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_3916 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_3916_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_1_reg_3916_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_fu_2534_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_3920 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_3920_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_2_reg_3920_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_3924 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_3924_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_3_reg_3924_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_3928 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_3928_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_4_reg_3928_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_fu_2552_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_3932 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_3932_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_5_reg_3932_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_fu_2558_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_3936 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_3936_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_6_reg_3936_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_fu_2564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_3940 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_3940_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_7_reg_3940_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_3944 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_3944_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_8_reg_3944_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_3948 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_3948_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_8_9_reg_3948_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_fu_2596_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_3952 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_3952_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_reg_3952_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_fu_2602_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_3956 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_3956_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_1_reg_3956_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_fu_2608_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_3960 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_3960_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_2_reg_3960_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_fu_2614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_3964 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_3964_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_3_reg_3964_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_fu_2620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_3968 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_3968_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_4_reg_3968_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_3972 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_3972_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_5_reg_3972_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_3976 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_3976_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_6_reg_3976_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_3980 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_3980_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_7_reg_3980_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_fu_2644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_3984 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_3984_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_8_reg_3984_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_fu_2650_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_3988 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_3988_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_486_9_9_reg_3988_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal emcalo_3_hwPhi_V_re_2_reg_3992 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal emcalo_3_hwEta_V_re_2_reg_4020 : STD_LOGIC_VECTOR (9 downto 0);
    signal emcalo_5_hwPhi_V_re_2_reg_4048 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal emcalo_5_hwEta_V_re_2_reg_4076 : STD_LOGIC_VECTOR (9 downto 0);
    signal emcalo_6_hwPhi_V_re_2_reg_4104 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal emcalo_6_hwEta_V_re_2_reg_4118 : STD_LOGIC_VECTOR (9 downto 0);
    signal emcalo_8_hwPhi_V_re_2_reg_4132 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal emcalo_8_hwEta_V_re_2_reg_4160 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_reg_4216 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_1_reg_4221 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_2_reg_4226 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_3_reg_4231 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_4_reg_4236 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_5_reg_4241 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_6_reg_4246 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_7_reg_4251 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_8_reg_4256 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_0_9_reg_4261 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_reg_4266 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_1_reg_4271 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_2_reg_4276 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_3_reg_4281 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_4_reg_4286 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_5_reg_4291 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_ap_return : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_6_reg_4296 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_7_reg_4301 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_8_reg_4306 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_1_9_reg_4311 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_reg_4316 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_1_reg_4321 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_2_reg_4326 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_3_reg_4331 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_4_reg_4336 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_5_reg_4341 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_6_reg_4346 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_7_reg_4351 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_8_reg_4356 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_2_9_reg_4361 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_reg_4366 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_1_reg_4371 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_2_reg_4376 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_3_reg_4381 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_4_reg_4386 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_5_reg_4391 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_6_reg_4396 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_7_reg_4401 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_8_reg_4406 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_3_9_reg_4411 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_reg_4416 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_1_reg_4421 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_2_reg_4426 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_3_reg_4431 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_4_reg_4436 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_5_reg_4441 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_6_reg_4446 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_7_reg_4451 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_8_reg_4456 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_4_9_reg_4461 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_reg_4466 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_1_reg_4471 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_2_reg_4476 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_3_reg_4481 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_4_reg_4486 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_5_reg_4491 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_6_reg_4496 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_7_reg_4501 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_8_reg_4506 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_5_9_reg_4511 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_reg_4516 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_1_reg_4521 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_2_reg_4526 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_3_reg_4531 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_4_reg_4536 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_5_reg_4541 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_6_reg_4546 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_7_reg_4551 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_8_reg_4556 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_6_9_reg_4561 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_reg_4566 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_1_reg_4571 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_2_reg_4576 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_3_reg_4581 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_4_reg_4586 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_5_reg_4591 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_6_reg_4596 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_7_reg_4601 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_8_reg_4606 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_7_9_reg_4611 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_reg_4616 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_1_reg_4621 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_2_reg_4626 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_3_reg_4631 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_4_reg_4636 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_5_reg_4641 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_6_reg_4646 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_7_reg_4651 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_8_reg_4656 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_8_9_reg_4661 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_reg_4666 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_1_reg_4671 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_2_reg_4676 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_3_reg_4681 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_4_reg_4686 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_5_reg_4691 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_6_reg_4696 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_7_reg_4701 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_8_reg_4706 : STD_LOGIC_VECTOR (9 downto 0);
    signal op2_V_assign_0_9_9_reg_4711 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_port_reg_emcalo_2_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_3_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_4_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_5_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_6_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_7_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_8_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_9_hwEta_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_2_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_3_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_4_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_5_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_6_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_7_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_8_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_port_reg_emcalo_9_hwPhi_V_re : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1596_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1608_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1608_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1620_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1620_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1632_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1632_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1644_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1644_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1656_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1656_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1668_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1668_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1680_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1680_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1692_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1692_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1704_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1704_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1716_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1716_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1728_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1728_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1740_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1740_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1752_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1752_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1764_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1764_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1776_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1776_ap_ce : STD_LOGIC;
    signal grp_dr2_int_cap_10_s_fu_1788_eta1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_phi1_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_eta2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_phi2_V : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_dr2_int_cap_10_s_fu_1788_ap_ce : STD_LOGIC;
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal tmp_s_fu_1916_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_fu_1926_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_114_fu_1990_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_1_fu_2000_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_115_fu_2064_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_2_fu_2074_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_116_fu_2138_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_3_fu_2148_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_117_fu_2212_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_4_fu_2222_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_118_fu_2286_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_5_fu_2296_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_119_fu_2360_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_6_fu_2370_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_120_fu_2434_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_7_fu_2444_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_121_fu_2508_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_8_fu_2518_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_122_fu_2582_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_9_fu_2592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_24175 : BOOLEAN;
    signal ap_condition_24179 : BOOLEAN;
    signal ap_condition_24183 : BOOLEAN;
    signal ap_condition_24187 : BOOLEAN;
    signal ap_condition_24191 : BOOLEAN;
    signal ap_condition_24195 : BOOLEAN;
    signal ap_condition_24198 : BOOLEAN;
    signal ap_condition_24202 : BOOLEAN;
    signal ap_condition_24206 : BOOLEAN;
    signal ap_condition_24210 : BOOLEAN;
    signal ap_condition_24214 : BOOLEAN;
    signal ap_condition_24218 : BOOLEAN;
    signal ap_condition_24221 : BOOLEAN;
    signal ap_condition_24225 : BOOLEAN;
    signal ap_condition_24229 : BOOLEAN;
    signal ap_condition_24233 : BOOLEAN;
    signal ap_condition_24237 : BOOLEAN;
    signal ap_condition_24241 : BOOLEAN;
    signal ap_condition_24244 : BOOLEAN;
    signal ap_condition_24248 : BOOLEAN;
    signal ap_condition_24252 : BOOLEAN;
    signal ap_condition_24256 : BOOLEAN;
    signal ap_condition_24260 : BOOLEAN;
    signal ap_condition_24264 : BOOLEAN;
    signal ap_condition_24267 : BOOLEAN;
    signal ap_condition_24271 : BOOLEAN;
    signal ap_condition_24275 : BOOLEAN;
    signal ap_condition_24279 : BOOLEAN;
    signal ap_condition_24283 : BOOLEAN;
    signal ap_condition_24287 : BOOLEAN;
    signal ap_condition_24290 : BOOLEAN;
    signal ap_condition_24294 : BOOLEAN;
    signal ap_condition_24298 : BOOLEAN;
    signal ap_condition_24302 : BOOLEAN;
    signal ap_condition_24306 : BOOLEAN;
    signal ap_condition_24310 : BOOLEAN;
    signal ap_condition_24313 : BOOLEAN;
    signal ap_condition_24317 : BOOLEAN;
    signal ap_condition_24321 : BOOLEAN;
    signal ap_condition_24325 : BOOLEAN;
    signal ap_condition_24329 : BOOLEAN;
    signal ap_condition_24333 : BOOLEAN;
    signal ap_condition_24336 : BOOLEAN;
    signal ap_condition_24340 : BOOLEAN;
    signal ap_condition_24344 : BOOLEAN;
    signal ap_condition_24348 : BOOLEAN;
    signal ap_condition_24352 : BOOLEAN;
    signal ap_condition_24356 : BOOLEAN;
    signal ap_condition_24359 : BOOLEAN;
    signal ap_condition_24363 : BOOLEAN;
    signal ap_condition_24367 : BOOLEAN;
    signal ap_condition_24371 : BOOLEAN;
    signal ap_condition_24375 : BOOLEAN;
    signal ap_condition_24379 : BOOLEAN;
    signal ap_condition_24382 : BOOLEAN;
    signal ap_condition_24386 : BOOLEAN;
    signal ap_condition_24390 : BOOLEAN;
    signal ap_condition_24394 : BOOLEAN;
    signal ap_condition_24398 : BOOLEAN;
    signal ap_condition_24402 : BOOLEAN;
    signal ap_condition_24405 : BOOLEAN;
    signal ap_condition_24409 : BOOLEAN;
    signal ap_condition_24413 : BOOLEAN;
    signal ap_condition_24417 : BOOLEAN;
    signal ap_condition_24421 : BOOLEAN;
    signal ap_condition_24425 : BOOLEAN;
    signal ap_condition_24428 : BOOLEAN;
    signal ap_condition_24432 : BOOLEAN;
    signal ap_condition_24436 : BOOLEAN;
    signal ap_condition_24440 : BOOLEAN;
    signal ap_condition_24444 : BOOLEAN;
    signal ap_condition_24448 : BOOLEAN;
    signal ap_condition_24451 : BOOLEAN;
    signal ap_condition_24455 : BOOLEAN;
    signal ap_condition_24459 : BOOLEAN;
    signal ap_condition_24463 : BOOLEAN;
    signal ap_condition_24467 : BOOLEAN;
    signal ap_condition_24471 : BOOLEAN;
    signal ap_condition_24474 : BOOLEAN;
    signal ap_condition_24478 : BOOLEAN;
    signal ap_condition_24482 : BOOLEAN;
    signal ap_condition_24486 : BOOLEAN;
    signal ap_condition_24490 : BOOLEAN;
    signal ap_condition_24494 : BOOLEAN;
    signal ap_condition_24497 : BOOLEAN;
    signal ap_condition_24501 : BOOLEAN;
    signal ap_condition_24505 : BOOLEAN;
    signal ap_condition_24509 : BOOLEAN;
    signal ap_condition_24513 : BOOLEAN;
    signal ap_condition_24517 : BOOLEAN;
    signal ap_condition_24520 : BOOLEAN;
    signal ap_condition_24524 : BOOLEAN;
    signal ap_condition_24528 : BOOLEAN;
    signal ap_condition_24532 : BOOLEAN;
    signal ap_condition_24536 : BOOLEAN;
    signal ap_condition_24539 : BOOLEAN;
    signal ap_condition_24543 : BOOLEAN;
    signal ap_condition_24547 : BOOLEAN;
    signal ap_condition_24551 : BOOLEAN;
    signal ap_condition_24555 : BOOLEAN;

    component dr2_int_cap_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        eta1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi1_V : IN STD_LOGIC_VECTOR (9 downto 0);
        eta2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        phi2_V : IN STD_LOGIC_VECTOR (9 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (9 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;



begin
    grp_dr2_int_cap_10_s_fu_1596 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1596_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1596_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1596_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1596_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1596_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1596_ap_ce);

    grp_dr2_int_cap_10_s_fu_1608 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1608_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1608_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1608_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1608_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1608_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1608_ap_ce);

    grp_dr2_int_cap_10_s_fu_1620 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1620_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1620_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1620_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1620_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1620_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1620_ap_ce);

    grp_dr2_int_cap_10_s_fu_1632 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1632_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1632_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1632_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1632_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1632_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1632_ap_ce);

    grp_dr2_int_cap_10_s_fu_1644 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1644_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1644_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1644_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1644_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1644_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1644_ap_ce);

    grp_dr2_int_cap_10_s_fu_1656 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1656_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1656_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1656_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1656_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1656_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1656_ap_ce);

    grp_dr2_int_cap_10_s_fu_1668 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1668_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1668_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1668_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1668_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1668_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1668_ap_ce);

    grp_dr2_int_cap_10_s_fu_1680 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1680_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1680_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1680_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1680_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1680_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1680_ap_ce);

    grp_dr2_int_cap_10_s_fu_1692 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1692_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1692_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1692_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1692_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1692_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1692_ap_ce);

    grp_dr2_int_cap_10_s_fu_1704 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1704_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1704_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1704_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1704_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1704_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1704_ap_ce);

    grp_dr2_int_cap_10_s_fu_1716 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1716_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1716_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1716_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1716_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1716_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1716_ap_ce);

    grp_dr2_int_cap_10_s_fu_1728 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1728_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1728_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1728_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1728_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1728_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1728_ap_ce);

    grp_dr2_int_cap_10_s_fu_1740 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1740_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1740_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1740_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1740_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1740_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1740_ap_ce);

    grp_dr2_int_cap_10_s_fu_1752 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1752_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1752_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1752_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1752_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1752_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1752_ap_ce);

    grp_dr2_int_cap_10_s_fu_1764 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1764_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1764_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1764_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1764_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1764_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1764_ap_ce);

    grp_dr2_int_cap_10_s_fu_1776 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1776_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1776_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1776_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1776_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1776_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1776_ap_ce);

    grp_dr2_int_cap_10_s_fu_1788 : component dr2_int_cap_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        eta1_V => grp_dr2_int_cap_10_s_fu_1788_eta1_V,
        phi1_V => grp_dr2_int_cap_10_s_fu_1788_phi1_V,
        eta2_V => grp_dr2_int_cap_10_s_fu_1788_eta2_V,
        phi2_V => grp_dr2_int_cap_10_s_fu_1788_phi2_V,
        ap_return => grp_dr2_int_cap_10_s_fu_1788_ap_return,
        ap_ce => grp_dr2_int_cap_10_s_fu_1788_ap_ce);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_boolean_0 = ap_block_pp0_stage5_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_1_reg_3636_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617 <= op2_V_assign_0_1_1_reg_4271;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_2_reg_3640_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628 <= op2_V_assign_0_1_2_reg_4276;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_3_reg_3644_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639 <= op2_V_assign_0_1_3_reg_4281;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_4_reg_3648_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650 <= op2_V_assign_0_1_4_reg_4286;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_5_reg_3652_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661 <= op2_V_assign_0_1_5_reg_4291;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_6_reg_3656_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672 <= op2_V_assign_0_1_6_reg_4296;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_7_reg_3660_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683 <= op2_V_assign_0_1_7_reg_4301;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_8_reg_3664_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694 <= op2_V_assign_0_1_8_reg_4306;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_9_reg_3668_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705 <= op2_V_assign_0_1_9_reg_4311;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_reg_3672_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716 <= op2_V_assign_0_2_reg_4316;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_1_reg_3596_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507 <= op2_V_assign_0_0_1_reg_4221;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_1_reg_3676_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727 <= op2_V_assign_0_2_1_reg_4321;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_2_reg_3680_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738 <= op2_V_assign_0_2_2_reg_4326;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_3_reg_3684_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749 <= op2_V_assign_0_2_3_reg_4331;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_4_reg_3688_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760 <= op2_V_assign_0_2_4_reg_4336;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_5_reg_3692_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771 <= op2_V_assign_0_2_5_reg_4341;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_6_reg_3696_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782 <= op2_V_assign_0_2_6_reg_4346;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_7_reg_3700_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793 <= op2_V_assign_0_2_7_reg_4351;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_8_reg_3704_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804 <= op2_V_assign_0_2_8_reg_4356;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_9_reg_3708_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815 <= op2_V_assign_0_2_9_reg_4361;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_reg_3712_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826 <= op2_V_assign_0_3_reg_4366;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_2_reg_3600_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518 <= op2_V_assign_0_0_2_reg_4226;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_1_reg_3716_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837 <= op2_V_assign_0_3_1_reg_4371;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_2_reg_3720_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848 <= op2_V_assign_0_3_2_reg_4376;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_3_reg_3724_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859 <= op2_V_assign_0_3_3_reg_4381;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_4_reg_3728_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870 <= op2_V_assign_0_3_4_reg_4386;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_5_reg_3732_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881 <= op2_V_assign_0_3_5_reg_4391;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_6_reg_3736_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892 <= op2_V_assign_0_3_6_reg_4396;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_7_reg_3740_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903 <= op2_V_assign_0_3_7_reg_4401;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_8_reg_3744_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914 <= op2_V_assign_0_3_8_reg_4406;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_9_reg_3748_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925 <= op2_V_assign_0_3_9_reg_4411;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_reg_3752_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936 <= op2_V_assign_0_4_reg_4416;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_3_reg_3604_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529 <= op2_V_assign_0_0_3_reg_4231;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_1_reg_3756_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947 <= op2_V_assign_0_4_1_reg_4421;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_2_reg_3760_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958 <= op2_V_assign_0_4_2_reg_4426;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_3_reg_3764_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969 <= op2_V_assign_0_4_3_reg_4431;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_4_reg_3768_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980 <= op2_V_assign_0_4_4_reg_4436;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_5_reg_3772_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991 <= op2_V_assign_0_4_5_reg_4441;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_6_reg_3776_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002 <= op2_V_assign_0_4_6_reg_4446;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_7_reg_3780_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013 <= op2_V_assign_0_4_7_reg_4451;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_8_reg_3784_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024 <= op2_V_assign_0_4_8_reg_4456;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_9_reg_3788_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035 <= op2_V_assign_0_4_9_reg_4461;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_reg_3792_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046 <= op2_V_assign_0_5_reg_4466;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_4_reg_3608_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540 <= op2_V_assign_0_0_4_reg_4236;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_1_reg_3796_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057 <= op2_V_assign_0_5_1_reg_4471;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_2_reg_3800_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068 <= op2_V_assign_0_5_2_reg_4476;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_3_reg_3804_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079 <= op2_V_assign_0_5_3_reg_4481;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_4_reg_3808_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090 <= op2_V_assign_0_5_4_reg_4486;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_5_reg_3812_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101 <= op2_V_assign_0_5_5_reg_4491;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_6_reg_3816_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112 <= op2_V_assign_0_5_6_reg_4496;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_7_reg_3820_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123 <= op2_V_assign_0_5_7_reg_4501;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_8_reg_3824_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134 <= op2_V_assign_0_5_8_reg_4506;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_9_reg_3828_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145 <= op2_V_assign_0_5_9_reg_4511;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_reg_3832_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156 <= op2_V_assign_0_6_reg_4516;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_5_reg_3612_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551 <= op2_V_assign_0_0_5_reg_4241;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_1_reg_3836_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167 <= op2_V_assign_0_6_1_reg_4521;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_2_reg_3840_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178 <= op2_V_assign_0_6_2_reg_4526;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_3_reg_3844_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189 <= op2_V_assign_0_6_3_reg_4531;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_4_reg_3848_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200 <= op2_V_assign_0_6_4_reg_4536;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_5_reg_3852_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211 <= op2_V_assign_0_6_5_reg_4541;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_6_reg_3856_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222 <= op2_V_assign_0_6_6_reg_4546;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_7_reg_3860_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233 <= op2_V_assign_0_6_7_reg_4551;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_8_reg_3864_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244 <= op2_V_assign_0_6_8_reg_4556;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_9_reg_3868_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255 <= op2_V_assign_0_6_9_reg_4561;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_reg_3872_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266 <= op2_V_assign_0_7_reg_4566;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_6_reg_3616_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562 <= op2_V_assign_0_0_6_reg_4246;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_1_reg_3876_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277 <= op2_V_assign_0_7_1_reg_4571;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_2_reg_3880_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288 <= op2_V_assign_0_7_2_reg_4576;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_3_reg_3884_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299 <= op2_V_assign_0_7_3_reg_4581;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_4_reg_3888_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310 <= op2_V_assign_0_7_4_reg_4586;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_5_reg_3892_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321 <= op2_V_assign_0_7_5_reg_4591;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_6_reg_3896_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332 <= op2_V_assign_0_7_6_reg_4596;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_7_reg_3900_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343 <= op2_V_assign_0_7_7_reg_4601;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_8_reg_3904_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354 <= op2_V_assign_0_7_8_reg_4606;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_9_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365 <= op2_V_assign_0_7_9_reg_4611;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_reg_3912_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376 <= op2_V_assign_0_8_reg_4616;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_7_reg_3620_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573 <= op2_V_assign_0_0_7_reg_4251;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_1_reg_3916_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387 <= op2_V_assign_0_8_1_reg_4621;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_2_reg_3920_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398 <= op2_V_assign_0_8_2_reg_4626;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_3_reg_3924_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409 <= op2_V_assign_0_8_3_reg_4631;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_4_reg_3928_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420 <= op2_V_assign_0_8_4_reg_4636;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_8_reg_3624_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584 <= op2_V_assign_0_0_8_reg_4256;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_9_reg_3628_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595 <= op2_V_assign_0_0_9_reg_4261;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_reg_3632_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606 <= op2_V_assign_0_1_reg_4266;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_113_reg_3592_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496 <= op2_V_assign_reg_4216;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496 <= ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_emcalo_2_hwEta_V_re <= emcalo_2_hwEta_V_re;
                ap_port_reg_emcalo_2_hwPhi_V_re <= emcalo_2_hwPhi_V_re;
                ap_port_reg_emcalo_3_hwEta_V_re <= emcalo_3_hwEta_V_re;
                ap_port_reg_emcalo_3_hwPhi_V_re <= emcalo_3_hwPhi_V_re;
                ap_port_reg_emcalo_4_hwEta_V_re <= emcalo_4_hwEta_V_re;
                ap_port_reg_emcalo_4_hwPhi_V_re <= emcalo_4_hwPhi_V_re;
                ap_port_reg_emcalo_5_hwEta_V_re <= emcalo_5_hwEta_V_re;
                ap_port_reg_emcalo_5_hwPhi_V_re <= emcalo_5_hwPhi_V_re;
                ap_port_reg_emcalo_6_hwEta_V_re <= emcalo_6_hwEta_V_re;
                ap_port_reg_emcalo_6_hwPhi_V_re <= emcalo_6_hwPhi_V_re;
                ap_port_reg_emcalo_7_hwEta_V_re <= emcalo_7_hwEta_V_re;
                ap_port_reg_emcalo_7_hwPhi_V_re <= emcalo_7_hwPhi_V_re;
                ap_port_reg_emcalo_8_hwEta_V_re <= emcalo_8_hwEta_V_re;
                ap_port_reg_emcalo_8_hwPhi_V_re <= emcalo_8_hwPhi_V_re;
                ap_port_reg_emcalo_9_hwEta_V_re <= emcalo_9_hwEta_V_re;
                ap_port_reg_emcalo_9_hwPhi_V_re <= emcalo_9_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                emcalo_1_hwEta_V_re_2_reg_3284 <= emcalo_1_hwEta_V_re;
                emcalo_1_hwPhi_V_re_2_reg_3256 <= emcalo_1_hwPhi_V_re;
                hadcalo_0_hwEta_V_r_3_reg_3578 <= hadcalo_0_hwEta_V_r;
                hadcalo_0_hwPhi_V_r_3_reg_3438 <= hadcalo_0_hwPhi_V_r;
                hadcalo_1_hwEta_V_r_3_reg_3564 <= hadcalo_1_hwEta_V_r;
                hadcalo_1_hwPhi_V_r_3_reg_3424 <= hadcalo_1_hwPhi_V_r;
                hadcalo_2_hwEta_V_r_3_reg_3550 <= hadcalo_2_hwEta_V_r;
                hadcalo_2_hwPhi_V_r_3_reg_3410 <= hadcalo_2_hwPhi_V_r;
                hadcalo_3_hwEta_V_r_3_reg_3536 <= hadcalo_3_hwEta_V_r;
                hadcalo_3_hwPhi_V_r_3_reg_3396 <= hadcalo_3_hwPhi_V_r;
                hadcalo_4_hwEta_V_r_3_reg_3522 <= hadcalo_4_hwEta_V_r;
                hadcalo_4_hwPhi_V_r_3_reg_3382 <= hadcalo_4_hwPhi_V_r;
                hadcalo_5_hwEta_V_r_3_reg_3508 <= hadcalo_5_hwEta_V_r;
                hadcalo_5_hwPhi_V_r_3_reg_3368 <= hadcalo_5_hwPhi_V_r;
                hadcalo_6_hwEta_V_r_3_reg_3494 <= hadcalo_6_hwEta_V_r;
                hadcalo_6_hwPhi_V_r_3_reg_3354 <= hadcalo_6_hwPhi_V_r;
                hadcalo_7_hwEta_V_r_3_reg_3480 <= hadcalo_7_hwEta_V_r;
                hadcalo_7_hwPhi_V_r_3_reg_3340 <= hadcalo_7_hwPhi_V_r;
                hadcalo_8_hwEta_V_r_3_reg_3466 <= hadcalo_8_hwEta_V_r;
                hadcalo_8_hwPhi_V_r_3_reg_3326 <= hadcalo_8_hwPhi_V_r;
                hadcalo_9_hwEta_V_r_3_reg_3452 <= hadcalo_9_hwEta_V_r;
                hadcalo_9_hwPhi_V_r_3_reg_3312 <= hadcalo_9_hwPhi_V_r;
                tmp_113_reg_3592 <= tmp_113_fu_1930_p2;
                tmp_113_reg_3592_pp0_iter1_reg <= tmp_113_reg_3592;
                tmp_113_reg_3592_pp0_iter2_reg <= tmp_113_reg_3592_pp0_iter1_reg;
                tmp_486_0_1_reg_3596 <= tmp_486_0_1_fu_1936_p2;
                tmp_486_0_1_reg_3596_pp0_iter1_reg <= tmp_486_0_1_reg_3596;
                tmp_486_0_1_reg_3596_pp0_iter2_reg <= tmp_486_0_1_reg_3596_pp0_iter1_reg;
                tmp_486_0_2_reg_3600 <= tmp_486_0_2_fu_1942_p2;
                tmp_486_0_2_reg_3600_pp0_iter1_reg <= tmp_486_0_2_reg_3600;
                tmp_486_0_2_reg_3600_pp0_iter2_reg <= tmp_486_0_2_reg_3600_pp0_iter1_reg;
                tmp_486_0_3_reg_3604 <= tmp_486_0_3_fu_1948_p2;
                tmp_486_0_3_reg_3604_pp0_iter1_reg <= tmp_486_0_3_reg_3604;
                tmp_486_0_3_reg_3604_pp0_iter2_reg <= tmp_486_0_3_reg_3604_pp0_iter1_reg;
                tmp_486_0_4_reg_3608 <= tmp_486_0_4_fu_1954_p2;
                tmp_486_0_4_reg_3608_pp0_iter1_reg <= tmp_486_0_4_reg_3608;
                tmp_486_0_4_reg_3608_pp0_iter2_reg <= tmp_486_0_4_reg_3608_pp0_iter1_reg;
                tmp_486_0_5_reg_3612 <= tmp_486_0_5_fu_1960_p2;
                tmp_486_0_5_reg_3612_pp0_iter1_reg <= tmp_486_0_5_reg_3612;
                tmp_486_0_5_reg_3612_pp0_iter2_reg <= tmp_486_0_5_reg_3612_pp0_iter1_reg;
                tmp_486_0_6_reg_3616 <= tmp_486_0_6_fu_1966_p2;
                tmp_486_0_6_reg_3616_pp0_iter1_reg <= tmp_486_0_6_reg_3616;
                tmp_486_0_6_reg_3616_pp0_iter2_reg <= tmp_486_0_6_reg_3616_pp0_iter1_reg;
                tmp_486_0_7_reg_3620 <= tmp_486_0_7_fu_1972_p2;
                tmp_486_0_7_reg_3620_pp0_iter1_reg <= tmp_486_0_7_reg_3620;
                tmp_486_0_7_reg_3620_pp0_iter2_reg <= tmp_486_0_7_reg_3620_pp0_iter1_reg;
                tmp_486_0_8_reg_3624 <= tmp_486_0_8_fu_1978_p2;
                tmp_486_0_8_reg_3624_pp0_iter1_reg <= tmp_486_0_8_reg_3624;
                tmp_486_0_8_reg_3624_pp0_iter2_reg <= tmp_486_0_8_reg_3624_pp0_iter1_reg;
                tmp_486_0_9_reg_3628 <= tmp_486_0_9_fu_1984_p2;
                tmp_486_0_9_reg_3628_pp0_iter1_reg <= tmp_486_0_9_reg_3628;
                tmp_486_0_9_reg_3628_pp0_iter2_reg <= tmp_486_0_9_reg_3628_pp0_iter1_reg;
                tmp_486_1_1_reg_3636 <= tmp_486_1_1_fu_2010_p2;
                tmp_486_1_1_reg_3636_pp0_iter1_reg <= tmp_486_1_1_reg_3636;
                tmp_486_1_1_reg_3636_pp0_iter2_reg <= tmp_486_1_1_reg_3636_pp0_iter1_reg;
                tmp_486_1_2_reg_3640 <= tmp_486_1_2_fu_2016_p2;
                tmp_486_1_2_reg_3640_pp0_iter1_reg <= tmp_486_1_2_reg_3640;
                tmp_486_1_2_reg_3640_pp0_iter2_reg <= tmp_486_1_2_reg_3640_pp0_iter1_reg;
                tmp_486_1_3_reg_3644 <= tmp_486_1_3_fu_2022_p2;
                tmp_486_1_3_reg_3644_pp0_iter1_reg <= tmp_486_1_3_reg_3644;
                tmp_486_1_3_reg_3644_pp0_iter2_reg <= tmp_486_1_3_reg_3644_pp0_iter1_reg;
                tmp_486_1_4_reg_3648 <= tmp_486_1_4_fu_2028_p2;
                tmp_486_1_4_reg_3648_pp0_iter1_reg <= tmp_486_1_4_reg_3648;
                tmp_486_1_4_reg_3648_pp0_iter2_reg <= tmp_486_1_4_reg_3648_pp0_iter1_reg;
                tmp_486_1_5_reg_3652 <= tmp_486_1_5_fu_2034_p2;
                tmp_486_1_5_reg_3652_pp0_iter1_reg <= tmp_486_1_5_reg_3652;
                tmp_486_1_5_reg_3652_pp0_iter2_reg <= tmp_486_1_5_reg_3652_pp0_iter1_reg;
                tmp_486_1_6_reg_3656 <= tmp_486_1_6_fu_2040_p2;
                tmp_486_1_6_reg_3656_pp0_iter1_reg <= tmp_486_1_6_reg_3656;
                tmp_486_1_6_reg_3656_pp0_iter2_reg <= tmp_486_1_6_reg_3656_pp0_iter1_reg;
                tmp_486_1_7_reg_3660 <= tmp_486_1_7_fu_2046_p2;
                tmp_486_1_7_reg_3660_pp0_iter1_reg <= tmp_486_1_7_reg_3660;
                tmp_486_1_7_reg_3660_pp0_iter2_reg <= tmp_486_1_7_reg_3660_pp0_iter1_reg;
                tmp_486_1_8_reg_3664 <= tmp_486_1_8_fu_2052_p2;
                tmp_486_1_8_reg_3664_pp0_iter1_reg <= tmp_486_1_8_reg_3664;
                tmp_486_1_8_reg_3664_pp0_iter2_reg <= tmp_486_1_8_reg_3664_pp0_iter1_reg;
                tmp_486_1_9_reg_3668 <= tmp_486_1_9_fu_2058_p2;
                tmp_486_1_9_reg_3668_pp0_iter1_reg <= tmp_486_1_9_reg_3668;
                tmp_486_1_9_reg_3668_pp0_iter2_reg <= tmp_486_1_9_reg_3668_pp0_iter1_reg;
                tmp_486_1_reg_3632 <= tmp_486_1_fu_2004_p2;
                tmp_486_1_reg_3632_pp0_iter1_reg <= tmp_486_1_reg_3632;
                tmp_486_1_reg_3632_pp0_iter2_reg <= tmp_486_1_reg_3632_pp0_iter1_reg;
                tmp_486_2_1_reg_3676 <= tmp_486_2_1_fu_2084_p2;
                tmp_486_2_1_reg_3676_pp0_iter1_reg <= tmp_486_2_1_reg_3676;
                tmp_486_2_1_reg_3676_pp0_iter2_reg <= tmp_486_2_1_reg_3676_pp0_iter1_reg;
                tmp_486_2_2_reg_3680 <= tmp_486_2_2_fu_2090_p2;
                tmp_486_2_2_reg_3680_pp0_iter1_reg <= tmp_486_2_2_reg_3680;
                tmp_486_2_2_reg_3680_pp0_iter2_reg <= tmp_486_2_2_reg_3680_pp0_iter1_reg;
                tmp_486_2_3_reg_3684 <= tmp_486_2_3_fu_2096_p2;
                tmp_486_2_3_reg_3684_pp0_iter1_reg <= tmp_486_2_3_reg_3684;
                tmp_486_2_3_reg_3684_pp0_iter2_reg <= tmp_486_2_3_reg_3684_pp0_iter1_reg;
                tmp_486_2_4_reg_3688 <= tmp_486_2_4_fu_2102_p2;
                tmp_486_2_4_reg_3688_pp0_iter1_reg <= tmp_486_2_4_reg_3688;
                tmp_486_2_4_reg_3688_pp0_iter2_reg <= tmp_486_2_4_reg_3688_pp0_iter1_reg;
                tmp_486_2_5_reg_3692 <= tmp_486_2_5_fu_2108_p2;
                tmp_486_2_5_reg_3692_pp0_iter1_reg <= tmp_486_2_5_reg_3692;
                tmp_486_2_5_reg_3692_pp0_iter2_reg <= tmp_486_2_5_reg_3692_pp0_iter1_reg;
                tmp_486_2_6_reg_3696 <= tmp_486_2_6_fu_2114_p2;
                tmp_486_2_6_reg_3696_pp0_iter1_reg <= tmp_486_2_6_reg_3696;
                tmp_486_2_6_reg_3696_pp0_iter2_reg <= tmp_486_2_6_reg_3696_pp0_iter1_reg;
                tmp_486_2_7_reg_3700 <= tmp_486_2_7_fu_2120_p2;
                tmp_486_2_7_reg_3700_pp0_iter1_reg <= tmp_486_2_7_reg_3700;
                tmp_486_2_7_reg_3700_pp0_iter2_reg <= tmp_486_2_7_reg_3700_pp0_iter1_reg;
                tmp_486_2_8_reg_3704 <= tmp_486_2_8_fu_2126_p2;
                tmp_486_2_8_reg_3704_pp0_iter1_reg <= tmp_486_2_8_reg_3704;
                tmp_486_2_8_reg_3704_pp0_iter2_reg <= tmp_486_2_8_reg_3704_pp0_iter1_reg;
                tmp_486_2_9_reg_3708 <= tmp_486_2_9_fu_2132_p2;
                tmp_486_2_9_reg_3708_pp0_iter1_reg <= tmp_486_2_9_reg_3708;
                tmp_486_2_9_reg_3708_pp0_iter2_reg <= tmp_486_2_9_reg_3708_pp0_iter1_reg;
                tmp_486_2_reg_3672 <= tmp_486_2_fu_2078_p2;
                tmp_486_2_reg_3672_pp0_iter1_reg <= tmp_486_2_reg_3672;
                tmp_486_2_reg_3672_pp0_iter2_reg <= tmp_486_2_reg_3672_pp0_iter1_reg;
                tmp_486_3_1_reg_3716 <= tmp_486_3_1_fu_2158_p2;
                tmp_486_3_1_reg_3716_pp0_iter1_reg <= tmp_486_3_1_reg_3716;
                tmp_486_3_1_reg_3716_pp0_iter2_reg <= tmp_486_3_1_reg_3716_pp0_iter1_reg;
                tmp_486_3_2_reg_3720 <= tmp_486_3_2_fu_2164_p2;
                tmp_486_3_2_reg_3720_pp0_iter1_reg <= tmp_486_3_2_reg_3720;
                tmp_486_3_2_reg_3720_pp0_iter2_reg <= tmp_486_3_2_reg_3720_pp0_iter1_reg;
                tmp_486_3_3_reg_3724 <= tmp_486_3_3_fu_2170_p2;
                tmp_486_3_3_reg_3724_pp0_iter1_reg <= tmp_486_3_3_reg_3724;
                tmp_486_3_3_reg_3724_pp0_iter2_reg <= tmp_486_3_3_reg_3724_pp0_iter1_reg;
                tmp_486_3_4_reg_3728 <= tmp_486_3_4_fu_2176_p2;
                tmp_486_3_4_reg_3728_pp0_iter1_reg <= tmp_486_3_4_reg_3728;
                tmp_486_3_4_reg_3728_pp0_iter2_reg <= tmp_486_3_4_reg_3728_pp0_iter1_reg;
                tmp_486_3_5_reg_3732 <= tmp_486_3_5_fu_2182_p2;
                tmp_486_3_5_reg_3732_pp0_iter1_reg <= tmp_486_3_5_reg_3732;
                tmp_486_3_5_reg_3732_pp0_iter2_reg <= tmp_486_3_5_reg_3732_pp0_iter1_reg;
                tmp_486_3_6_reg_3736 <= tmp_486_3_6_fu_2188_p2;
                tmp_486_3_6_reg_3736_pp0_iter1_reg <= tmp_486_3_6_reg_3736;
                tmp_486_3_6_reg_3736_pp0_iter2_reg <= tmp_486_3_6_reg_3736_pp0_iter1_reg;
                tmp_486_3_7_reg_3740 <= tmp_486_3_7_fu_2194_p2;
                tmp_486_3_7_reg_3740_pp0_iter1_reg <= tmp_486_3_7_reg_3740;
                tmp_486_3_7_reg_3740_pp0_iter2_reg <= tmp_486_3_7_reg_3740_pp0_iter1_reg;
                tmp_486_3_8_reg_3744 <= tmp_486_3_8_fu_2200_p2;
                tmp_486_3_8_reg_3744_pp0_iter1_reg <= tmp_486_3_8_reg_3744;
                tmp_486_3_8_reg_3744_pp0_iter2_reg <= tmp_486_3_8_reg_3744_pp0_iter1_reg;
                tmp_486_3_9_reg_3748 <= tmp_486_3_9_fu_2206_p2;
                tmp_486_3_9_reg_3748_pp0_iter1_reg <= tmp_486_3_9_reg_3748;
                tmp_486_3_9_reg_3748_pp0_iter2_reg <= tmp_486_3_9_reg_3748_pp0_iter1_reg;
                tmp_486_3_reg_3712 <= tmp_486_3_fu_2152_p2;
                tmp_486_3_reg_3712_pp0_iter1_reg <= tmp_486_3_reg_3712;
                tmp_486_3_reg_3712_pp0_iter2_reg <= tmp_486_3_reg_3712_pp0_iter1_reg;
                tmp_486_4_1_reg_3756 <= tmp_486_4_1_fu_2232_p2;
                tmp_486_4_1_reg_3756_pp0_iter1_reg <= tmp_486_4_1_reg_3756;
                tmp_486_4_1_reg_3756_pp0_iter2_reg <= tmp_486_4_1_reg_3756_pp0_iter1_reg;
                tmp_486_4_2_reg_3760 <= tmp_486_4_2_fu_2238_p2;
                tmp_486_4_2_reg_3760_pp0_iter1_reg <= tmp_486_4_2_reg_3760;
                tmp_486_4_2_reg_3760_pp0_iter2_reg <= tmp_486_4_2_reg_3760_pp0_iter1_reg;
                tmp_486_4_3_reg_3764 <= tmp_486_4_3_fu_2244_p2;
                tmp_486_4_3_reg_3764_pp0_iter1_reg <= tmp_486_4_3_reg_3764;
                tmp_486_4_3_reg_3764_pp0_iter2_reg <= tmp_486_4_3_reg_3764_pp0_iter1_reg;
                tmp_486_4_4_reg_3768 <= tmp_486_4_4_fu_2250_p2;
                tmp_486_4_4_reg_3768_pp0_iter1_reg <= tmp_486_4_4_reg_3768;
                tmp_486_4_4_reg_3768_pp0_iter2_reg <= tmp_486_4_4_reg_3768_pp0_iter1_reg;
                tmp_486_4_5_reg_3772 <= tmp_486_4_5_fu_2256_p2;
                tmp_486_4_5_reg_3772_pp0_iter1_reg <= tmp_486_4_5_reg_3772;
                tmp_486_4_5_reg_3772_pp0_iter2_reg <= tmp_486_4_5_reg_3772_pp0_iter1_reg;
                tmp_486_4_6_reg_3776 <= tmp_486_4_6_fu_2262_p2;
                tmp_486_4_6_reg_3776_pp0_iter1_reg <= tmp_486_4_6_reg_3776;
                tmp_486_4_6_reg_3776_pp0_iter2_reg <= tmp_486_4_6_reg_3776_pp0_iter1_reg;
                tmp_486_4_7_reg_3780 <= tmp_486_4_7_fu_2268_p2;
                tmp_486_4_7_reg_3780_pp0_iter1_reg <= tmp_486_4_7_reg_3780;
                tmp_486_4_7_reg_3780_pp0_iter2_reg <= tmp_486_4_7_reg_3780_pp0_iter1_reg;
                tmp_486_4_8_reg_3784 <= tmp_486_4_8_fu_2274_p2;
                tmp_486_4_8_reg_3784_pp0_iter1_reg <= tmp_486_4_8_reg_3784;
                tmp_486_4_8_reg_3784_pp0_iter2_reg <= tmp_486_4_8_reg_3784_pp0_iter1_reg;
                tmp_486_4_9_reg_3788 <= tmp_486_4_9_fu_2280_p2;
                tmp_486_4_9_reg_3788_pp0_iter1_reg <= tmp_486_4_9_reg_3788;
                tmp_486_4_9_reg_3788_pp0_iter2_reg <= tmp_486_4_9_reg_3788_pp0_iter1_reg;
                tmp_486_4_reg_3752 <= tmp_486_4_fu_2226_p2;
                tmp_486_4_reg_3752_pp0_iter1_reg <= tmp_486_4_reg_3752;
                tmp_486_4_reg_3752_pp0_iter2_reg <= tmp_486_4_reg_3752_pp0_iter1_reg;
                tmp_486_5_1_reg_3796 <= tmp_486_5_1_fu_2306_p2;
                tmp_486_5_1_reg_3796_pp0_iter1_reg <= tmp_486_5_1_reg_3796;
                tmp_486_5_1_reg_3796_pp0_iter2_reg <= tmp_486_5_1_reg_3796_pp0_iter1_reg;
                tmp_486_5_2_reg_3800 <= tmp_486_5_2_fu_2312_p2;
                tmp_486_5_2_reg_3800_pp0_iter1_reg <= tmp_486_5_2_reg_3800;
                tmp_486_5_2_reg_3800_pp0_iter2_reg <= tmp_486_5_2_reg_3800_pp0_iter1_reg;
                tmp_486_5_3_reg_3804 <= tmp_486_5_3_fu_2318_p2;
                tmp_486_5_3_reg_3804_pp0_iter1_reg <= tmp_486_5_3_reg_3804;
                tmp_486_5_3_reg_3804_pp0_iter2_reg <= tmp_486_5_3_reg_3804_pp0_iter1_reg;
                tmp_486_5_4_reg_3808 <= tmp_486_5_4_fu_2324_p2;
                tmp_486_5_4_reg_3808_pp0_iter1_reg <= tmp_486_5_4_reg_3808;
                tmp_486_5_4_reg_3808_pp0_iter2_reg <= tmp_486_5_4_reg_3808_pp0_iter1_reg;
                tmp_486_5_5_reg_3812 <= tmp_486_5_5_fu_2330_p2;
                tmp_486_5_5_reg_3812_pp0_iter1_reg <= tmp_486_5_5_reg_3812;
                tmp_486_5_5_reg_3812_pp0_iter2_reg <= tmp_486_5_5_reg_3812_pp0_iter1_reg;
                tmp_486_5_6_reg_3816 <= tmp_486_5_6_fu_2336_p2;
                tmp_486_5_6_reg_3816_pp0_iter1_reg <= tmp_486_5_6_reg_3816;
                tmp_486_5_6_reg_3816_pp0_iter2_reg <= tmp_486_5_6_reg_3816_pp0_iter1_reg;
                tmp_486_5_7_reg_3820 <= tmp_486_5_7_fu_2342_p2;
                tmp_486_5_7_reg_3820_pp0_iter1_reg <= tmp_486_5_7_reg_3820;
                tmp_486_5_7_reg_3820_pp0_iter2_reg <= tmp_486_5_7_reg_3820_pp0_iter1_reg;
                tmp_486_5_8_reg_3824 <= tmp_486_5_8_fu_2348_p2;
                tmp_486_5_8_reg_3824_pp0_iter1_reg <= tmp_486_5_8_reg_3824;
                tmp_486_5_8_reg_3824_pp0_iter2_reg <= tmp_486_5_8_reg_3824_pp0_iter1_reg;
                tmp_486_5_9_reg_3828 <= tmp_486_5_9_fu_2354_p2;
                tmp_486_5_9_reg_3828_pp0_iter1_reg <= tmp_486_5_9_reg_3828;
                tmp_486_5_9_reg_3828_pp0_iter2_reg <= tmp_486_5_9_reg_3828_pp0_iter1_reg;
                tmp_486_5_reg_3792 <= tmp_486_5_fu_2300_p2;
                tmp_486_5_reg_3792_pp0_iter1_reg <= tmp_486_5_reg_3792;
                tmp_486_5_reg_3792_pp0_iter2_reg <= tmp_486_5_reg_3792_pp0_iter1_reg;
                tmp_486_6_1_reg_3836 <= tmp_486_6_1_fu_2380_p2;
                tmp_486_6_1_reg_3836_pp0_iter1_reg <= tmp_486_6_1_reg_3836;
                tmp_486_6_1_reg_3836_pp0_iter2_reg <= tmp_486_6_1_reg_3836_pp0_iter1_reg;
                tmp_486_6_2_reg_3840 <= tmp_486_6_2_fu_2386_p2;
                tmp_486_6_2_reg_3840_pp0_iter1_reg <= tmp_486_6_2_reg_3840;
                tmp_486_6_2_reg_3840_pp0_iter2_reg <= tmp_486_6_2_reg_3840_pp0_iter1_reg;
                tmp_486_6_3_reg_3844 <= tmp_486_6_3_fu_2392_p2;
                tmp_486_6_3_reg_3844_pp0_iter1_reg <= tmp_486_6_3_reg_3844;
                tmp_486_6_3_reg_3844_pp0_iter2_reg <= tmp_486_6_3_reg_3844_pp0_iter1_reg;
                tmp_486_6_4_reg_3848 <= tmp_486_6_4_fu_2398_p2;
                tmp_486_6_4_reg_3848_pp0_iter1_reg <= tmp_486_6_4_reg_3848;
                tmp_486_6_4_reg_3848_pp0_iter2_reg <= tmp_486_6_4_reg_3848_pp0_iter1_reg;
                tmp_486_6_5_reg_3852 <= tmp_486_6_5_fu_2404_p2;
                tmp_486_6_5_reg_3852_pp0_iter1_reg <= tmp_486_6_5_reg_3852;
                tmp_486_6_5_reg_3852_pp0_iter2_reg <= tmp_486_6_5_reg_3852_pp0_iter1_reg;
                tmp_486_6_6_reg_3856 <= tmp_486_6_6_fu_2410_p2;
                tmp_486_6_6_reg_3856_pp0_iter1_reg <= tmp_486_6_6_reg_3856;
                tmp_486_6_6_reg_3856_pp0_iter2_reg <= tmp_486_6_6_reg_3856_pp0_iter1_reg;
                tmp_486_6_7_reg_3860 <= tmp_486_6_7_fu_2416_p2;
                tmp_486_6_7_reg_3860_pp0_iter1_reg <= tmp_486_6_7_reg_3860;
                tmp_486_6_7_reg_3860_pp0_iter2_reg <= tmp_486_6_7_reg_3860_pp0_iter1_reg;
                tmp_486_6_8_reg_3864 <= tmp_486_6_8_fu_2422_p2;
                tmp_486_6_8_reg_3864_pp0_iter1_reg <= tmp_486_6_8_reg_3864;
                tmp_486_6_8_reg_3864_pp0_iter2_reg <= tmp_486_6_8_reg_3864_pp0_iter1_reg;
                tmp_486_6_9_reg_3868 <= tmp_486_6_9_fu_2428_p2;
                tmp_486_6_9_reg_3868_pp0_iter1_reg <= tmp_486_6_9_reg_3868;
                tmp_486_6_9_reg_3868_pp0_iter2_reg <= tmp_486_6_9_reg_3868_pp0_iter1_reg;
                tmp_486_6_reg_3832 <= tmp_486_6_fu_2374_p2;
                tmp_486_6_reg_3832_pp0_iter1_reg <= tmp_486_6_reg_3832;
                tmp_486_6_reg_3832_pp0_iter2_reg <= tmp_486_6_reg_3832_pp0_iter1_reg;
                tmp_486_7_1_reg_3876 <= tmp_486_7_1_fu_2454_p2;
                tmp_486_7_1_reg_3876_pp0_iter1_reg <= tmp_486_7_1_reg_3876;
                tmp_486_7_1_reg_3876_pp0_iter2_reg <= tmp_486_7_1_reg_3876_pp0_iter1_reg;
                tmp_486_7_2_reg_3880 <= tmp_486_7_2_fu_2460_p2;
                tmp_486_7_2_reg_3880_pp0_iter1_reg <= tmp_486_7_2_reg_3880;
                tmp_486_7_2_reg_3880_pp0_iter2_reg <= tmp_486_7_2_reg_3880_pp0_iter1_reg;
                tmp_486_7_3_reg_3884 <= tmp_486_7_3_fu_2466_p2;
                tmp_486_7_3_reg_3884_pp0_iter1_reg <= tmp_486_7_3_reg_3884;
                tmp_486_7_3_reg_3884_pp0_iter2_reg <= tmp_486_7_3_reg_3884_pp0_iter1_reg;
                tmp_486_7_4_reg_3888 <= tmp_486_7_4_fu_2472_p2;
                tmp_486_7_4_reg_3888_pp0_iter1_reg <= tmp_486_7_4_reg_3888;
                tmp_486_7_4_reg_3888_pp0_iter2_reg <= tmp_486_7_4_reg_3888_pp0_iter1_reg;
                tmp_486_7_5_reg_3892 <= tmp_486_7_5_fu_2478_p2;
                tmp_486_7_5_reg_3892_pp0_iter1_reg <= tmp_486_7_5_reg_3892;
                tmp_486_7_5_reg_3892_pp0_iter2_reg <= tmp_486_7_5_reg_3892_pp0_iter1_reg;
                tmp_486_7_6_reg_3896 <= tmp_486_7_6_fu_2484_p2;
                tmp_486_7_6_reg_3896_pp0_iter1_reg <= tmp_486_7_6_reg_3896;
                tmp_486_7_6_reg_3896_pp0_iter2_reg <= tmp_486_7_6_reg_3896_pp0_iter1_reg;
                tmp_486_7_7_reg_3900 <= tmp_486_7_7_fu_2490_p2;
                tmp_486_7_7_reg_3900_pp0_iter1_reg <= tmp_486_7_7_reg_3900;
                tmp_486_7_7_reg_3900_pp0_iter2_reg <= tmp_486_7_7_reg_3900_pp0_iter1_reg;
                tmp_486_7_8_reg_3904 <= tmp_486_7_8_fu_2496_p2;
                tmp_486_7_8_reg_3904_pp0_iter1_reg <= tmp_486_7_8_reg_3904;
                tmp_486_7_8_reg_3904_pp0_iter2_reg <= tmp_486_7_8_reg_3904_pp0_iter1_reg;
                tmp_486_7_9_reg_3908 <= tmp_486_7_9_fu_2502_p2;
                tmp_486_7_9_reg_3908_pp0_iter1_reg <= tmp_486_7_9_reg_3908;
                tmp_486_7_9_reg_3908_pp0_iter2_reg <= tmp_486_7_9_reg_3908_pp0_iter1_reg;
                tmp_486_7_reg_3872 <= tmp_486_7_fu_2448_p2;
                tmp_486_7_reg_3872_pp0_iter1_reg <= tmp_486_7_reg_3872;
                tmp_486_7_reg_3872_pp0_iter2_reg <= tmp_486_7_reg_3872_pp0_iter1_reg;
                tmp_486_8_1_reg_3916 <= tmp_486_8_1_fu_2528_p2;
                tmp_486_8_1_reg_3916_pp0_iter1_reg <= tmp_486_8_1_reg_3916;
                tmp_486_8_1_reg_3916_pp0_iter2_reg <= tmp_486_8_1_reg_3916_pp0_iter1_reg;
                tmp_486_8_2_reg_3920 <= tmp_486_8_2_fu_2534_p2;
                tmp_486_8_2_reg_3920_pp0_iter1_reg <= tmp_486_8_2_reg_3920;
                tmp_486_8_2_reg_3920_pp0_iter2_reg <= tmp_486_8_2_reg_3920_pp0_iter1_reg;
                tmp_486_8_3_reg_3924 <= tmp_486_8_3_fu_2540_p2;
                tmp_486_8_3_reg_3924_pp0_iter1_reg <= tmp_486_8_3_reg_3924;
                tmp_486_8_3_reg_3924_pp0_iter2_reg <= tmp_486_8_3_reg_3924_pp0_iter1_reg;
                tmp_486_8_4_reg_3928 <= tmp_486_8_4_fu_2546_p2;
                tmp_486_8_4_reg_3928_pp0_iter1_reg <= tmp_486_8_4_reg_3928;
                tmp_486_8_4_reg_3928_pp0_iter2_reg <= tmp_486_8_4_reg_3928_pp0_iter1_reg;
                tmp_486_8_5_reg_3932 <= tmp_486_8_5_fu_2552_p2;
                tmp_486_8_5_reg_3932_pp0_iter1_reg <= tmp_486_8_5_reg_3932;
                tmp_486_8_5_reg_3932_pp0_iter2_reg <= tmp_486_8_5_reg_3932_pp0_iter1_reg;
                tmp_486_8_6_reg_3936 <= tmp_486_8_6_fu_2558_p2;
                tmp_486_8_6_reg_3936_pp0_iter1_reg <= tmp_486_8_6_reg_3936;
                tmp_486_8_6_reg_3936_pp0_iter2_reg <= tmp_486_8_6_reg_3936_pp0_iter1_reg;
                tmp_486_8_7_reg_3940 <= tmp_486_8_7_fu_2564_p2;
                tmp_486_8_7_reg_3940_pp0_iter1_reg <= tmp_486_8_7_reg_3940;
                tmp_486_8_7_reg_3940_pp0_iter2_reg <= tmp_486_8_7_reg_3940_pp0_iter1_reg;
                tmp_486_8_8_reg_3944 <= tmp_486_8_8_fu_2570_p2;
                tmp_486_8_8_reg_3944_pp0_iter1_reg <= tmp_486_8_8_reg_3944;
                tmp_486_8_8_reg_3944_pp0_iter2_reg <= tmp_486_8_8_reg_3944_pp0_iter1_reg;
                tmp_486_8_9_reg_3948 <= tmp_486_8_9_fu_2576_p2;
                tmp_486_8_9_reg_3948_pp0_iter1_reg <= tmp_486_8_9_reg_3948;
                tmp_486_8_9_reg_3948_pp0_iter2_reg <= tmp_486_8_9_reg_3948_pp0_iter1_reg;
                tmp_486_8_reg_3912 <= tmp_486_8_fu_2522_p2;
                tmp_486_8_reg_3912_pp0_iter1_reg <= tmp_486_8_reg_3912;
                tmp_486_8_reg_3912_pp0_iter2_reg <= tmp_486_8_reg_3912_pp0_iter1_reg;
                tmp_486_9_1_reg_3956 <= tmp_486_9_1_fu_2602_p2;
                tmp_486_9_1_reg_3956_pp0_iter1_reg <= tmp_486_9_1_reg_3956;
                tmp_486_9_1_reg_3956_pp0_iter2_reg <= tmp_486_9_1_reg_3956_pp0_iter1_reg;
                tmp_486_9_2_reg_3960 <= tmp_486_9_2_fu_2608_p2;
                tmp_486_9_2_reg_3960_pp0_iter1_reg <= tmp_486_9_2_reg_3960;
                tmp_486_9_2_reg_3960_pp0_iter2_reg <= tmp_486_9_2_reg_3960_pp0_iter1_reg;
                tmp_486_9_3_reg_3964 <= tmp_486_9_3_fu_2614_p2;
                tmp_486_9_3_reg_3964_pp0_iter1_reg <= tmp_486_9_3_reg_3964;
                tmp_486_9_3_reg_3964_pp0_iter2_reg <= tmp_486_9_3_reg_3964_pp0_iter1_reg;
                tmp_486_9_4_reg_3968 <= tmp_486_9_4_fu_2620_p2;
                tmp_486_9_4_reg_3968_pp0_iter1_reg <= tmp_486_9_4_reg_3968;
                tmp_486_9_4_reg_3968_pp0_iter2_reg <= tmp_486_9_4_reg_3968_pp0_iter1_reg;
                tmp_486_9_5_reg_3972 <= tmp_486_9_5_fu_2626_p2;
                tmp_486_9_5_reg_3972_pp0_iter1_reg <= tmp_486_9_5_reg_3972;
                tmp_486_9_5_reg_3972_pp0_iter2_reg <= tmp_486_9_5_reg_3972_pp0_iter1_reg;
                tmp_486_9_6_reg_3976 <= tmp_486_9_6_fu_2632_p2;
                tmp_486_9_6_reg_3976_pp0_iter1_reg <= tmp_486_9_6_reg_3976;
                tmp_486_9_6_reg_3976_pp0_iter2_reg <= tmp_486_9_6_reg_3976_pp0_iter1_reg;
                tmp_486_9_7_reg_3980 <= tmp_486_9_7_fu_2638_p2;
                tmp_486_9_7_reg_3980_pp0_iter1_reg <= tmp_486_9_7_reg_3980;
                tmp_486_9_7_reg_3980_pp0_iter2_reg <= tmp_486_9_7_reg_3980_pp0_iter1_reg;
                tmp_486_9_8_reg_3984 <= tmp_486_9_8_fu_2644_p2;
                tmp_486_9_8_reg_3984_pp0_iter1_reg <= tmp_486_9_8_reg_3984;
                tmp_486_9_8_reg_3984_pp0_iter2_reg <= tmp_486_9_8_reg_3984_pp0_iter1_reg;
                tmp_486_9_9_reg_3988 <= tmp_486_9_9_fu_2650_p2;
                tmp_486_9_9_reg_3988_pp0_iter1_reg <= tmp_486_9_9_reg_3988;
                tmp_486_9_9_reg_3988_pp0_iter2_reg <= tmp_486_9_9_reg_3988_pp0_iter1_reg;
                tmp_486_9_reg_3952 <= tmp_486_9_fu_2596_p2;
                tmp_486_9_reg_3952_pp0_iter1_reg <= tmp_486_9_reg_3952;
                tmp_486_9_reg_3952_pp0_iter2_reg <= tmp_486_9_reg_3952_pp0_iter1_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                emcalo_3_hwEta_V_re_2_reg_4020 <= ap_port_reg_emcalo_3_hwEta_V_re;
                emcalo_3_hwPhi_V_re_2_reg_3992 <= ap_port_reg_emcalo_3_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                emcalo_5_hwEta_V_re_2_reg_4076 <= ap_port_reg_emcalo_5_hwEta_V_re;
                emcalo_5_hwPhi_V_re_2_reg_4048 <= ap_port_reg_emcalo_5_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                emcalo_6_hwEta_V_re_2_reg_4118 <= ap_port_reg_emcalo_6_hwEta_V_re;
                emcalo_6_hwPhi_V_re_2_reg_4104 <= ap_port_reg_emcalo_6_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                emcalo_8_hwEta_V_re_2_reg_4160 <= ap_port_reg_emcalo_8_hwEta_V_re;
                emcalo_8_hwPhi_V_re_2_reg_4132 <= ap_port_reg_emcalo_8_hwPhi_V_re;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_1_reg_3596_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_1_reg_4221 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_2_reg_3600_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_2_reg_4226 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_3_reg_3604_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_3_reg_4231 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_4_reg_3608_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_4_reg_4236 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_5_reg_3612_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_5_reg_4241 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_6_reg_3616_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_6_reg_4246 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_7_reg_3620_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_7_reg_4251 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_8_reg_3624_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_8_reg_4256 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_0_9_reg_3628_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_0_9_reg_4261 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_1_reg_3636_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_1_reg_4271 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_2_reg_3640_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_2_reg_4276 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_3_reg_3644_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_3_reg_4281 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_4_reg_3648_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_4_reg_4286 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_5_reg_3652_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_5_reg_4291 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_6_reg_3656_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_6_reg_4296 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_7_reg_3660_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_1_7_reg_4301 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_8_reg_3664_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_1_8_reg_4306 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_9_reg_3668_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_1_9_reg_4311 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_1_reg_3632_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_0_1_reg_4266 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_1_reg_3676_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_1_reg_4321 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_2_reg_3680_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_2_reg_4326 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_3_reg_3684_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_3_reg_4331 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_4_reg_3688_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_4_reg_4336 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_5_reg_3692_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_5_reg_4341 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_6_reg_3696_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_6_reg_4346 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_7_reg_3700_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_7_reg_4351 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_8_reg_3704_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_8_reg_4356 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_9_reg_3708_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_9_reg_4361 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_2_reg_3672_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_2_reg_4316 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_1_reg_3716_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_3_1_reg_4371 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_2_reg_3720_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_3_2_reg_4376 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_3_reg_3724_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_3_3_reg_4381 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_4_reg_3728_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_4_reg_4386 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_5_reg_3732_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_5_reg_4391 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_6_reg_3736_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_6_reg_4396 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_7_reg_3740_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_7_reg_4401 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_8_reg_3744_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_8_reg_4406 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_9_reg_3748_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_3_9_reg_4411 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_3_reg_3712_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001))) then
                op2_V_assign_0_3_reg_4366 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_1_reg_3756_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_1_reg_4421 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_2_reg_3760_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_2_reg_4426 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_3_reg_3764_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_3_reg_4431 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_4_reg_3768_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_4_reg_4436 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_5_reg_3772_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_5_reg_4441 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_6_reg_3776_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_6_reg_4446 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_7_reg_3780_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_7_reg_4451 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_8_reg_3784_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_8_reg_4456 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_9_reg_3788_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_9_reg_4461 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_4_reg_3752_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_4_reg_4416 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_1_reg_3796_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_1_reg_4471 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_2_reg_3800_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_2_reg_4476 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_3_reg_3804_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_3_reg_4481 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_4_reg_3808_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_4_reg_4486 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_5_reg_3812_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_5_reg_4491 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_6_reg_3816_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_6_reg_4496 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_7_reg_3820_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_7_reg_4501 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_8_reg_3824_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_8_reg_4506 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_9_reg_3828_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_5_9_reg_4511 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_5_reg_3792_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then
                op2_V_assign_0_5_reg_4466 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_1_reg_3836_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_1_reg_4521 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_2_reg_3840_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_2_reg_4526 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_3_reg_3844_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_3_reg_4531 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_4_reg_3848_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_4_reg_4536 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_5_reg_3852_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_5_reg_4541 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_6_reg_3856_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_6_reg_4546 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_7_reg_3860_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_7_reg_4551 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_8_reg_3864_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_6_8_reg_4556 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_9_reg_3868_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_6_9_reg_4561 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_6_reg_3832_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                op2_V_assign_0_6_reg_4516 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_1_reg_3876_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_1_reg_4571 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_2_reg_3880_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_2_reg_4576 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_3_reg_3884_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_3_reg_4581 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_4_reg_3888_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_4_reg_4586 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_5_reg_3892_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_5_reg_4591 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_6_reg_3896_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_6_reg_4596 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_7_reg_3900_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_7_reg_4601 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_8_reg_3904_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_8_reg_4606 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_9_reg_3908_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_9_reg_4611 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_7_reg_3872_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_7_reg_4566 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_1_reg_3916_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_8_1_reg_4621 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_2_reg_3920_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_8_2_reg_4626 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_3_reg_3924_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_8_3_reg_4631 <= grp_dr2_int_cap_10_s_fu_1776_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_4_reg_3928_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_8_4_reg_4636 <= grp_dr2_int_cap_10_s_fu_1788_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_5_reg_3932_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_8_5_reg_4641 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_6_reg_3936_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_8_6_reg_4646 <= grp_dr2_int_cap_10_s_fu_1608_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_7_reg_3940_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_8_7_reg_4651 <= grp_dr2_int_cap_10_s_fu_1620_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_8_reg_3944_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_8_8_reg_4656 <= grp_dr2_int_cap_10_s_fu_1632_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_9_reg_3948_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_8_9_reg_4661 <= grp_dr2_int_cap_10_s_fu_1644_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_8_reg_3912_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                op2_V_assign_0_8_reg_4616 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_1_reg_3956_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_1_reg_4671 <= grp_dr2_int_cap_10_s_fu_1668_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_2_reg_3960_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_2_reg_4676 <= grp_dr2_int_cap_10_s_fu_1680_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_3_reg_3964_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_3_reg_4681 <= grp_dr2_int_cap_10_s_fu_1692_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_4_reg_3968_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_4_reg_4686 <= grp_dr2_int_cap_10_s_fu_1704_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_5_reg_3972_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_5_reg_4691 <= grp_dr2_int_cap_10_s_fu_1716_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_6_reg_3976_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_6_reg_4696 <= grp_dr2_int_cap_10_s_fu_1728_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_7_reg_3980_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_7_reg_4701 <= grp_dr2_int_cap_10_s_fu_1740_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_8_reg_3984_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_8_reg_4706 <= grp_dr2_int_cap_10_s_fu_1752_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (tmp_486_9_9_reg_3988_pp0_iter2_reg = ap_const_lv1_1))) then
                op2_V_assign_0_9_9_reg_4711 <= grp_dr2_int_cap_10_s_fu_1764_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_486_9_reg_3952_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                op2_V_assign_0_9_reg_4666 <= grp_dr2_int_cap_10_s_fu_1656_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_113_reg_3592_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001))) then
                op2_V_assign_reg_4216 <= grp_dr2_int_cap_10_s_fu_1596_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage5_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_reset_idle_pp0, ap_block_pp0_stage4_subdone)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_reset_idle_pp0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                elsif (((ap_reset_idle_pp0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_24175_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_113_fu_1930_p2)
    begin
                ap_condition_24175 <= ((tmp_113_fu_1930_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24179_assign_proc : process(tmp_486_1_7_reg_3660, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24179 <= ((tmp_486_1_7_reg_3660 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24183_assign_proc : process(tmp_486_3_4_reg_3728, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24183 <= ((tmp_486_3_4_reg_3728 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24187_assign_proc : process(tmp_486_5_1_reg_3796, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24187 <= ((tmp_486_5_1_reg_3796 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24191_assign_proc : process(tmp_486_6_8_reg_3864, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24191 <= ((tmp_486_6_8_reg_3864 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24195_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_8_5_reg_3932, ap_block_pp0_stage5)
    begin
                ap_condition_24195 <= ((tmp_486_8_5_reg_3932 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24198_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_1_fu_1936_p2)
    begin
                ap_condition_24198 <= ((tmp_486_0_1_fu_1936_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24202_assign_proc : process(tmp_486_1_8_reg_3664, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24202 <= ((tmp_486_1_8_reg_3664 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24206_assign_proc : process(tmp_486_3_5_reg_3732, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24206 <= ((tmp_486_3_5_reg_3732 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24210_assign_proc : process(tmp_486_5_2_reg_3800, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24210 <= ((tmp_486_5_2_reg_3800 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24214_assign_proc : process(tmp_486_6_9_reg_3868, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24214 <= ((tmp_486_6_9_reg_3868 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24218_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_8_6_reg_3936, ap_block_pp0_stage5)
    begin
                ap_condition_24218 <= ((tmp_486_8_6_reg_3936 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24221_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_2_fu_1942_p2)
    begin
                ap_condition_24221 <= ((tmp_486_0_2_fu_1942_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24225_assign_proc : process(tmp_486_1_9_reg_3668, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24225 <= ((tmp_486_1_9_reg_3668 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24229_assign_proc : process(tmp_486_3_6_reg_3736, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24229 <= ((tmp_486_3_6_reg_3736 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24233_assign_proc : process(tmp_486_5_3_reg_3804, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24233 <= ((tmp_486_5_3_reg_3804 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24237_assign_proc : process(tmp_486_7_reg_3872, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24237 <= ((tmp_486_7_reg_3872 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24241_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_8_7_reg_3940, ap_block_pp0_stage5)
    begin
                ap_condition_24241 <= ((tmp_486_8_7_reg_3940 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24244_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_3_fu_1948_p2)
    begin
                ap_condition_24244 <= ((tmp_486_0_3_fu_1948_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24248_assign_proc : process(tmp_486_2_reg_3672, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24248 <= ((tmp_486_2_reg_3672 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24252_assign_proc : process(tmp_486_3_7_reg_3740, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24252 <= ((tmp_486_3_7_reg_3740 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24256_assign_proc : process(tmp_486_5_4_reg_3808, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24256 <= ((tmp_486_5_4_reg_3808 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24260_assign_proc : process(tmp_486_7_1_reg_3876, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24260 <= ((tmp_486_7_1_reg_3876 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24264_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_8_8_reg_3944, ap_block_pp0_stage5)
    begin
                ap_condition_24264 <= ((tmp_486_8_8_reg_3944 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24267_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_4_fu_1954_p2)
    begin
                ap_condition_24267 <= ((tmp_486_0_4_fu_1954_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24271_assign_proc : process(tmp_486_2_1_reg_3676, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24271 <= ((tmp_486_2_1_reg_3676 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24275_assign_proc : process(tmp_486_3_8_reg_3744, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24275 <= ((tmp_486_3_8_reg_3744 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24279_assign_proc : process(tmp_486_5_5_reg_3812, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24279 <= ((tmp_486_5_5_reg_3812 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24283_assign_proc : process(tmp_486_7_2_reg_3880, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24283 <= ((tmp_486_7_2_reg_3880 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24287_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_8_9_reg_3948, ap_block_pp0_stage5)
    begin
                ap_condition_24287 <= ((tmp_486_8_9_reg_3948 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24290_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_5_fu_1960_p2)
    begin
                ap_condition_24290 <= ((tmp_486_0_5_fu_1960_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24294_assign_proc : process(tmp_486_2_2_reg_3680, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24294 <= ((tmp_486_2_2_reg_3680 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24298_assign_proc : process(tmp_486_3_9_reg_3748, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24298 <= ((tmp_486_3_9_reg_3748 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24302_assign_proc : process(tmp_486_5_6_reg_3816, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24302 <= ((tmp_486_5_6_reg_3816 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24306_assign_proc : process(tmp_486_7_3_reg_3884, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24306 <= ((tmp_486_7_3_reg_3884 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24310_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_reg_3952, ap_block_pp0_stage5)
    begin
                ap_condition_24310 <= ((tmp_486_9_reg_3952 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24313_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_6_fu_1966_p2)
    begin
                ap_condition_24313 <= ((tmp_486_0_6_fu_1966_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24317_assign_proc : process(tmp_486_2_3_reg_3684, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24317 <= ((tmp_486_2_3_reg_3684 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24321_assign_proc : process(tmp_486_4_reg_3752, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24321 <= ((tmp_486_4_reg_3752 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24325_assign_proc : process(tmp_486_5_7_reg_3820, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24325 <= ((tmp_486_5_7_reg_3820 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24329_assign_proc : process(tmp_486_7_4_reg_3888, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24329 <= ((tmp_486_7_4_reg_3888 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24333_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_1_reg_3956, ap_block_pp0_stage5)
    begin
                ap_condition_24333 <= ((tmp_486_9_1_reg_3956 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5));
    end process;


    ap_condition_24336_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_7_fu_1972_p2)
    begin
                ap_condition_24336 <= ((tmp_486_0_7_fu_1972_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24340_assign_proc : process(tmp_486_2_4_reg_3688, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24340 <= ((tmp_486_2_4_reg_3688 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24344_assign_proc : process(tmp_486_4_1_reg_3756, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24344 <= ((tmp_486_4_1_reg_3756 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24348_assign_proc : process(tmp_486_5_8_reg_3824, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24348 <= ((tmp_486_5_8_reg_3824 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24352_assign_proc : process(tmp_486_7_5_reg_3892, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24352 <= ((tmp_486_7_5_reg_3892 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24356_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_2_reg_3960, ap_block_pp0_stage5)
    begin
                ap_condition_24356 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_2_reg_3960 = ap_const_lv1_1));
    end process;


    ap_condition_24359_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_8_fu_1978_p2)
    begin
                ap_condition_24359 <= ((tmp_486_0_8_fu_1978_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24363_assign_proc : process(tmp_486_2_5_reg_3692, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24363 <= ((tmp_486_2_5_reg_3692 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24367_assign_proc : process(tmp_486_4_2_reg_3760, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24367 <= ((tmp_486_4_2_reg_3760 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24371_assign_proc : process(tmp_486_5_9_reg_3828, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24371 <= ((tmp_486_5_9_reg_3828 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24375_assign_proc : process(tmp_486_7_6_reg_3896, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24375 <= ((tmp_486_7_6_reg_3896 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24379_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_3_reg_3964, ap_block_pp0_stage5)
    begin
                ap_condition_24379 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_3_reg_3964 = ap_const_lv1_1));
    end process;


    ap_condition_24382_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_0_9_fu_1984_p2)
    begin
                ap_condition_24382 <= ((tmp_486_0_9_fu_1984_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24386_assign_proc : process(tmp_486_2_6_reg_3696, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24386 <= ((tmp_486_2_6_reg_3696 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24390_assign_proc : process(tmp_486_4_3_reg_3764, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24390 <= ((tmp_486_4_3_reg_3764 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24394_assign_proc : process(tmp_486_6_reg_3832, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24394 <= ((tmp_486_6_reg_3832 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24398_assign_proc : process(tmp_486_7_7_reg_3900, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24398 <= ((tmp_486_7_7_reg_3900 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24402_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_4_reg_3968, ap_block_pp0_stage5)
    begin
                ap_condition_24402 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_4_reg_3968 = ap_const_lv1_1));
    end process;


    ap_condition_24405_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_fu_2004_p2)
    begin
                ap_condition_24405 <= ((tmp_486_1_fu_2004_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24409_assign_proc : process(tmp_486_2_7_reg_3700, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24409 <= ((tmp_486_2_7_reg_3700 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24413_assign_proc : process(tmp_486_4_4_reg_3768, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24413 <= ((tmp_486_4_4_reg_3768 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24417_assign_proc : process(tmp_486_6_1_reg_3836, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24417 <= ((tmp_486_6_1_reg_3836 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24421_assign_proc : process(tmp_486_7_8_reg_3904, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24421 <= ((tmp_486_7_8_reg_3904 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24425_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_5_reg_3972, ap_block_pp0_stage5)
    begin
                ap_condition_24425 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_5_reg_3972 = ap_const_lv1_1));
    end process;


    ap_condition_24428_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_1_fu_2010_p2)
    begin
                ap_condition_24428 <= ((tmp_486_1_1_fu_2010_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24432_assign_proc : process(tmp_486_2_8_reg_3704, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24432 <= ((tmp_486_2_8_reg_3704 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24436_assign_proc : process(tmp_486_4_5_reg_3772, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24436 <= ((tmp_486_4_5_reg_3772 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24440_assign_proc : process(tmp_486_6_2_reg_3840, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24440 <= ((tmp_486_6_2_reg_3840 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24444_assign_proc : process(tmp_486_7_9_reg_3908, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24444 <= ((tmp_486_7_9_reg_3908 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24448_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_6_reg_3976, ap_block_pp0_stage5)
    begin
                ap_condition_24448 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_6_reg_3976 = ap_const_lv1_1));
    end process;


    ap_condition_24451_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_2_fu_2016_p2)
    begin
                ap_condition_24451 <= ((tmp_486_1_2_fu_2016_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24455_assign_proc : process(tmp_486_2_9_reg_3708, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24455 <= ((tmp_486_2_9_reg_3708 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24459_assign_proc : process(tmp_486_4_6_reg_3776, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24459 <= ((tmp_486_4_6_reg_3776 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24463_assign_proc : process(tmp_486_6_3_reg_3844, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24463 <= ((tmp_486_6_3_reg_3844 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24467_assign_proc : process(tmp_486_8_reg_3912, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24467 <= ((tmp_486_8_reg_3912 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24471_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_7_reg_3980, ap_block_pp0_stage5)
    begin
                ap_condition_24471 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_7_reg_3980 = ap_const_lv1_1));
    end process;


    ap_condition_24474_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_3_fu_2022_p2)
    begin
                ap_condition_24474 <= ((tmp_486_1_3_fu_2022_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24478_assign_proc : process(tmp_486_3_reg_3712, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24478 <= ((tmp_486_3_reg_3712 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24482_assign_proc : process(tmp_486_4_7_reg_3780, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24482 <= ((tmp_486_4_7_reg_3780 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24486_assign_proc : process(tmp_486_6_4_reg_3848, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24486 <= ((tmp_486_6_4_reg_3848 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24490_assign_proc : process(tmp_486_8_1_reg_3916, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24490 <= ((tmp_486_8_1_reg_3916 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24494_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_8_reg_3984, ap_block_pp0_stage5)
    begin
                ap_condition_24494 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_8_reg_3984 = ap_const_lv1_1));
    end process;


    ap_condition_24497_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_4_fu_2028_p2)
    begin
                ap_condition_24497 <= ((tmp_486_1_4_fu_2028_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24501_assign_proc : process(tmp_486_3_1_reg_3716, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24501 <= ((tmp_486_3_1_reg_3716 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24505_assign_proc : process(tmp_486_4_8_reg_3784, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24505 <= ((tmp_486_4_8_reg_3784 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24509_assign_proc : process(tmp_486_6_5_reg_3852, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24509 <= ((tmp_486_6_5_reg_3852 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24513_assign_proc : process(tmp_486_8_2_reg_3920, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24513 <= ((tmp_486_8_2_reg_3920 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24517_assign_proc : process(ap_CS_fsm_pp0_stage5, tmp_486_9_9_reg_3988, ap_block_pp0_stage5)
    begin
                ap_condition_24517 <= ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (tmp_486_9_9_reg_3988 = ap_const_lv1_1));
    end process;


    ap_condition_24520_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_5_fu_2034_p2)
    begin
                ap_condition_24520 <= ((tmp_486_1_5_fu_2034_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24524_assign_proc : process(tmp_486_3_2_reg_3720, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24524 <= ((tmp_486_3_2_reg_3720 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24528_assign_proc : process(tmp_486_4_9_reg_3788, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24528 <= ((tmp_486_4_9_reg_3788 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24532_assign_proc : process(tmp_486_6_6_reg_3856, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24532 <= ((tmp_486_6_6_reg_3856 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24536_assign_proc : process(tmp_486_8_3_reg_3924, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24536 <= ((tmp_486_8_3_reg_3924 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_condition_24539_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, tmp_486_1_6_fu_2040_p2)
    begin
                ap_condition_24539 <= ((tmp_486_1_6_fu_2040_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_24543_assign_proc : process(tmp_486_3_3_reg_3724, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
                ap_condition_24543 <= ((tmp_486_3_3_reg_3724 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1));
    end process;


    ap_condition_24547_assign_proc : process(tmp_486_5_reg_3792, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2)
    begin
                ap_condition_24547 <= ((tmp_486_5_reg_3792 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_24551_assign_proc : process(tmp_486_6_7_reg_3860, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3)
    begin
                ap_condition_24551 <= ((tmp_486_6_7_reg_3860 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_24555_assign_proc : process(tmp_486_8_4_reg_3928, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
                ap_condition_24555 <= ((tmp_486_8_4_reg_3928 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_8_5_reg_3932_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_8_5_reg_4641, ap_block_pp0_stage3)
    begin
        if (((tmp_486_8_5_reg_3932_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 <= op2_V_assign_0_8_5_reg_4641;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_8_6_reg_3936_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_8_6_reg_4646, ap_block_pp0_stage3)
    begin
        if (((tmp_486_8_6_reg_3936_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 <= op2_V_assign_0_8_6_reg_4646;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_8_7_reg_3940_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_8_7_reg_4651, ap_block_pp0_stage3)
    begin
        if (((tmp_486_8_7_reg_3940_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 <= op2_V_assign_0_8_7_reg_4651;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_8_8_reg_3944_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_8_8_reg_4656, ap_block_pp0_stage3)
    begin
        if (((tmp_486_8_8_reg_3944_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 <= op2_V_assign_0_8_8_reg_4656;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_8_9_reg_3948_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_8_9_reg_4661, ap_block_pp0_stage3)
    begin
        if (((tmp_486_8_9_reg_3948_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 <= op2_V_assign_0_8_9_reg_4661;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_reg_3952_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_reg_4666, ap_block_pp0_stage3)
    begin
        if (((tmp_486_9_reg_3952_pp0_iter2_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 <= op2_V_assign_0_9_reg_4666;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_1_reg_3956_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_1_reg_4671, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_1_reg_3956_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 <= op2_V_assign_0_9_1_reg_4671;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_2_reg_3960_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_2_reg_4676, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_2_reg_3960_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 <= op2_V_assign_0_9_2_reg_4676;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_3_reg_3964_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_3_reg_4681, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_3_reg_3964_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 <= op2_V_assign_0_9_3_reg_4681;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_4_reg_3968_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_4_reg_4686, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_4_reg_3968_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 <= op2_V_assign_0_9_4_reg_4686;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_5_reg_3972_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_5_reg_4691, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_5_reg_3972_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 <= op2_V_assign_0_9_5_reg_4691;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_6_reg_3976_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_6_reg_4696, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_6_reg_3976_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 <= op2_V_assign_0_9_6_reg_4696;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_7_reg_3980_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_7_reg_4701, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_7_reg_3980_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 <= op2_V_assign_0_9_7_reg_4701;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_8_reg_3984_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_8_reg_4706, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_8_reg_3984_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 <= op2_V_assign_0_9_8_reg_4706;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4 <= ap_const_lv10_20D;
        end if; 
    end process;


    ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4_assign_proc : process(ap_enable_reg_pp0_iter2, tmp_486_9_9_reg_3988_pp0_iter2_reg, ap_CS_fsm_pp0_stage3, op2_V_assign_0_9_9_reg_4711, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (tmp_486_9_9_reg_3988_pp0_iter2_reg = ap_const_lv1_1))) then 
            ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 <= op2_V_assign_0_9_9_reg_4711;
        else 
            ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4 <= ap_const_lv10_20D;
        end if; 
    end process;

    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_10_reg_617 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_11_reg_628 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_12_reg_639 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_13_reg_650 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_14_reg_661 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_15_reg_672 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_16_reg_683 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_17_reg_694 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_18_reg_705 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_19_reg_716 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_1_reg_507 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_20_reg_727 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_21_reg_738 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_22_reg_749 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_23_reg_760 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_24_reg_771 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_25_reg_782 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_26_reg_793 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_27_reg_804 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_28_reg_815 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_29_reg_826 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_2_reg_518 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_30_reg_837 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_31_reg_848 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_32_reg_859 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_33_reg_870 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_34_reg_881 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_35_reg_892 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_36_reg_903 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_37_reg_914 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_38_reg_925 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_39_reg_936 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_3_reg_529 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_40_reg_947 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_41_reg_958 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_42_reg_969 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_43_reg_980 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_44_reg_991 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_45_reg_1002 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_46_reg_1013 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_47_reg_1024 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_48_reg_1035 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_49_reg_1046 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_4_reg_540 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_50_reg_1057 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_51_reg_1068 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_52_reg_1079 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_53_reg_1090 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_54_reg_1101 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_55_reg_1112 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_56_reg_1123 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_57_reg_1134 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_58_reg_1145 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_59_reg_1156 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_5_reg_551 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_60_reg_1167 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_61_reg_1178 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_62_reg_1189 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_63_reg_1200 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_64_reg_1211 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_65_reg_1222 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_66_reg_1233 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_67_reg_1244 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_68_reg_1255 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_69_reg_1266 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_6_reg_562 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_70_reg_1277 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_71_reg_1288 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_72_reg_1299 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_73_reg_1310 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_74_reg_1321 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_75_reg_1332 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_76_reg_1343 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_77_reg_1354 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_78_reg_1365 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_79_reg_1376 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_7_reg_573 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_80_reg_1387 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_81_reg_1398 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_82_reg_1409 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_83_reg_1420 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_8_reg_584 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_99_reg_595 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_9_reg_606 <= ap_const_lv10_20D;
    ap_phi_reg_pp0_iter1_hadcalo_emcalo_drval_reg_496 <= ap_const_lv10_20D;

    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_reg_496;
    ap_return_1 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_1_reg_507;
    ap_return_10 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_9_reg_606;
    ap_return_11 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_10_reg_617;
    ap_return_12 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_11_reg_628;
    ap_return_13 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_12_reg_639;
    ap_return_14 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_13_reg_650;
    ap_return_15 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_14_reg_661;
    ap_return_16 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_15_reg_672;
    ap_return_17 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_16_reg_683;
    ap_return_18 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_17_reg_694;
    ap_return_19 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_18_reg_705;
    ap_return_2 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_2_reg_518;
    ap_return_20 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_19_reg_716;
    ap_return_21 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_20_reg_727;
    ap_return_22 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_21_reg_738;
    ap_return_23 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_22_reg_749;
    ap_return_24 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_23_reg_760;
    ap_return_25 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_24_reg_771;
    ap_return_26 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_25_reg_782;
    ap_return_27 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_26_reg_793;
    ap_return_28 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_27_reg_804;
    ap_return_29 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_28_reg_815;
    ap_return_3 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_3_reg_529;
    ap_return_30 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_29_reg_826;
    ap_return_31 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_30_reg_837;
    ap_return_32 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_31_reg_848;
    ap_return_33 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_32_reg_859;
    ap_return_34 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_33_reg_870;
    ap_return_35 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_34_reg_881;
    ap_return_36 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_35_reg_892;
    ap_return_37 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_36_reg_903;
    ap_return_38 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_37_reg_914;
    ap_return_39 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_38_reg_925;
    ap_return_4 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_4_reg_540;
    ap_return_40 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_39_reg_936;
    ap_return_41 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_40_reg_947;
    ap_return_42 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_41_reg_958;
    ap_return_43 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_42_reg_969;
    ap_return_44 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_43_reg_980;
    ap_return_45 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_44_reg_991;
    ap_return_46 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_45_reg_1002;
    ap_return_47 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_46_reg_1013;
    ap_return_48 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_47_reg_1024;
    ap_return_49 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_48_reg_1035;
    ap_return_5 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_5_reg_551;
    ap_return_50 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_49_reg_1046;
    ap_return_51 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_50_reg_1057;
    ap_return_52 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_51_reg_1068;
    ap_return_53 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_52_reg_1079;
    ap_return_54 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_53_reg_1090;
    ap_return_55 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_54_reg_1101;
    ap_return_56 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_55_reg_1112;
    ap_return_57 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_56_reg_1123;
    ap_return_58 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_57_reg_1134;
    ap_return_59 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_58_reg_1145;
    ap_return_6 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_6_reg_562;
    ap_return_60 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_59_reg_1156;
    ap_return_61 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_60_reg_1167;
    ap_return_62 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_61_reg_1178;
    ap_return_63 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_62_reg_1189;
    ap_return_64 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_63_reg_1200;
    ap_return_65 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_64_reg_1211;
    ap_return_66 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_65_reg_1222;
    ap_return_67 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_66_reg_1233;
    ap_return_68 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_67_reg_1244;
    ap_return_69 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_68_reg_1255;
    ap_return_7 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_7_reg_573;
    ap_return_70 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_69_reg_1266;
    ap_return_71 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_70_reg_1277;
    ap_return_72 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_71_reg_1288;
    ap_return_73 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_72_reg_1299;
    ap_return_74 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_73_reg_1310;
    ap_return_75 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_74_reg_1321;
    ap_return_76 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_75_reg_1332;
    ap_return_77 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_76_reg_1343;
    ap_return_78 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_77_reg_1354;
    ap_return_79 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_78_reg_1365;
    ap_return_8 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_8_reg_584;
    ap_return_80 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_79_reg_1376;
    ap_return_81 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_80_reg_1387;
    ap_return_82 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_81_reg_1398;
    ap_return_83 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_82_reg_1409;
    ap_return_84 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_83_reg_1420;
    ap_return_85 <= ap_phi_mux_hadcalo_emcalo_drval_84_phi_fu_1435_p4;
    ap_return_86 <= ap_phi_mux_hadcalo_emcalo_drval_85_phi_fu_1446_p4;
    ap_return_87 <= ap_phi_mux_hadcalo_emcalo_drval_86_phi_fu_1457_p4;
    ap_return_88 <= ap_phi_mux_hadcalo_emcalo_drval_87_phi_fu_1468_p4;
    ap_return_89 <= ap_phi_mux_hadcalo_emcalo_drval_88_phi_fu_1479_p4;
    ap_return_9 <= ap_phi_reg_pp0_iter2_hadcalo_emcalo_drval_99_reg_595;
    ap_return_90 <= ap_phi_mux_hadcalo_emcalo_drval_89_phi_fu_1490_p4;
    ap_return_91 <= ap_phi_mux_hadcalo_emcalo_drval_90_phi_fu_1501_p4;
    ap_return_92 <= ap_phi_mux_hadcalo_emcalo_drval_91_phi_fu_1512_p4;
    ap_return_93 <= ap_phi_mux_hadcalo_emcalo_drval_92_phi_fu_1523_p4;
    ap_return_94 <= ap_phi_mux_hadcalo_emcalo_drval_93_phi_fu_1534_p4;
    ap_return_95 <= ap_phi_mux_hadcalo_emcalo_drval_94_phi_fu_1545_p4;
    ap_return_96 <= ap_phi_mux_hadcalo_emcalo_drval_95_phi_fu_1556_p4;
    ap_return_97 <= ap_phi_mux_hadcalo_emcalo_drval_96_phi_fu_1567_p4;
    ap_return_98 <= ap_phi_mux_hadcalo_emcalo_drval_97_phi_fu_1578_p4;
    ap_return_99 <= ap_phi_mux_hadcalo_emcalo_drval_98_phi_fu_1589_p4;

    grp_dr2_int_cap_10_s_fu_1596_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1596_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1596_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_1_hwEta_V_re_2_reg_3284, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, emcalo_6_hwEta_V_re_2_reg_4118, emcalo_8_hwEta_V_re_2_reg_4160, ap_condition_24175, ap_condition_24179, ap_condition_24183, ap_condition_24187, ap_condition_24191, ap_condition_24195)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24195)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_8_hwEta_V_re_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_24191)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_6_hwEta_V_re_2_reg_4118;
            elsif ((ap_const_boolean_1 = ap_condition_24187)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24183)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24179)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_1_hwEta_V_re_2_reg_3284;
            elsif ((ap_const_boolean_1 = ap_condition_24175)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1596_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_1_hwEta_V_r_3_reg_3564, ap_condition_24175, ap_condition_24179, ap_condition_24183, ap_condition_24187, ap_condition_24191, ap_condition_24195)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24195)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24191)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24187)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24183)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24179)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24175)) then 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1596_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_1_hwPhi_V_re_2_reg_3256, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, emcalo_6_hwPhi_V_re_2_reg_4104, emcalo_8_hwPhi_V_re_2_reg_4132, ap_condition_24175, ap_condition_24179, ap_condition_24183, ap_condition_24187, ap_condition_24191, ap_condition_24195)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24195)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_8_hwPhi_V_re_2_reg_4132;
            elsif ((ap_const_boolean_1 = ap_condition_24191)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_6_hwPhi_V_re_2_reg_4104;
            elsif ((ap_const_boolean_1 = ap_condition_24187)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24183)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24179)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_1_hwPhi_V_re_2_reg_3256;
            elsif ((ap_const_boolean_1 = ap_condition_24175)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1596_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1596_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_1_hwPhi_V_r_3_reg_3424, ap_condition_24175, ap_condition_24179, ap_condition_24183, ap_condition_24187, ap_condition_24191, ap_condition_24195)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24195)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24191)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24187)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24183)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24179)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24175)) then 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1596_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1596_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1608_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1608_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_1_hwEta_V_re_2_reg_3284, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, emcalo_6_hwEta_V_re_2_reg_4118, emcalo_8_hwEta_V_re_2_reg_4160, ap_condition_24198, ap_condition_24202, ap_condition_24206, ap_condition_24210, ap_condition_24214, ap_condition_24218)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24218)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_8_hwEta_V_re_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_24214)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_6_hwEta_V_re_2_reg_4118;
            elsif ((ap_const_boolean_1 = ap_condition_24210)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24206)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24202)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_1_hwEta_V_re_2_reg_3284;
            elsif ((ap_const_boolean_1 = ap_condition_24198)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1608_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_2_hwEta_V_r_3_reg_3550, ap_condition_24198, ap_condition_24202, ap_condition_24206, ap_condition_24210, ap_condition_24214, ap_condition_24218)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24218)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24214)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24210)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24206)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24202)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24198)) then 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1608_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_1_hwPhi_V_re_2_reg_3256, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, emcalo_6_hwPhi_V_re_2_reg_4104, emcalo_8_hwPhi_V_re_2_reg_4132, ap_condition_24198, ap_condition_24202, ap_condition_24206, ap_condition_24210, ap_condition_24214, ap_condition_24218)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24218)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_8_hwPhi_V_re_2_reg_4132;
            elsif ((ap_const_boolean_1 = ap_condition_24214)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_6_hwPhi_V_re_2_reg_4104;
            elsif ((ap_const_boolean_1 = ap_condition_24210)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24206)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24202)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_1_hwPhi_V_re_2_reg_3256;
            elsif ((ap_const_boolean_1 = ap_condition_24198)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1608_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1608_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_2_hwPhi_V_r_3_reg_3410, ap_condition_24198, ap_condition_24202, ap_condition_24206, ap_condition_24210, ap_condition_24214, ap_condition_24218)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24218)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24214)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24210)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24206)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24202)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24198)) then 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1608_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1608_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1620_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1620_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_1_hwEta_V_re_2_reg_3284, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, emcalo_8_hwEta_V_re_2_reg_4160, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24221, ap_condition_24225, ap_condition_24229, ap_condition_24233, ap_condition_24237, ap_condition_24241)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24241)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_8_hwEta_V_re_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_24237)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24233)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24229)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24225)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_1_hwEta_V_re_2_reg_3284;
            elsif ((ap_const_boolean_1 = ap_condition_24221)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1620_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24221, ap_condition_24225, ap_condition_24229, ap_condition_24233, ap_condition_24237, ap_condition_24241)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24241)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24237)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24233)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24229)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24225)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24221)) then 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1620_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_1_hwPhi_V_re_2_reg_3256, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, emcalo_8_hwPhi_V_re_2_reg_4132, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24221, ap_condition_24225, ap_condition_24229, ap_condition_24233, ap_condition_24237, ap_condition_24241)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24241)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_8_hwPhi_V_re_2_reg_4132;
            elsif ((ap_const_boolean_1 = ap_condition_24237)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24233)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24229)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24225)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_1_hwPhi_V_re_2_reg_3256;
            elsif ((ap_const_boolean_1 = ap_condition_24221)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1620_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1620_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24221, ap_condition_24225, ap_condition_24229, ap_condition_24233, ap_condition_24237, ap_condition_24241)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24241)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24237)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24233)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24229)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24225)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24221)) then 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1620_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1620_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1632_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1632_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, emcalo_8_hwEta_V_re_2_reg_4160, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24244, ap_condition_24248, ap_condition_24252, ap_condition_24256, ap_condition_24260, ap_condition_24264)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24264)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= emcalo_8_hwEta_V_re_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_24260)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24256)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24252)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24248)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24244)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1632_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_1_hwEta_V_r_3_reg_3564, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24244, ap_condition_24248, ap_condition_24252, ap_condition_24256, ap_condition_24260, ap_condition_24264)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24264)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24260)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24256)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24252)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24248)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24244)) then 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1632_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, emcalo_8_hwPhi_V_re_2_reg_4132, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24244, ap_condition_24248, ap_condition_24252, ap_condition_24256, ap_condition_24260, ap_condition_24264)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24264)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= emcalo_8_hwPhi_V_re_2_reg_4132;
            elsif ((ap_const_boolean_1 = ap_condition_24260)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24256)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24252)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24248)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24244)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1632_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1632_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_1_hwPhi_V_r_3_reg_3424, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24244, ap_condition_24248, ap_condition_24252, ap_condition_24256, ap_condition_24260, ap_condition_24264)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24264)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24260)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24256)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24252)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24248)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24244)) then 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1632_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1632_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1644_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1644_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, emcalo_8_hwEta_V_re_2_reg_4160, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_condition_24267, ap_condition_24271, ap_condition_24275, ap_condition_24279, ap_condition_24283, ap_condition_24287)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24287)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= emcalo_8_hwEta_V_re_2_reg_4160;
            elsif ((ap_const_boolean_1 = ap_condition_24283)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24279)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24275)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24271)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24267)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1644_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_2_hwEta_V_r_3_reg_3550, hadcalo_1_hwEta_V_r_3_reg_3564, ap_condition_24267, ap_condition_24271, ap_condition_24275, ap_condition_24279, ap_condition_24283, ap_condition_24287)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24287)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24283)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24279)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24275)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24271)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24267)) then 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1644_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, emcalo_8_hwPhi_V_re_2_reg_4132, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_condition_24267, ap_condition_24271, ap_condition_24275, ap_condition_24279, ap_condition_24283, ap_condition_24287)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24287)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= emcalo_8_hwPhi_V_re_2_reg_4132;
            elsif ((ap_const_boolean_1 = ap_condition_24283)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24279)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24275)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24271)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24267)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1644_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1644_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_2_hwPhi_V_r_3_reg_3410, hadcalo_1_hwPhi_V_r_3_reg_3424, ap_condition_24267, ap_condition_24271, ap_condition_24275, ap_condition_24279, ap_condition_24283, ap_condition_24287)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24287)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24283)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24279)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24275)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24271)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24267)) then 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1644_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1644_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1656_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1656_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_3_hwEta_V_re_2_reg_4020, emcalo_5_hwEta_V_re_2_reg_4076, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24290, ap_condition_24294, ap_condition_24298, ap_condition_24302, ap_condition_24306, ap_condition_24310)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24310)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24306)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24302)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24298)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= emcalo_3_hwEta_V_re_2_reg_4020;
            elsif ((ap_const_boolean_1 = ap_condition_24294)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24290)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1656_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_2_hwEta_V_r_3_reg_3550, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24290, ap_condition_24294, ap_condition_24298, ap_condition_24302, ap_condition_24306, ap_condition_24310)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24310)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24306)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24302)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24298)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24294)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24290)) then 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1656_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_3_hwPhi_V_re_2_reg_3992, emcalo_5_hwPhi_V_re_2_reg_4048, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24290, ap_condition_24294, ap_condition_24298, ap_condition_24302, ap_condition_24306, ap_condition_24310)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24310)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24306)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24302)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24298)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= emcalo_3_hwPhi_V_re_2_reg_3992;
            elsif ((ap_const_boolean_1 = ap_condition_24294)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24290)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1656_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1656_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_2_hwPhi_V_r_3_reg_3410, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24290, ap_condition_24294, ap_condition_24298, ap_condition_24302, ap_condition_24306, ap_condition_24310)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24310)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24306)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24302)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24298)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24294)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24290)) then 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1656_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1656_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1668_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1668_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_5_hwEta_V_re_2_reg_4076, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24313, ap_condition_24317, ap_condition_24321, ap_condition_24325, ap_condition_24329, ap_condition_24333)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24333)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24329)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24325)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24321)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24317)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24313)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1668_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_1_hwEta_V_r_3_reg_3564, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24313, ap_condition_24317, ap_condition_24321, ap_condition_24325, ap_condition_24329, ap_condition_24333)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24333)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24329)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24325)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24321)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24317)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24313)) then 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1668_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_5_hwPhi_V_re_2_reg_4048, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24313, ap_condition_24317, ap_condition_24321, ap_condition_24325, ap_condition_24329, ap_condition_24333)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24333)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24329)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24325)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24321)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24317)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24313)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1668_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1668_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_1_hwPhi_V_r_3_reg_3424, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24313, ap_condition_24317, ap_condition_24321, ap_condition_24325, ap_condition_24329, ap_condition_24333)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24333)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24329)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24325)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24321)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24317)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24313)) then 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1668_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1668_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1680_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1680_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_5_hwEta_V_re_2_reg_4076, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24336, ap_condition_24340, ap_condition_24344, ap_condition_24348, ap_condition_24352, ap_condition_24356)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24356)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24352)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24348)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24344)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24340)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24336)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1680_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_2_hwEta_V_r_3_reg_3550, hadcalo_1_hwEta_V_r_3_reg_3564, ap_condition_24336, ap_condition_24340, ap_condition_24344, ap_condition_24348, ap_condition_24352, ap_condition_24356)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24356)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24352)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24348)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24344)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24340)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24336)) then 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= hadcalo_7_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1680_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_5_hwPhi_V_re_2_reg_4048, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24336, ap_condition_24340, ap_condition_24344, ap_condition_24348, ap_condition_24352, ap_condition_24356)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24356)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24352)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24348)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24344)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24340)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24336)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1680_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1680_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_7_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_2_hwPhi_V_r_3_reg_3410, hadcalo_1_hwPhi_V_r_3_reg_3424, ap_condition_24336, ap_condition_24340, ap_condition_24344, ap_condition_24348, ap_condition_24352, ap_condition_24356)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24356)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24352)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24348)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24344)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24340)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24336)) then 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= hadcalo_7_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1680_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1680_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1692_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1692_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, emcalo_5_hwEta_V_re_2_reg_4076, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24359, ap_condition_24363, ap_condition_24367, ap_condition_24371, ap_condition_24375, ap_condition_24379)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24379)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24375)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24371)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= emcalo_5_hwEta_V_re_2_reg_4076;
            elsif ((ap_const_boolean_1 = ap_condition_24367)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24363)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24359)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1692_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_2_hwEta_V_r_3_reg_3550, ap_condition_24359, ap_condition_24363, ap_condition_24367, ap_condition_24371, ap_condition_24375, ap_condition_24379)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24379)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24375)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24371)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24367)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24363)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24359)) then 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= hadcalo_8_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1692_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, emcalo_5_hwPhi_V_re_2_reg_4048, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24359, ap_condition_24363, ap_condition_24367, ap_condition_24371, ap_condition_24375, ap_condition_24379)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24379)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24375)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24371)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= emcalo_5_hwPhi_V_re_2_reg_4048;
            elsif ((ap_const_boolean_1 = ap_condition_24367)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24363)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24359)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1692_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1692_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_8_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_2_hwPhi_V_r_3_reg_3410, ap_condition_24359, ap_condition_24363, ap_condition_24367, ap_condition_24371, ap_condition_24375, ap_condition_24379)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24379)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24375)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24371)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24367)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24363)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24359)) then 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= hadcalo_8_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1692_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1692_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1704_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1704_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwEta_V_re, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24382, ap_condition_24386, ap_condition_24390, ap_condition_24394, ap_condition_24398, ap_condition_24402)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24402)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24398)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24394)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24390)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24386)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24382)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= emcalo_0_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1704_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24382, ap_condition_24386, ap_condition_24390, ap_condition_24394, ap_condition_24398, ap_condition_24402)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24402)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24398)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24394)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24390)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24386)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24382)) then 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= hadcalo_9_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1704_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_0_hwPhi_V_re, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24382, ap_condition_24386, ap_condition_24390, ap_condition_24394, ap_condition_24398, ap_condition_24402)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24402)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24398)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24394)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24390)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24386)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24382)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= emcalo_0_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1704_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1704_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_9_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24382, ap_condition_24386, ap_condition_24390, ap_condition_24394, ap_condition_24398, ap_condition_24402)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24402)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24398)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24394)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24390)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24386)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24382)) then 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= hadcalo_9_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1704_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1704_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1716_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1716_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24405, ap_condition_24409, ap_condition_24413, ap_condition_24417, ap_condition_24421, ap_condition_24425)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24425)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24421)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24417)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24413)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24409)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24405)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1716_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_1_hwEta_V_r_3_reg_3564, ap_condition_24405, ap_condition_24409, ap_condition_24413, ap_condition_24417, ap_condition_24421, ap_condition_24425)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24425)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24421)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24417)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24413)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24409)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24405)) then 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= hadcalo_0_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1716_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24405, ap_condition_24409, ap_condition_24413, ap_condition_24417, ap_condition_24421, ap_condition_24425)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24425)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24421)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24417)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24413)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24409)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24405)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1716_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1716_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_0_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_1_hwPhi_V_r_3_reg_3424, ap_condition_24405, ap_condition_24409, ap_condition_24413, ap_condition_24417, ap_condition_24421, ap_condition_24425)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24425)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24421)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24417)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24413)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24409)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24405)) then 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= hadcalo_0_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1716_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1716_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1728_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1728_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_7_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24428, ap_condition_24432, ap_condition_24436, ap_condition_24440, ap_condition_24444, ap_condition_24448)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24448)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24444)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_7_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24440)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24436)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24432)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24428)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1728_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_2_hwEta_V_r_3_reg_3550, ap_condition_24428, ap_condition_24432, ap_condition_24436, ap_condition_24440, ap_condition_24444, ap_condition_24448)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24448)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24444)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24440)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24436)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24432)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24428)) then 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= hadcalo_1_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1728_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_7_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24428, ap_condition_24432, ap_condition_24436, ap_condition_24440, ap_condition_24444, ap_condition_24448)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24448)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24444)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_7_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24440)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24436)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24432)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24428)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1728_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1728_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_1_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_2_hwPhi_V_r_3_reg_3410, ap_condition_24428, ap_condition_24432, ap_condition_24436, ap_condition_24440, ap_condition_24444, ap_condition_24448)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24448)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24444)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24440)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24436)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24432)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24428)) then 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= hadcalo_1_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1728_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1728_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1740_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1740_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_2_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24451, ap_condition_24455, ap_condition_24459, ap_condition_24463, ap_condition_24467, ap_condition_24471)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24471)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24467)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24463)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24459)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24455)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= ap_port_reg_emcalo_2_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24451)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1740_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24451, ap_condition_24455, ap_condition_24459, ap_condition_24463, ap_condition_24467, ap_condition_24471)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24471)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24467)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24463)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24459)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24455)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24451)) then 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= hadcalo_2_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1740_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_2_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24451, ap_condition_24455, ap_condition_24459, ap_condition_24463, ap_condition_24467, ap_condition_24471)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24471)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24467)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24463)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24459)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24455)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= ap_port_reg_emcalo_2_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24451)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1740_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1740_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_2_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24451, ap_condition_24455, ap_condition_24459, ap_condition_24463, ap_condition_24467, ap_condition_24471)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24471)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24467)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24463)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24459)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24455)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24451)) then 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= hadcalo_2_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1740_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1740_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1752_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1752_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_3_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24474, ap_condition_24478, ap_condition_24482, ap_condition_24486, ap_condition_24490, ap_condition_24494)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24494)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24490)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24486)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24482)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24478)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24474)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1752_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwEta_V_r, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_1_hwEta_V_r_3_reg_3564, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24474, ap_condition_24478, ap_condition_24482, ap_condition_24486, ap_condition_24490, ap_condition_24494)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24494)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24490)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24486)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24482)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24478)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24474)) then 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= hadcalo_3_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1752_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24474, ap_condition_24478, ap_condition_24482, ap_condition_24486, ap_condition_24490, ap_condition_24494)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24494)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24490)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24486)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24482)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24478)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24474)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1752_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1752_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_3_hwPhi_V_r, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_1_hwPhi_V_r_3_reg_3424, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24474, ap_condition_24478, ap_condition_24482, ap_condition_24486, ap_condition_24490, ap_condition_24494)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24494)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24490)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24486)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24482)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24478)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24474)) then 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= hadcalo_3_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1752_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1752_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1764_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1764_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_3_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_port_reg_emcalo_9_hwEta_V_re, ap_condition_24497, ap_condition_24501, ap_condition_24505, ap_condition_24509, ap_condition_24513, ap_condition_24517)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24517)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_9_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24513)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24509)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24505)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24501)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24497)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1764_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_8_hwEta_V_r_3_reg_3466, hadcalo_5_hwEta_V_r_3_reg_3508, hadcalo_2_hwEta_V_r_3_reg_3550, hadcalo_1_hwEta_V_r_3_reg_3564, ap_condition_24497, ap_condition_24501, ap_condition_24505, ap_condition_24509, ap_condition_24513, ap_condition_24517)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24517)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24513)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24509)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_5_hwEta_V_r_3_reg_3508;
            elsif ((ap_const_boolean_1 = ap_condition_24505)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_8_hwEta_V_r_3_reg_3466;
            elsif ((ap_const_boolean_1 = ap_condition_24501)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_1_hwEta_V_r_3_reg_3564;
            elsif ((ap_const_boolean_1 = ap_condition_24497)) then 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= hadcalo_4_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1764_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_port_reg_emcalo_9_hwPhi_V_re, ap_condition_24497, ap_condition_24501, ap_condition_24505, ap_condition_24509, ap_condition_24513, ap_condition_24517)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24517)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_9_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24513)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24509)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24505)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24501)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24497)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1764_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1764_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_4_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_8_hwPhi_V_r_3_reg_3326, hadcalo_5_hwPhi_V_r_3_reg_3368, hadcalo_2_hwPhi_V_r_3_reg_3410, hadcalo_1_hwPhi_V_r_3_reg_3424, ap_condition_24497, ap_condition_24501, ap_condition_24505, ap_condition_24509, ap_condition_24513, ap_condition_24517)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24517)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24513)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24509)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_5_hwPhi_V_r_3_reg_3368;
            elsif ((ap_const_boolean_1 = ap_condition_24505)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_8_hwPhi_V_r_3_reg_3326;
            elsif ((ap_const_boolean_1 = ap_condition_24501)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_1_hwPhi_V_r_3_reg_3424;
            elsif ((ap_const_boolean_1 = ap_condition_24497)) then 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= hadcalo_4_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1764_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1764_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1776_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1776_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_3_hwEta_V_re, ap_port_reg_emcalo_4_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24520, ap_condition_24524, ap_condition_24528, ap_condition_24532, ap_condition_24536)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24536)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24532)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24528)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= ap_port_reg_emcalo_4_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24524)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24520)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1776_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwEta_V_r, hadcalo_9_hwEta_V_r_3_reg_3452, hadcalo_6_hwEta_V_r_3_reg_3494, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_2_hwEta_V_r_3_reg_3550, ap_condition_24520, ap_condition_24524, ap_condition_24528, ap_condition_24532, ap_condition_24536)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24536)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24532)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_6_hwEta_V_r_3_reg_3494;
            elsif ((ap_const_boolean_1 = ap_condition_24528)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_9_hwEta_V_r_3_reg_3452;
            elsif ((ap_const_boolean_1 = ap_condition_24524)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_2_hwEta_V_r_3_reg_3550;
            elsif ((ap_const_boolean_1 = ap_condition_24520)) then 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= hadcalo_5_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1776_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_4_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24520, ap_condition_24524, ap_condition_24528, ap_condition_24532, ap_condition_24536)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24536)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24532)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24528)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= ap_port_reg_emcalo_4_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24524)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24520)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1776_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1776_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_5_hwPhi_V_r, hadcalo_9_hwPhi_V_r_3_reg_3312, hadcalo_6_hwPhi_V_r_3_reg_3354, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_2_hwPhi_V_r_3_reg_3410, ap_condition_24520, ap_condition_24524, ap_condition_24528, ap_condition_24532, ap_condition_24536)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24536)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24532)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_6_hwPhi_V_r_3_reg_3354;
            elsif ((ap_const_boolean_1 = ap_condition_24528)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_9_hwPhi_V_r_3_reg_3312;
            elsif ((ap_const_boolean_1 = ap_condition_24524)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_2_hwPhi_V_r_3_reg_3410;
            elsif ((ap_const_boolean_1 = ap_condition_24520)) then 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= hadcalo_5_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1776_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1776_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            grp_dr2_int_cap_10_s_fu_1788_ap_ce <= ap_const_logic_1;
        else 
            grp_dr2_int_cap_10_s_fu_1788_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_eta1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwEta_V_re, ap_port_reg_emcalo_3_hwEta_V_re, ap_port_reg_emcalo_5_hwEta_V_re, ap_port_reg_emcalo_6_hwEta_V_re, ap_port_reg_emcalo_8_hwEta_V_re, ap_condition_24539, ap_condition_24543, ap_condition_24547, ap_condition_24551, ap_condition_24555)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24555)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= ap_port_reg_emcalo_8_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24551)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= ap_port_reg_emcalo_6_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24547)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= ap_port_reg_emcalo_5_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24543)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= ap_port_reg_emcalo_3_hwEta_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24539)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= emcalo_1_hwEta_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1788_eta1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_eta1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_eta2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwEta_V_r, hadcalo_7_hwEta_V_r_3_reg_3480, hadcalo_4_hwEta_V_r_3_reg_3522, hadcalo_3_hwEta_V_r_3_reg_3536, hadcalo_0_hwEta_V_r_3_reg_3578, ap_condition_24539, ap_condition_24543, ap_condition_24547, ap_condition_24551, ap_condition_24555)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24555)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_4_hwEta_V_r_3_reg_3522;
            elsif ((ap_const_boolean_1 = ap_condition_24551)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_7_hwEta_V_r_3_reg_3480;
            elsif ((ap_const_boolean_1 = ap_condition_24547)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_0_hwEta_V_r_3_reg_3578;
            elsif ((ap_const_boolean_1 = ap_condition_24543)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_3_hwEta_V_r_3_reg_3536;
            elsif ((ap_const_boolean_1 = ap_condition_24539)) then 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= hadcalo_6_hwEta_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1788_eta2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_eta2_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_phi1_V_assign_proc : process(ap_enable_reg_pp0_iter0, emcalo_1_hwPhi_V_re, ap_port_reg_emcalo_3_hwPhi_V_re, ap_port_reg_emcalo_5_hwPhi_V_re, ap_port_reg_emcalo_6_hwPhi_V_re, ap_port_reg_emcalo_8_hwPhi_V_re, ap_condition_24539, ap_condition_24543, ap_condition_24547, ap_condition_24551, ap_condition_24555)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24555)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= ap_port_reg_emcalo_8_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24551)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= ap_port_reg_emcalo_6_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24547)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= ap_port_reg_emcalo_5_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24543)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= ap_port_reg_emcalo_3_hwPhi_V_re;
            elsif ((ap_const_boolean_1 = ap_condition_24539)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= emcalo_1_hwPhi_V_re;
            else 
                grp_dr2_int_cap_10_s_fu_1788_phi1_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_phi1_V <= "XXXXXXXXXX";
        end if; 
    end process;


    grp_dr2_int_cap_10_s_fu_1788_phi2_V_assign_proc : process(ap_enable_reg_pp0_iter0, hadcalo_6_hwPhi_V_r, hadcalo_7_hwPhi_V_r_3_reg_3340, hadcalo_4_hwPhi_V_r_3_reg_3382, hadcalo_3_hwPhi_V_r_3_reg_3396, hadcalo_0_hwPhi_V_r_3_reg_3438, ap_condition_24539, ap_condition_24543, ap_condition_24547, ap_condition_24551, ap_condition_24555)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_24555)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_4_hwPhi_V_r_3_reg_3382;
            elsif ((ap_const_boolean_1 = ap_condition_24551)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_7_hwPhi_V_r_3_reg_3340;
            elsif ((ap_const_boolean_1 = ap_condition_24547)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_0_hwPhi_V_r_3_reg_3438;
            elsif ((ap_const_boolean_1 = ap_condition_24543)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_3_hwPhi_V_r_3_reg_3396;
            elsif ((ap_const_boolean_1 = ap_condition_24539)) then 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= hadcalo_6_hwPhi_V_r;
            else 
                grp_dr2_int_cap_10_s_fu_1788_phi2_V <= "XXXXXXXXXX";
            end if;
        else 
            grp_dr2_int_cap_10_s_fu_1788_phi2_V <= "XXXXXXXXXX";
        end if; 
    end process;

        r_V_1_fu_2000_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_114_fu_1990_p4),16));

        r_V_2_fu_2074_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_115_fu_2064_p4),16));

        r_V_3_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_116_fu_2138_p4),16));

        r_V_4_fu_2222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_117_fu_2212_p4),16));

        r_V_5_fu_2296_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_118_fu_2286_p4),16));

        r_V_6_fu_2370_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_119_fu_2360_p4),16));

        r_V_7_fu_2444_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_120_fu_2434_p4),16));

        r_V_8_fu_2518_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_121_fu_2508_p4),16));

        r_V_9_fu_2592_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_122_fu_2582_p4),16));

        r_V_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_1916_p4),16));

    tmp_113_fu_1930_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_114_fu_1990_p4 <= emcalo_1_hwPt_V_rea(15 downto 1);
    tmp_115_fu_2064_p4 <= emcalo_2_hwPt_V_rea(15 downto 1);
    tmp_116_fu_2138_p4 <= emcalo_3_hwPt_V_rea(15 downto 1);
    tmp_117_fu_2212_p4 <= emcalo_4_hwPt_V_rea(15 downto 1);
    tmp_118_fu_2286_p4 <= emcalo_5_hwPt_V_rea(15 downto 1);
    tmp_119_fu_2360_p4 <= emcalo_6_hwPt_V_rea(15 downto 1);
    tmp_120_fu_2434_p4 <= emcalo_7_hwPt_V_rea(15 downto 1);
    tmp_121_fu_2508_p4 <= emcalo_8_hwPt_V_rea(15 downto 1);
    tmp_122_fu_2582_p4 <= emcalo_9_hwPt_V_rea(15 downto 1);
    tmp_486_0_1_fu_1936_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_0_2_fu_1942_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_0_3_fu_1948_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_0_4_fu_1954_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_0_5_fu_1960_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_0_6_fu_1966_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_0_7_fu_1972_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_0_8_fu_1978_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_0_9_fu_1984_p2 <= "1" when (signed(r_V_fu_1926_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_1_1_fu_2010_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_1_2_fu_2016_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_1_3_fu_2022_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_1_4_fu_2028_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_1_5_fu_2034_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_1_6_fu_2040_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_1_7_fu_2046_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_1_8_fu_2052_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_1_9_fu_2058_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_1_fu_2004_p2 <= "1" when (signed(r_V_1_fu_2000_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_2_1_fu_2084_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_2_2_fu_2090_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_2_3_fu_2096_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_2_4_fu_2102_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_2_5_fu_2108_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_2_6_fu_2114_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_2_7_fu_2120_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_2_8_fu_2126_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_2_9_fu_2132_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_2_fu_2078_p2 <= "1" when (signed(r_V_2_fu_2074_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_3_1_fu_2158_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_3_2_fu_2164_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_3_3_fu_2170_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_3_4_fu_2176_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_3_5_fu_2182_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_3_6_fu_2188_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_3_7_fu_2194_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_3_8_fu_2200_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_3_9_fu_2206_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_3_fu_2152_p2 <= "1" when (signed(r_V_3_fu_2148_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_4_1_fu_2232_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_4_2_fu_2238_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_4_3_fu_2244_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_4_4_fu_2250_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_4_5_fu_2256_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_4_6_fu_2262_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_4_7_fu_2268_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_4_8_fu_2274_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_4_9_fu_2280_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_4_fu_2226_p2 <= "1" when (signed(r_V_4_fu_2222_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_5_1_fu_2306_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_5_2_fu_2312_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_5_3_fu_2318_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_5_4_fu_2324_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_5_5_fu_2330_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_5_6_fu_2336_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_5_7_fu_2342_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_5_8_fu_2348_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_5_9_fu_2354_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_5_fu_2300_p2 <= "1" when (signed(r_V_5_fu_2296_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_6_1_fu_2380_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_6_2_fu_2386_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_6_3_fu_2392_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_6_4_fu_2398_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_6_5_fu_2404_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_6_6_fu_2410_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_6_7_fu_2416_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_6_8_fu_2422_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_6_9_fu_2428_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_6_fu_2374_p2 <= "1" when (signed(r_V_6_fu_2370_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_7_1_fu_2454_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_7_2_fu_2460_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_7_3_fu_2466_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_7_4_fu_2472_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_7_5_fu_2478_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_7_6_fu_2484_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_7_7_fu_2490_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_7_8_fu_2496_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_7_9_fu_2502_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_7_fu_2448_p2 <= "1" when (signed(r_V_7_fu_2444_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_8_1_fu_2528_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_8_2_fu_2534_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_8_3_fu_2540_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_8_4_fu_2546_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_8_5_fu_2552_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_8_6_fu_2558_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_8_7_fu_2564_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_8_8_fu_2570_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_8_9_fu_2576_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_8_fu_2522_p2 <= "1" when (signed(r_V_8_fu_2518_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_486_9_1_fu_2602_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_1_hwEmPt_V_s)) else "0";
    tmp_486_9_2_fu_2608_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_2_hwEmPt_V_s)) else "0";
    tmp_486_9_3_fu_2614_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_3_hwEmPt_V_s)) else "0";
    tmp_486_9_4_fu_2620_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_4_hwEmPt_V_s)) else "0";
    tmp_486_9_5_fu_2626_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_5_hwEmPt_V_s)) else "0";
    tmp_486_9_6_fu_2632_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_6_hwEmPt_V_s)) else "0";
    tmp_486_9_7_fu_2638_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_7_hwEmPt_V_s)) else "0";
    tmp_486_9_8_fu_2644_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_8_hwEmPt_V_s)) else "0";
    tmp_486_9_9_fu_2650_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_9_hwEmPt_V_s)) else "0";
    tmp_486_9_fu_2596_p2 <= "1" when (signed(r_V_9_fu_2592_p1) < signed(hadcalo_0_hwEmPt_V_s)) else "0";
    tmp_s_fu_1916_p4 <= emcalo_0_hwPt_V_rea(15 downto 1);
end behav;
