Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jun  2 17:13:05 2023
| Host         : DESKTOP-14NT2OL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pll_tp5_timing_summary_routed.rpt -pb pll_tp5_timing_summary_routed.pb -rpx pll_tp5_timing_summary_routed.rpx -warn_on_violation
| Design       : pll_tp5
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (74)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (74)
-------------------------------
 There are 74 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.277       -1.344                     10                   78        0.089        0.000                      0                   78        1.500        0.000                       0                    82  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk                     {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0    {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}        10.000          100.000         
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 2.000}        4.000           250.000         
  clk_out2_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         -0.277       -1.344                     10                   47        0.155        0.000                      0                   47        1.500        0.000                       0                    45  
  clk_out2_clk_wiz_0         14.587        0.000                      0                   31        0.274        0.000                      0                   31        9.500        0.000                       0                    33  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       -0.276       -1.337                     10                   47        0.155        0.000                      0                   47        1.500        0.000                       0                    45  
  clk_out2_clk_wiz_0_1       14.589        0.000                      0                   31        0.274        0.000                      0                   31        9.500        0.000                       0                    33  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         -0.277       -1.344                     10                   47        0.089        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.001        0.000                      0                    2        0.151        0.000                      0                    2  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.001        0.000                      0                    2        0.151        0.000                      0                    2  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         14.587        0.000                      0                   31        0.191        0.000                      0                   31  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       -0.277       -1.344                     10                   47        0.089        0.000                      0                   47  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.003        0.000                      0                    2        0.153        0.000                      0                    2  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       14.587        0.000                      0                   31        0.191        0.000                      0                   31  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.003        0.000                      0                    2        0.153        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.277ns,  Total Violation       -1.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.264ns (53.312%)  route 1.983ns (46.688%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.077 r  led_driver_1/count/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    led_driver_1/count/counter_reg[24]_i_1_n_6
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.243ns (53.080%)  route 1.983ns (46.920%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.056 r  led_driver_1/count/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.056    led_driver_1/count/counter_reg[24]_i_1_n_4
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 2.169ns (52.243%)  route 1.983ns (47.757%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.982 r  led_driver_1/count/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    led_driver_1/count/counter_reg[24]_i_1_n_5
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.153ns (52.059%)  route 1.983ns (47.941%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.966 r  led_driver_1/count/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    led_driver_1/count/counter_reg[24]_i_1_n_7
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.150ns (52.024%)  route 1.983ns (47.976%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.963 r  led_driver_1/count/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    led_driver_1/count/counter_reg[20]_i_1_n_6
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.129ns (51.779%)  route 1.983ns (48.221%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.942 r  led_driver_1/count/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    led_driver_1/count/counter_reg[20]_i_1_n_4
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.055ns (50.895%)  route 1.983ns (49.105%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.868 r  led_driver_1/count/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    led_driver_1/count/counter_reg[20]_i_1_n_5
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.039ns (50.700%)  route 1.983ns (49.300%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.852 r  led_driver_1/count/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    led_driver_1/count/counter_reg[20]_i_1_n_7
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.036ns (50.868%)  route 1.966ns (49.132%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.834 r  led_driver_1/count/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    led_driver_1/count/counter_reg[16]_i_1_n_6
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.015ns (50.609%)  route 1.966ns (49.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.813 r  led_driver_1/count/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    led_driver_1/count/counter_reg[16]_i_1_n_4
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 led_driver_1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/led_on_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  led_driver_1/current_state_reg/Q
                         net (fo=5, routed)           0.089    -0.229    led_driver_1/current_state
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.223    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/C
                         clock pessimism             -0.235    -0.459    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.075    -0.384    led_driver_1/led_on_sync_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.281%)  route 0.090ns (26.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.313 r  s_count_stretch_reg[2]/Q
                         net (fo=5, routed)           0.090    -0.223    s_count_stretch[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.098    -0.125 r  s_count_stretch[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    s_count_stretch[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.340    s_count_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.661%)  route 0.205ns (52.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.046    -0.067 r  s_count_stretch[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    s_count_stretch[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
                         clock pessimism             -0.220    -0.447    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.131    -0.316    s_count_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.527%)  route 0.205ns (52.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.045    -0.068 r  s_count_stretch[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    s_count_stretch[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
                         clock pessimism             -0.220    -0.447    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.327    s_count_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_driver_1/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  led_driver_1/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.145    led_driver_1/color_code_mem[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.045    -0.100 r  led_driver_1/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    led_driver_1/color_code_mem[0]_i_1_n_0
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.368    led_driver_1/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.830%)  route 0.187ns (50.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 f  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.187    -0.130    current_state_color[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  FSM_sequential_current_state_color[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    next_state_color[0]
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/C
                         clock pessimism             -0.220    -0.446    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091    -0.355    FSM_sequential_current_state_color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_update_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.637%)  route 0.213ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  s_count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.107    s_count_reg[0]
    SLICE_X40Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 r  s_update_i_1/O
                         net (fo=1, routed)           0.000    -0.062    s_end_count_10
    SLICE_X40Y66         FDCE                                         r  s_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
                         clock pessimism             -0.200    -0.426    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.334    s_update_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.398%)  route 0.215ns (53.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.105    s_count_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  FSM_sequential_current_state_color[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    next_state_color[1]
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.852    -0.224    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
                         clock pessimism             -0.200    -0.425    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.092    -0.333    FSM_sequential_current_state_color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.116    s_count_reg[0]
    SLICE_X39Y65         LUT3 (Prop_lut3_I0_O)        0.042    -0.074 r  s_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in[2]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.354    s_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.219%)  route 0.206ns (52.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.206    -0.114    s_count_reg[0]
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.071 r  s_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.071    p_0_in[3]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.354    s_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    led_driver_1/color_code_mem_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X43Y64    led_driver_1/count/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y65    led_driver_1/count/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y65    led_driver_1/count/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y66    led_driver_1/count/counter_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X43Y64    led_driver_1/count/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    led_driver_1/count/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    led_driver_1/count/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.174ns (40.150%)  route 3.241ns (59.850%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.240 r  led_driver_2/count/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.240    led_driver_2/count/counter_reg[24]_i_1__0_n_6
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.595ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.166ns (40.062%)  route 3.241ns (59.938%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.232    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 14.595    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.090ns (39.207%)  route 3.241ns (60.793%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.156 r  led_driver_2/count/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.156    led_driver_2/count/counter_reg[24]_i_1__0_n_5
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.691ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.070ns (38.978%)  route 3.241ns (61.022%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.136 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.136    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 14.691    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.057ns (38.828%)  route 3.241ns (61.172%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.123 r  led_driver_2/count/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.123    led_driver_2/count/counter_reg[20]_i_1__0_n_6
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.049ns (38.736%)  route 3.241ns (61.264%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.115 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.115    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 14.736    

Slack (MET) :             14.812ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.973ns (37.843%)  route 3.241ns (62.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.039 r  led_driver_2/count/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.039    led_driver_2/count/counter_reg[20]_i_1__0_n_5
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 14.812    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.940ns (37.447%)  route 3.241ns (62.553%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.006 r  led_driver_2/count/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.006    led_driver_2/count/counter_reg[16]_i_1__0_n_6
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.932ns (37.350%)  route 3.241ns (62.650%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.998 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.998    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.953ns (37.604%)  route 3.241ns (62.396%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.019 r  led_driver_2/count/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.019    led_driver_2/count/counter_reg[20]_i_1__0_n_7
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 14.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 led_driver_2/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.460    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.296 r  led_driver_2/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.110    led_driver_2/color_code_mem[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.065 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.340    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.580    -0.463    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  led_driver_2/count/counter_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.150    led_driver_2/count/counter_reg[15]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.105 r  led_driver_2/count/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.105    led_driver_2/count/counter[12]_i_2__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.041 r  led_driver_2/count/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.041    led_driver_2/count/counter_reg[12]_i_1__0_n_4
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.848    -0.228    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134    -0.329    led_driver_2/count/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.581    -0.462    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  led_driver_2/count/counter_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.149    led_driver_2/count/counter_reg[11]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  led_driver_2/count/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    led_driver_2/count/counter[8]_i_2__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.040 r  led_driver_2/count/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.040    led_driver_2/count/counter_reg[8]_i_1__0_n_4
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.849    -0.227    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134    -0.328    led_driver_2/count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.153    led_driver_2/count/counter_reg[27]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  led_driver_2/count/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.108    led_driver_2/count/counter[24]_i_2__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.044 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.044    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.234    -0.466    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.332    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[3]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[0]_i_1__0_n_4
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[7]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[4]_i_2__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[4]_i_1__0_n_4
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.850    -0.226    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.579    -0.464    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.300 r  led_driver_2/count/counter_reg[19]/Q
                         net (fo=2, routed)           0.148    -0.151    led_driver_2/count/counter_reg[19]
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[16]_i_2__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.847    -0.229    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.234    -0.464    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.134    -0.330    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.578    -0.465    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  led_driver_2/count/counter_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.151    led_driver_2/count/counter_reg[23]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[20]_i_2__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.846    -0.230    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.234    -0.465    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.134    -0.331    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 f  led_driver_2/count/counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.122    led_driver_2/count/counter_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.077 r  led_driver_2/count/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.077    led_driver_2/count/counter[0]_i_6__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.007 r  led_driver_2/count/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.007    led_driver_2/count/counter_reg[0]_i_1__0_n_7
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[24]/Q
                         net (fo=2, routed)           0.174    -0.127    led_driver_2/count/counter_reg[24]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.082 r  led_driver_2/count/counter[24]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.082    led_driver_2/count/counter[24]_i_5__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.012 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.012    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.234    -0.466    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.332    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y68    led_driver_2/count/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.276ns,  Total Violation       -1.337ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.264ns (53.312%)  route 1.983ns (46.688%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.077 r  led_driver_1/count/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    led_driver_1/count/counter_reg[24]_i_1_n_6
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                 -0.276    

Slack (VIOLATED) :        -0.255ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.243ns (53.080%)  route 1.983ns (46.920%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.056 r  led_driver_1/count/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.056    led_driver_1/count/counter_reg[24]_i_1_n_4
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                 -0.255    

Slack (VIOLATED) :        -0.181ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 2.169ns (52.243%)  route 1.983ns (47.757%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.982 r  led_driver_1/count/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    led_driver_1/count/counter_reg[24]_i_1_n_5
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 -0.181    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.153ns (52.059%)  route 1.983ns (47.941%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.966 r  led_driver_1/count/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    led_driver_1/count/counter_reg[24]_i_1_n_7
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.161ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.150ns (52.024%)  route 1.983ns (47.976%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.963 r  led_driver_1/count/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    led_driver_1/count/counter_reg[20]_i_1_n_6
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 -0.161    

Slack (VIOLATED) :        -0.140ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.129ns (51.779%)  route 1.983ns (48.221%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.942 r  led_driver_1/count/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    led_driver_1/count/counter_reg[20]_i_1_n_4
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.140    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.055ns (50.895%)  route 1.983ns (49.105%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.868 r  led_driver_1/count/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    led_driver_1/count/counter_reg[20]_i_1_n_5
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.050ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.039ns (50.700%)  route 1.983ns (49.300%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.852 r  led_driver_1/count/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    led_driver_1/count/counter_reg[20]_i_1_n_7
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 -0.050    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.036ns (50.868%)  route 1.966ns (49.132%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.834 r  led_driver_1/count/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    led_driver_1/count/counter_reg[16]_i_1_n_6
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (VIOLATED) :        -0.009ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.015ns (50.609%)  route 1.966ns (49.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.813 r  led_driver_1/count/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    led_driver_1/count/counter_reg[16]_i_1_n_4
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 -0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 led_driver_1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/led_on_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  led_driver_1/current_state_reg/Q
                         net (fo=5, routed)           0.089    -0.229    led_driver_1/current_state
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.223    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/C
                         clock pessimism             -0.235    -0.459    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.075    -0.384    led_driver_1/led_on_sync_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.281%)  route 0.090ns (26.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.313 r  s_count_stretch_reg[2]/Q
                         net (fo=5, routed)           0.090    -0.223    s_count_stretch[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.098    -0.125 r  s_count_stretch[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    s_count_stretch[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.340    s_count_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.661%)  route 0.205ns (52.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.046    -0.067 r  s_count_stretch[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    s_count_stretch[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
                         clock pessimism             -0.220    -0.447    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.131    -0.316    s_count_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.527%)  route 0.205ns (52.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.045    -0.068 r  s_count_stretch[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    s_count_stretch[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
                         clock pessimism             -0.220    -0.447    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.327    s_count_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_driver_1/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  led_driver_1/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.145    led_driver_1/color_code_mem[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.045    -0.100 r  led_driver_1/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    led_driver_1/color_code_mem[0]_i_1_n_0
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.368    led_driver_1/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.830%)  route 0.187ns (50.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 f  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.187    -0.130    current_state_color[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  FSM_sequential_current_state_color[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    next_state_color[0]
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/C
                         clock pessimism             -0.220    -0.446    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091    -0.355    FSM_sequential_current_state_color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_update_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.637%)  route 0.213ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  s_count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.107    s_count_reg[0]
    SLICE_X40Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 r  s_update_i_1/O
                         net (fo=1, routed)           0.000    -0.062    s_end_count_10
    SLICE_X40Y66         FDCE                                         r  s_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
                         clock pessimism             -0.200    -0.426    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.334    s_update_reg
  -------------------------------------------------------------------
                         required time                          0.334    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.398%)  route 0.215ns (53.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.105    s_count_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  FSM_sequential_current_state_color[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    next_state_color[1]
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.852    -0.224    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
                         clock pessimism             -0.200    -0.425    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.092    -0.333    FSM_sequential_current_state_color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.116    s_count_reg[0]
    SLICE_X39Y65         LUT3 (Prop_lut3_I0_O)        0.042    -0.074 r  s_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in[2]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.354    s_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.219%)  route 0.206ns (52.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.206    -0.114    s_count_reg[0]
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.071 r  s_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.071    p_0_in[3]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.354    s_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.283    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y16  pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X40Y66    led_driver_1/color_code_mem_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X43Y64    led_driver_1/count/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y65    led_driver_1/count/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y65    led_driver_1/count/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         4.000       3.000      SLICE_X41Y66    led_driver_1/count/counter_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       4.000       156.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X43Y64    led_driver_1/count/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    led_driver_1/count/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y65    led_driver_1/count/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[13]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y66    led_driver_1/count/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[17]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[18]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X41Y67    led_driver_1/count/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.000       1.500      SLICE_X42Y67    s_count_stretch_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    FSM_sequential_current_state_color_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y65    FSM_sequential_current_state_color_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         2.000       1.500      SLICE_X40Y66    led_driver_1/color_code_mem_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.589ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.589ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.174ns (40.150%)  route 3.241ns (59.850%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.240 r  led_driver_2/count/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.240    led_driver_2/count/counter_reg[24]_i_1__0_n_6
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.082    17.720    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.829    led_driver_2/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         17.829    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 14.589    

Slack (MET) :             14.597ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.166ns (40.062%)  route 3.241ns (59.938%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.232    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.082    17.720    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.829    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         17.829    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 14.597    

Slack (MET) :             14.673ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.090ns (39.207%)  route 3.241ns (60.793%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.156 r  led_driver_2/count/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.156    led_driver_2/count/counter_reg[24]_i_1__0_n_5
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.082    17.720    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.829    led_driver_2/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         17.829    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 14.673    

Slack (MET) :             14.693ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.070ns (38.978%)  route 3.241ns (61.022%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.136 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.136    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.082    17.720    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.829    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         17.829    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 14.693    

Slack (MET) :             14.730ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.057ns (38.828%)  route 3.241ns (61.172%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.123 r  led_driver_2/count/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.123    led_driver_2/count/counter_reg[20]_i_1__0_n_6
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.082    17.744    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.853    led_driver_2/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 14.730    

Slack (MET) :             14.738ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.049ns (38.736%)  route 3.241ns (61.264%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.115 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.115    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.082    17.744    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.853    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 14.738    

Slack (MET) :             14.814ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.973ns (37.843%)  route 3.241ns (62.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.039 r  led_driver_2/count/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.039    led_driver_2/count/counter_reg[20]_i_1__0_n_5
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.082    17.744    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.853    led_driver_2/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 14.814    

Slack (MET) :             14.824ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.940ns (37.447%)  route 3.241ns (62.553%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.006 r  led_driver_2/count/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.006    led_driver_2/count/counter_reg[16]_i_1__0_n_6
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.082    17.721    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.830    led_driver_2/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         17.830    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 14.824    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.932ns (37.350%)  route 3.241ns (62.650%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.998 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.998    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.082    17.721    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.830    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         17.830    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 14.832    

Slack (MET) :             14.834ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.953ns (37.604%)  route 3.241ns (62.396%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.019 r  led_driver_2/count/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.019    led_driver_2/count/counter_reg[20]_i_1__0_n_7
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.082    17.744    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.853    led_driver_2/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.853    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 14.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 led_driver_2/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.460    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.296 r  led_driver_2/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.110    led_driver_2/color_code_mem[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.065 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.340    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.580    -0.463    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  led_driver_2/count/counter_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.150    led_driver_2/count/counter_reg[15]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.105 r  led_driver_2/count/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.105    led_driver_2/count/counter[12]_i_2__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.041 r  led_driver_2/count/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.041    led_driver_2/count/counter_reg[12]_i_1__0_n_4
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.848    -0.228    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
                         clock pessimism             -0.234    -0.463    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134    -0.329    led_driver_2/count/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.581    -0.462    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  led_driver_2/count/counter_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.149    led_driver_2/count/counter_reg[11]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  led_driver_2/count/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    led_driver_2/count/counter[8]_i_2__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.040 r  led_driver_2/count/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.040    led_driver_2/count/counter_reg[8]_i_1__0_n_4
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.849    -0.227    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
                         clock pessimism             -0.234    -0.462    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134    -0.328    led_driver_2/count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.153    led_driver_2/count/counter_reg[27]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  led_driver_2/count/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.108    led_driver_2/count/counter[24]_i_2__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.044 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.044    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.234    -0.466    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.332    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[3]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[0]_i_1__0_n_4
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[7]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[4]_i_2__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[4]_i_1__0_n_4
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.850    -0.226    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
                         clock pessimism             -0.234    -0.461    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.579    -0.464    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.300 r  led_driver_2/count/counter_reg[19]/Q
                         net (fo=2, routed)           0.148    -0.151    led_driver_2/count/counter_reg[19]
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[16]_i_2__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.847    -0.229    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.234    -0.464    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.134    -0.330    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.578    -0.465    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  led_driver_2/count/counter_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.151    led_driver_2/count/counter_reg[23]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[20]_i_2__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.846    -0.230    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.234    -0.465    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.134    -0.331    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 f  led_driver_2/count/counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.122    led_driver_2/count/counter_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.077 r  led_driver_2/count/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.077    led_driver_2/count/counter[0]_i_6__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.007 r  led_driver_2/count/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.007    led_driver_2/count/counter_reg[0]_i_1__0_n_7
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
                         clock pessimism             -0.235    -0.461    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.327    led_driver_2/count/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[24]/Q
                         net (fo=2, routed)           0.174    -0.127    led_driver_2/count/counter_reg[24]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.082 r  led_driver_2/count/counter[24]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.082    led_driver_2/count/counter[24]_i_5__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.012 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.012    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.234    -0.466    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.332    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17  pll/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X38Y67    led_driver_2/count/counter_reg[14]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y66    led_driver_2/color_code_mem_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y64    led_driver_2/count/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y66    led_driver_2/count/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y67    led_driver_2/count/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X38Y68    led_driver_2/count/counter_reg[16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18  pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y1  pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :           10  Failing Endpoints,  Worst Slack       -0.277ns,  Total Violation       -1.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.264ns (53.312%)  route 1.983ns (46.688%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.077 r  led_driver_1/count/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    led_driver_1/count/counter_reg[24]_i_1_n_6
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.243ns (53.080%)  route 1.983ns (46.920%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.056 r  led_driver_1/count/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.056    led_driver_1/count/counter_reg[24]_i_1_n_4
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 2.169ns (52.243%)  route 1.983ns (47.757%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.982 r  led_driver_1/count/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    led_driver_1/count/counter_reg[24]_i_1_n_5
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.153ns (52.059%)  route 1.983ns (47.941%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.966 r  led_driver_1/count/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    led_driver_1/count/counter_reg[24]_i_1_n_7
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.150ns (52.024%)  route 1.983ns (47.976%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.963 r  led_driver_1/count/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    led_driver_1/count/counter_reg[20]_i_1_n_6
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.129ns (51.779%)  route 1.983ns (48.221%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.942 r  led_driver_1/count/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    led_driver_1/count/counter_reg[20]_i_1_n_4
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.055ns (50.895%)  route 1.983ns (49.105%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.868 r  led_driver_1/count/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    led_driver_1/count/counter_reg[20]_i_1_n_5
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.039ns (50.700%)  route 1.983ns (49.300%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.852 r  led_driver_1/count/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    led_driver_1/count/counter_reg[20]_i_1_n_7
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.036ns (50.868%)  route 1.966ns (49.132%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.834 r  led_driver_1/count/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    led_driver_1/count/counter_reg[16]_i_1_n_6
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0 rise@4.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.015ns (50.609%)  route 1.966ns (49.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.813 r  led_driver_1/count/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    led_driver_1/count/counter_reg[16]_i_1_n_4
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 led_driver_1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/led_on_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  led_driver_1/current_state_reg/Q
                         net (fo=5, routed)           0.089    -0.229    led_driver_1/current_state
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.223    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/C
                         clock pessimism             -0.235    -0.459    
                         clock uncertainty            0.065    -0.393    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.075    -0.318    led_driver_1/led_on_sync_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.281%)  route 0.090ns (26.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.313 r  s_count_stretch_reg[2]/Q
                         net (fo=5, routed)           0.090    -0.223    s_count_stretch[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.098    -0.125 r  s_count_stretch[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    s_count_stretch[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.274    s_count_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.661%)  route 0.205ns (52.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.046    -0.067 r  s_count_stretch[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    s_count_stretch[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
                         clock pessimism             -0.220    -0.447    
                         clock uncertainty            0.065    -0.381    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.131    -0.250    s_count_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.527%)  route 0.205ns (52.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.045    -0.068 r  s_count_stretch[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    s_count_stretch[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
                         clock pessimism             -0.220    -0.447    
                         clock uncertainty            0.065    -0.381    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.261    s_count_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 led_driver_1/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  led_driver_1/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.145    led_driver_1/color_code_mem[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.045    -0.100 r  led_driver_1/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    led_driver_1/color_code_mem[0]_i_1_n_0
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
                         clock uncertainty            0.065    -0.394    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.302    led_driver_1/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.830%)  route 0.187ns (50.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 f  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.187    -0.130    current_state_color[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  FSM_sequential_current_state_color[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    next_state_color[0]
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/C
                         clock pessimism             -0.220    -0.446    
                         clock uncertainty            0.065    -0.380    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091    -0.289    FSM_sequential_current_state_color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_update_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.637%)  route 0.213ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  s_count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.107    s_count_reg[0]
    SLICE_X40Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 r  s_update_i_1/O
                         net (fo=1, routed)           0.000    -0.062    s_end_count_10
    SLICE_X40Y66         FDCE                                         r  s_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
                         clock pessimism             -0.200    -0.426    
                         clock uncertainty            0.065    -0.360    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.268    s_update_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.398%)  route 0.215ns (53.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.105    s_count_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  FSM_sequential_current_state_color[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    next_state_color[1]
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.852    -0.224    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
                         clock pessimism             -0.200    -0.425    
                         clock uncertainty            0.065    -0.359    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.092    -0.267    FSM_sequential_current_state_color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.116    s_count_reg[0]
    SLICE_X39Y65         LUT3 (Prop_lut3_I0_O)        0.042    -0.074 r  s_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in[2]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.288    s_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.219%)  route 0.206ns (52.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.206    -0.114    s_count_reg[0]
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.071 r  s_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.071    p_0_in[3]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.288    s_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.363%)  route 1.889ns (74.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           1.889    16.237    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.361 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    16.361    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.204    17.281    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.081    17.362    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        2.479ns  (logic 0.642ns (25.899%)  route 1.837ns (74.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[0]/Q
                         net (fo=5, routed)           1.837    16.185    led_driver_2/s_count_stretch[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I1_O)        0.124    16.309 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    16.309    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.204    17.281    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.077    17.358    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.454%)  route 0.607ns (76.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.607     0.290    led_driver_2/Q[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.335 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.204     0.063    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.121     0.184    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.488%)  route 0.720ns (77.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           0.720     0.424    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.469 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.204     0.063    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120     0.183    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@16.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.363%)  route 1.889ns (74.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           1.889    16.237    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.361 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    16.361    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.204    17.281    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.081    17.362    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         17.362    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.049ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@16.000ns)
  Data Path Delay:        2.479ns  (logic 0.642ns (25.899%)  route 1.837ns (74.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[0]/Q
                         net (fo=5, routed)           1.837    16.185    led_driver_2/s_count_stretch[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I1_O)        0.124    16.309 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    16.309    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.204    17.281    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.077    17.358    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         17.358    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  1.049    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.454%)  route 0.607ns (76.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.607     0.290    led_driver_2/Q[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.335 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.204     0.063    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.121     0.184    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.184    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.488%)  route 0.720ns (77.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           0.720     0.424    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.469 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.204     0.063    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120     0.183    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.174ns (40.150%)  route 3.241ns (59.850%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.240 r  led_driver_2/count/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.240    led_driver_2/count/counter_reg[24]_i_1__0_n_6
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.595ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.166ns (40.062%)  route 3.241ns (59.938%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.232    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 14.595    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.090ns (39.207%)  route 3.241ns (60.793%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.156 r  led_driver_2/count/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.156    led_driver_2/count/counter_reg[24]_i_1__0_n_5
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.691ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.070ns (38.978%)  route 3.241ns (61.022%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.136 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.136    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 14.691    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.057ns (38.828%)  route 3.241ns (61.172%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.123 r  led_driver_2/count/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.123    led_driver_2/count/counter_reg[20]_i_1__0_n_6
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.049ns (38.736%)  route 3.241ns (61.264%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.115 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.115    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 14.736    

Slack (MET) :             14.812ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.973ns (37.843%)  route 3.241ns (62.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.039 r  led_driver_2/count/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.039    led_driver_2/count/counter_reg[20]_i_1__0_n_5
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 14.812    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.940ns (37.447%)  route 3.241ns (62.553%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.006 r  led_driver_2/count/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.006    led_driver_2/count/counter_reg[16]_i_1__0_n_6
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.932ns (37.350%)  route 3.241ns (62.650%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.998 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.998    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.953ns (37.604%)  route 3.241ns (62.396%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.019 r  led_driver_2/count/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.019    led_driver_2/count/counter_reg[20]_i_1__0_n_7
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 14.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_driver_2/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.460    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.296 r  led_driver_2/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.110    led_driver_2/color_code_mem[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.065 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
                         clock uncertainty            0.084    -0.376    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.256    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.580    -0.463    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  led_driver_2/count/counter_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.150    led_driver_2/count/counter_reg[15]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.105 r  led_driver_2/count/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.105    led_driver_2/count/counter[12]_i_2__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.041 r  led_driver_2/count/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.041    led_driver_2/count/counter_reg[12]_i_1__0_n_4
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.848    -0.228    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.084    -0.379    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134    -0.245    led_driver_2/count/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.581    -0.462    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  led_driver_2/count/counter_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.149    led_driver_2/count/counter_reg[11]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  led_driver_2/count/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    led_driver_2/count/counter[8]_i_2__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.040 r  led_driver_2/count/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.040    led_driver_2/count/counter_reg[8]_i_1__0_n_4
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.849    -0.227    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.084    -0.378    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134    -0.244    led_driver_2/count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.153    led_driver_2/count/counter_reg[27]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  led_driver_2/count/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.108    led_driver_2/count/counter[24]_i_2__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.044 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.044    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.234    -0.466    
                         clock uncertainty            0.084    -0.382    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.248    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[3]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[0]_i_1__0_n_4
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[7]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[4]_i_2__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[4]_i_1__0_n_4
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.850    -0.226    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.579    -0.464    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.300 r  led_driver_2/count/counter_reg[19]/Q
                         net (fo=2, routed)           0.148    -0.151    led_driver_2/count/counter_reg[19]
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[16]_i_2__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.847    -0.229    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.234    -0.464    
                         clock uncertainty            0.084    -0.380    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.134    -0.246    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.578    -0.465    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  led_driver_2/count/counter_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.151    led_driver_2/count/counter_reg[23]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[20]_i_2__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.846    -0.230    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.234    -0.465    
                         clock uncertainty            0.084    -0.381    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.134    -0.247    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 f  led_driver_2/count/counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.122    led_driver_2/count/counter_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.077 r  led_driver_2/count/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.077    led_driver_2/count/counter[0]_i_6__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.007 r  led_driver_2/count/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.007    led_driver_2/count/counter_reg[0]_i_1__0_n_7
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[24]/Q
                         net (fo=2, routed)           0.174    -0.127    led_driver_2/count/counter_reg[24]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.082 r  led_driver_2/count/counter[24]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.082    led_driver_2/count/counter[24]_i_5__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.012 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.012    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.234    -0.466    
                         clock uncertainty            0.084    -0.382    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.248    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.277ns,  Total Violation       -1.344ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.264ns (53.312%)  route 1.983ns (46.688%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.077 r  led_driver_1/count/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.077    led_driver_1/count/counter_reg[24]_i_1_n_6
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[25]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.077    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.256ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.226ns  (logic 2.243ns (53.080%)  route 1.983ns (46.920%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.056 r  led_driver_1/count/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.056    led_driver_1/count/counter_reg[24]_i_1_n_4
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[27]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -2.056    
  -------------------------------------------------------------------
                         slack                                 -0.256    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 2.169ns (52.243%)  route 1.983ns (47.757%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.982 r  led_driver_1/count/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.982    led_driver_1/count/counter_reg[24]_i_1_n_5
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[26]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.982    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.166ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.136ns  (logic 2.153ns (52.059%)  route 1.983ns (47.941%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 2.168 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.743 r  led_driver_1/count/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.743    led_driver_1/count/counter_reg[20]_i_1_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.966 r  led_driver_1/count/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.966    led_driver_1/count/counter_reg[24]_i_1_n_7
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.552     2.168    led_driver_1/count/clk_out1
    SLICE_X41Y69         FDCE                                         r  led_driver_1/count/counter_reg[24]/C
                         clock pessimism             -0.365     1.803    
                         clock uncertainty           -0.065     1.738    
    SLICE_X41Y69         FDCE (Setup_fdce_C_D)        0.062     1.800    led_driver_1/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          1.800    
                         arrival time                          -1.966    
  -------------------------------------------------------------------
                         slack                                 -0.166    

Slack (VIOLATED) :        -0.162ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 2.150ns (52.024%)  route 1.983ns (47.976%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.963 r  led_driver_1/count/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.963    led_driver_1/count/counter_reg[20]_i_1_n_6
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[21]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 -0.162    

Slack (VIOLATED) :        -0.141ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.112ns  (logic 2.129ns (51.779%)  route 1.983ns (48.221%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.942 r  led_driver_1/count/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.942    led_driver_1/count/counter_reg[20]_i_1_n_4
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[23]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                 -0.141    

Slack (VIOLATED) :        -0.067ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.038ns  (logic 2.055ns (50.895%)  route 1.983ns (49.105%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.868 r  led_driver_1/count/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.868    led_driver_1/count/counter_reg[20]_i_1_n_5
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[22]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                 -0.067    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.039ns (50.700%)  route 1.983ns (49.300%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.831ns = ( 2.169 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.170ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    -2.170    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y67         FDCE (Prop_fdce_C_Q)         0.456    -1.714 f  led_driver_1/count/counter_reg[16]/Q
                         net (fo=2, routed)           0.827    -0.887    led_driver_1/count/counter_reg[16]
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.124    -0.763 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.077    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.047 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.517    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.641 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.641    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.173 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.173    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.287 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.287    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.401 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.401    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.515 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.515    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.629 r  led_driver_1/count/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.629    led_driver_1/count/counter_reg[16]_i_1_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.852 r  led_driver_1/count/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.852    led_driver_1/count/counter_reg[20]_i_1_n_7
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.553     2.169    led_driver_1/count/clk_out1
    SLICE_X41Y68         FDCE                                         r  led_driver_1/count/counter_reg[20]/C
                         clock pessimism             -0.365     1.804    
                         clock uncertainty           -0.065     1.739    
    SLICE_X41Y68         FDCE (Setup_fdce_C_D)        0.062     1.801    led_driver_1/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.002ns  (logic 2.036ns (50.868%)  route 1.966ns (49.132%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.834 r  led_driver_1/count/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.834    led_driver_1/count/counter_reg[16]_i_1_n_6
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[17]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.834    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 led_driver_1/count/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_wiz_0_1 rise@4.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.981ns  (logic 2.015ns (50.609%)  route 1.966ns (49.391%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.829ns = ( 2.171 - 4.000 ) 
    Source Clock Delay      (SCD):    -2.169ns
    Clock Pessimism Removal (CPR):    -0.365ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.732    -2.169    led_driver_1/count/clk_out1
    SLICE_X41Y66         FDCE                                         r  led_driver_1/count/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDCE (Prop_fdce_C_Q)         0.456    -1.713 f  led_driver_1/count/counter_reg[14]/Q
                         net (fo=2, routed)           0.810    -0.903    led_driver_1/count/counter_reg[14]
    SLICE_X40Y65         LUT6 (Prop_lut6_I1_O)        0.124    -0.779 f  led_driver_1/count/current_state_i_3/O
                         net (fo=2, routed)           0.686    -0.092    led_driver_1/count/current_state_i_3_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.124     0.032 f  led_driver_1/count/current_state_i_2/O
                         net (fo=29, routed)          0.470     0.502    led_driver_1/count/s_end_counter
    SLICE_X41Y63         LUT2 (Prop_lut2_I1_O)        0.124     0.626 r  led_driver_1/count/counter[0]_i_6/O
                         net (fo=1, routed)           0.000     0.626    led_driver_1/count/counter[0]_i_6_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     1.158 r  led_driver_1/count/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.158    led_driver_1/count/counter_reg[0]_i_1_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.272 r  led_driver_1/count/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.272    led_driver_1/count/counter_reg[4]_i_1_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.386 r  led_driver_1/count/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.386    led_driver_1/count/counter_reg[8]_i_1_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.500 r  led_driver_1/count/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.500    led_driver_1/count/counter_reg[12]_i_1_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.813 r  led_driver_1/count/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    led_driver_1/count/counter_reg[16]_i_1_n_4
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387     5.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     6.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    -1.069 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     0.525    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     0.616 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.555     2.171    led_driver_1/count/clk_out1
    SLICE_X41Y67         FDCE                                         r  led_driver_1/count/counter_reg[19]/C
                         clock pessimism             -0.365     1.806    
                         clock uncertainty           -0.065     1.741    
    SLICE_X41Y67         FDCE (Setup_fdce_C_D)        0.062     1.803    led_driver_1/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          1.803    
                         arrival time                          -1.813    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 led_driver_1/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/led_on_sync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.223ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  led_driver_1/current_state_reg/Q
                         net (fo=5, routed)           0.089    -0.229    led_driver_1/current_state
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.853    -0.223    led_driver_1/clk_out1
    SLICE_X40Y64         FDCE                                         r  led_driver_1/led_on_sync_reg/C
                         clock pessimism             -0.235    -0.459    
                         clock uncertainty            0.065    -0.393    
    SLICE_X40Y64         FDCE (Hold_fdce_C_D)         0.075    -0.318    led_driver_1/led_on_sync_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.246ns (73.281%)  route 0.090ns (26.719%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.148    -0.313 r  s_count_stretch_reg[2]/Q
                         net (fo=5, routed)           0.090    -0.223    s_count_stretch[2]
    SLICE_X42Y67         LUT5 (Prop_lut5_I1_O)        0.098    -0.125 r  s_count_stretch[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    s_count_stretch[0]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.121    -0.274    s_count_stretch_reg[0]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.187ns (47.661%)  route 0.205ns (52.339%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.046    -0.067 r  s_count_stretch[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.067    s_count_stretch[2]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[2]/C
                         clock pessimism             -0.220    -0.447    
                         clock uncertainty            0.065    -0.381    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.131    -0.250    s_count_stretch_reg[2]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.067    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 s_update_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_stretch_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.527%)  route 0.205ns (52.473%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 f  s_update_reg/Q
                         net (fo=5, routed)           0.205    -0.113    s_update_reg_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I3_O)        0.045    -0.068 r  s_count_stretch[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    s_count_stretch[1]_i_1_n_0
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
                         clock pessimism             -0.220    -0.447    
                         clock uncertainty            0.065    -0.381    
    SLICE_X42Y67         FDRE (Hold_fdre_C_D)         0.120    -0.261    s_count_stretch_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 led_driver_1/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_1/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.583    -0.460    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y66         FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  led_driver_1/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.173    -0.145    led_driver_1/color_code_mem[0]
    SLICE_X40Y66         LUT3 (Prop_lut3_I2_O)        0.045    -0.100 r  led_driver_1/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    led_driver_1/color_code_mem[0]_i_1_n_0
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    led_driver_1/clk_out1
    SLICE_X40Y66         FDCE                                         r  led_driver_1/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
                         clock uncertainty            0.065    -0.394    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.302    led_driver_1/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.830%)  route 0.187ns (50.170%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 f  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.187    -0.130    current_state_color[1]
    SLICE_X40Y66         LUT6 (Prop_lut6_I2_O)        0.045    -0.085 r  FSM_sequential_current_state_color[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.085    next_state_color[0]
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  FSM_sequential_current_state_color_reg[0]/C
                         clock pessimism             -0.220    -0.446    
                         clock uncertainty            0.065    -0.380    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.091    -0.289    FSM_sequential_current_state_color_reg[0]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.085    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_update_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.637%)  route 0.213ns (53.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 f  s_count_reg[0]/Q
                         net (fo=8, routed)           0.213    -0.107    s_count_reg[0]
    SLICE_X40Y66         LUT4 (Prop_lut4_I0_O)        0.045    -0.062 r  s_update_i_1/O
                         net (fo=1, routed)           0.000    -0.062    s_end_count_10
    SLICE_X40Y66         FDCE                                         r  s_update_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.851    -0.225    clkA
    SLICE_X40Y66         FDCE                                         r  s_update_reg/C
                         clock pessimism             -0.200    -0.426    
                         clock uncertainty            0.065    -0.360    
    SLICE_X40Y66         FDCE (Hold_fdce_C_D)         0.092    -0.268    s_update_reg
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            FSM_sequential_current_state_color_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.398%)  route 0.215ns (53.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.200ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.215    -0.105    s_count_reg[0]
    SLICE_X40Y65         LUT6 (Prop_lut6_I0_O)        0.045    -0.060 r  FSM_sequential_current_state_color[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.060    next_state_color[1]
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.852    -0.224    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
                         clock pessimism             -0.200    -0.425    
                         clock uncertainty            0.065    -0.359    
    SLICE_X40Y65         FDCE (Hold_fdce_C_D)         0.092    -0.267    FSM_sequential_current_state_color_reg[1]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.060    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.204    -0.116    s_count_reg[0]
    SLICE_X39Y65         LUT3 (Prop_lut3_I0_O)        0.042    -0.074 r  s_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.074    p_0_in[2]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[2]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.288    s_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 s_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            s_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.219%)  route 0.206ns (52.781%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.110ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.320 r  s_count_reg[0]/Q
                         net (fo=8, routed)           0.206    -0.114    s_count_reg[0]
    SLICE_X39Y65         LUT4 (Prop_lut4_I1_O)        0.043    -0.071 r  s_count[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.071    p_0_in[3]
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.850    -0.226    clkA
    SLICE_X39Y65         FDCE                                         r  s_count_reg[3]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.065    -0.395    
    SLICE_X39Y65         FDCE (Hold_fdce_C_D)         0.107    -0.288    s_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.071    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.363%)  route 1.889ns (74.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           1.889    16.237    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.361 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    16.361    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.202    17.283    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.081    17.364    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@16.000ns)
  Data Path Delay:        2.479ns  (logic 0.642ns (25.899%)  route 1.837ns (74.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[0]/Q
                         net (fo=5, routed)           1.837    16.185    led_driver_2/s_count_stretch[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I1_O)        0.124    16.309 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    16.309    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.202    17.283    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.077    17.360    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.454%)  route 0.607ns (76.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.607     0.290    led_driver_2/Q[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.335 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.202     0.061    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.121     0.182    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.488%)  route 0.720ns (77.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           0.720     0.424    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.469 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.202     0.061    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120     0.181    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.288    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.587ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.587ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.415ns  (logic 2.174ns (40.150%)  route 3.241ns (59.850%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.240 r  led_driver_2/count/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.240    led_driver_2/count/counter_reg[24]_i_1__0_n_6
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[25]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.240    
  -------------------------------------------------------------------
                         slack                                 14.587    

Slack (MET) :             14.595ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.166ns (40.062%)  route 3.241ns (59.938%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.232 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.232    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.232    
  -------------------------------------------------------------------
                         slack                                 14.595    

Slack (MET) :             14.671ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.090ns (39.207%)  route 3.241ns (60.793%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.156 r  led_driver_2/count/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.156    led_driver_2/count/counter_reg[24]_i_1__0_n_5
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[26]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                 14.671    

Slack (MET) :             14.691ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.311ns  (logic 2.070ns (38.978%)  route 3.241ns (61.022%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.917 r  led_driver_2/count/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.917    led_driver_2/count/counter_reg[20]_i_1__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.136 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.136    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.366    17.801    
                         clock uncertainty           -0.084    17.718    
    SLICE_X38Y70         FDCE (Setup_fdce_C_D)        0.109    17.827    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         17.827    
                         arrival time                          -3.136    
  -------------------------------------------------------------------
                         slack                                 14.691    

Slack (MET) :             14.728ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.298ns  (logic 2.057ns (38.828%)  route 3.241ns (61.172%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.123 r  led_driver_2/count/counter_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.123    led_driver_2/count/counter_reg[20]_i_1__0_n_6
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[21]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.123    
  -------------------------------------------------------------------
                         slack                                 14.728    

Slack (MET) :             14.736ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.049ns (38.736%)  route 3.241ns (61.264%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.115 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     3.115    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.115    
  -------------------------------------------------------------------
                         slack                                 14.736    

Slack (MET) :             14.812ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 1.973ns (37.843%)  route 3.241ns (62.157%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.039 r  led_driver_2/count/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     3.039    led_driver_2/count/counter_reg[20]_i_1__0_n_5
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.039    
  -------------------------------------------------------------------
                         slack                                 14.812    

Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 1.940ns (37.447%)  route 3.241ns (62.553%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.006 r  led_driver_2/count/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     3.006    led_driver_2/count/counter_reg[16]_i_1__0_n_6
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[17]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                 14.822    

Slack (MET) :             14.830ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.173ns  (logic 1.932ns (37.350%)  route 3.241ns (62.650%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 18.168 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.998 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.998    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.552    18.168    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.366    17.802    
                         clock uncertainty           -0.084    17.719    
    SLICE_X38Y68         FDCE (Setup_fdce_C_D)        0.109    17.828    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         17.828    
                         arrival time                          -2.998    
  -------------------------------------------------------------------
                         slack                                 14.830    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 led_driver_2/count/counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.194ns  (logic 1.953ns (37.604%)  route 3.241ns (62.396%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.833ns = ( 18.167 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.175ns
    Clock Pessimism Removal (CPR):    -0.342ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.519    -5.756 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.754    -4.002    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -3.901 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.726    -2.175    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.518    -1.657 f  led_driver_2/count/counter_reg[22]/Q
                         net (fo=2, routed)           0.834    -0.823    led_driver_2/count/counter_reg[22]
    SLICE_X39Y70         LUT6 (Prop_lut6_I0_O)        0.124    -0.699 f  led_driver_2/count/current_state_i_6__0/O
                         net (fo=1, routed)           1.318     0.619    led_driver_2/count/current_state_i_6__0_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I3_O)        0.124     0.743 f  led_driver_2/count/current_state_i_2__0/O
                         net (fo=30, routed)          1.089     1.832    led_driver_2/count/s_end_counter
    SLICE_X38Y64         LUT2 (Prop_lut2_I1_O)        0.124     1.956 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000     1.956    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.332 r  led_driver_2/count/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.332    led_driver_2/count/counter_reg[0]_i_1__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.449 r  led_driver_2/count/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.449    led_driver_2/count/counter_reg[4]_i_1__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.566 r  led_driver_2/count/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.566    led_driver_2/count/counter_reg[8]_i_1__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.683 r  led_driver_2/count/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.683    led_driver_2/count/counter_reg[12]_i_1__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.800 r  led_driver_2/count/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.800    led_driver_2/count/counter_reg[16]_i_1__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.019 r  led_driver_2/count/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     3.019    led_driver_2/count/counter_reg[20]_i_1__0_n_7
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.551    18.167    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[20]/C
                         clock pessimism             -0.342    17.825    
                         clock uncertainty           -0.084    17.742    
    SLICE_X38Y69         FDCE (Setup_fdce_C_D)        0.109    17.851    led_driver_2/count/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         17.851    
                         arrival time                          -3.019    
  -------------------------------------------------------------------
                         slack                                 14.832    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_driver_2/color_code_mem_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.004%)  route 0.185ns (46.996%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.583    -0.460    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.296 r  led_driver_2/color_code_mem_reg[0]/Q
                         net (fo=4, routed)           0.185    -0.110    led_driver_2/color_code_mem[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I4_O)        0.045    -0.065 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.065    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.234    -0.460    
                         clock uncertainty            0.084    -0.376    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120    -0.256    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.228ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.580    -0.463    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDCE (Prop_fdce_C_Q)         0.164    -0.299 r  led_driver_2/count/counter_reg[15]/Q
                         net (fo=2, routed)           0.148    -0.150    led_driver_2/count/counter_reg[15]
    SLICE_X38Y67         LUT2 (Prop_lut2_I0_O)        0.045    -0.105 r  led_driver_2/count/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.105    led_driver_2/count/counter[12]_i_2__0_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.041 r  led_driver_2/count/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.041    led_driver_2/count/counter_reg[12]_i_1__0_n_4
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.848    -0.228    led_driver_2/count/clk_out2
    SLICE_X38Y67         FDCE                                         r  led_driver_2/count/counter_reg[15]/C
                         clock pessimism             -0.234    -0.463    
                         clock uncertainty            0.084    -0.379    
    SLICE_X38Y67         FDCE (Hold_fdce_C_D)         0.134    -0.245    led_driver_2/count/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.041    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.462ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.581    -0.462    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDCE (Prop_fdce_C_Q)         0.164    -0.298 r  led_driver_2/count/counter_reg[11]/Q
                         net (fo=2, routed)           0.148    -0.149    led_driver_2/count/counter_reg[11]
    SLICE_X38Y66         LUT2 (Prop_lut2_I0_O)        0.045    -0.104 r  led_driver_2/count/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.104    led_driver_2/count/counter[8]_i_2__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.040 r  led_driver_2/count/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.040    led_driver_2/count/counter_reg[8]_i_1__0_n_4
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.849    -0.227    led_driver_2/count/clk_out2
    SLICE_X38Y66         FDCE                                         r  led_driver_2/count/counter_reg[11]/C
                         clock pessimism             -0.234    -0.462    
                         clock uncertainty            0.084    -0.378    
    SLICE_X38Y66         FDCE (Hold_fdce_C_D)         0.134    -0.244    led_driver_2/count/counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[27]/Q
                         net (fo=2, routed)           0.148    -0.153    led_driver_2/count/counter_reg[27]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.108 r  led_driver_2/count/counter[24]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.108    led_driver_2/count/counter[24]_i_2__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.044 r  led_driver_2/count/counter_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.044    led_driver_2/count/counter_reg[24]_i_1__0_n_4
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[27]/C
                         clock pessimism             -0.234    -0.466    
                         clock uncertainty            0.084    -0.382    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.248    led_driver_2/count/counter_reg[27]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.044    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[3]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[3]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[0]_i_3__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[0]_i_3__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[0]_i_1__0_n_4
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[3]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y65         FDCE (Prop_fdce_C_Q)         0.164    -0.297 r  led_driver_2/count/counter_reg[7]/Q
                         net (fo=2, routed)           0.148    -0.148    led_driver_2/count/counter_reg[7]
    SLICE_X38Y65         LUT2 (Prop_lut2_I0_O)        0.045    -0.103 r  led_driver_2/count/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.103    led_driver_2/count/counter[4]_i_2__0_n_0
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.039 r  led_driver_2/count/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.039    led_driver_2/count/counter_reg[4]_i_1__0_n_4
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.850    -0.226    led_driver_2/count/clk_out2
    SLICE_X38Y65         FDCE                                         r  led_driver_2/count/counter_reg[7]/C
                         clock pessimism             -0.234    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y65         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.229ns
    Source Clock Delay      (SCD):    -0.464ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.579    -0.464    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y68         FDCE (Prop_fdce_C_Q)         0.164    -0.300 r  led_driver_2/count/counter_reg[19]/Q
                         net (fo=2, routed)           0.148    -0.151    led_driver_2/count/counter_reg[19]
    SLICE_X38Y68         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[16]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[16]_i_2__0_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[16]_i_1__0_n_4
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.847    -0.229    led_driver_2/count/clk_out2
    SLICE_X38Y68         FDCE                                         r  led_driver_2/count/counter_reg[19]/C
                         clock pessimism             -0.234    -0.464    
                         clock uncertainty            0.084    -0.380    
    SLICE_X38Y68         FDCE (Hold_fdce_C_D)         0.134    -0.246    led_driver_2/count/counter_reg[19]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.230ns
    Source Clock Delay      (SCD):    -0.465ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.578    -0.465    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y69         FDCE (Prop_fdce_C_Q)         0.164    -0.301 r  led_driver_2/count/counter_reg[23]/Q
                         net (fo=2, routed)           0.149    -0.151    led_driver_2/count/counter_reg[23]
    SLICE_X38Y69         LUT2 (Prop_lut2_I0_O)        0.045    -0.106 r  led_driver_2/count/counter[20]_i_2__0/O
                         net (fo=1, routed)           0.000    -0.106    led_driver_2/count/counter[20]_i_2__0_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.042 r  led_driver_2/count/counter_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.042    led_driver_2/count/counter_reg[20]_i_1__0_n_4
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.846    -0.230    led_driver_2/count/clk_out2
    SLICE_X38Y69         FDCE                                         r  led_driver_2/count/counter_reg[23]/C
                         clock pessimism             -0.234    -0.465    
                         clock uncertainty            0.084    -0.381    
    SLICE_X38Y69         FDCE (Hold_fdce_C_D)         0.134    -0.247    led_driver_2/count/counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.042    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.582    -0.461    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y64         FDCE (Prop_fdce_C_Q)         0.164    -0.297 f  led_driver_2/count/counter_reg[0]/Q
                         net (fo=3, routed)           0.174    -0.122    led_driver_2/count/counter_reg[0]
    SLICE_X38Y64         LUT2 (Prop_lut2_I0_O)        0.045    -0.077 r  led_driver_2/count/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000    -0.077    led_driver_2/count/counter[0]_i_6__0_n_0
    SLICE_X38Y64         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.007 r  led_driver_2/count/counter_reg[0]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.007    led_driver_2/count/counter_reg[0]_i_1__0_n_7
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/count/clk_out2
    SLICE_X38Y64         FDCE                                         r  led_driver_2/count/counter_reg[0]/C
                         clock pessimism             -0.235    -0.461    
                         clock uncertainty            0.084    -0.377    
    SLICE_X38Y64         FDCE (Hold_fdce_C_D)         0.134    -0.243    led_driver_2/count/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.007    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 led_driver_2/count/counter_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_driver_2/count/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.231ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.577    -0.466    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y70         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  led_driver_2/count/counter_reg[24]/Q
                         net (fo=2, routed)           0.174    -0.127    led_driver_2/count/counter_reg[24]
    SLICE_X38Y70         LUT2 (Prop_lut2_I0_O)        0.045    -0.082 r  led_driver_2/count/counter[24]_i_5__0/O
                         net (fo=1, routed)           0.000    -0.082    led_driver_2/count/counter[24]_i_5__0_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.012 r  led_driver_2/count/counter_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.012    led_driver_2/count/counter_reg[24]_i_1__0_n_7
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.845    -0.231    led_driver_2/count/clk_out2
    SLICE_X38Y70         FDCE                                         r  led_driver_2/count/counter_reg[24]/C
                         clock pessimism             -0.234    -0.466    
                         clock uncertainty            0.084    -0.382    
    SLICE_X38Y70         FDCE (Hold_fdce_C_D)         0.134    -0.248    led_driver_2/count/counter_reg[24]
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.236    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.003ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@16.000ns)
  Data Path Delay:        2.531ns  (logic 0.642ns (25.363%)  route 1.889ns (74.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           1.889    16.237    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124    16.361 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000    16.361    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.202    17.283    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.081    17.364    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         17.364    
                         arrival time                         -16.361    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.051ns  (required time - arrival time)
  Source:                 s_count_stretch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@16.000ns)
  Data Path Delay:        2.479ns  (logic 0.642ns (25.899%)  route 1.837ns (74.101%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.828ns = ( 18.172 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.170ns = ( 13.830 - 16.000 ) 
    Clock Pessimism Removal (CPR):    -0.687ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     16.000    16.000 r  
    H16                                               0.000    16.000 r  clk (IN)
                         net (fo=0)                   0.000    16.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457    17.457 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306    18.763    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    10.244 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    11.998    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    12.099 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          1.731    13.830    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.518    14.348 r  s_count_stretch_reg[0]/Q
                         net (fo=5, routed)           1.837    16.185    led_driver_2/s_count_stretch[0]
    SLICE_X42Y66         LUT5 (Prop_lut5_I1_O)        0.124    16.309 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000    16.309    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.568    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.637    14.931 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.594    16.525    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.616 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          1.556    18.172    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism             -0.687    17.485    
                         clock uncertainty           -0.202    17.283    
    SLICE_X42Y66         FDCE (Setup_fdce_C_D)        0.077    17.360    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         17.360    
                         arrival time                         -16.309    
  -------------------------------------------------------------------
                         slack                                  1.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 FSM_sequential_current_state_color_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.186ns (23.454%)  route 0.607ns (76.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.459ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.584    -0.459    clkA
    SLICE_X40Y65         FDCE                                         r  FSM_sequential_current_state_color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  FSM_sequential_current_state_color_reg[1]/Q
                         net (fo=6, routed)           0.607     0.290    led_driver_2/Q[1]
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.045     0.335 r  led_driver_2/color_code_mem[1]_i_1/O
                         net (fo=1, routed)           0.000     0.335    led_driver_2/color_code_mem[1]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[1]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.202     0.061    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.121     0.182    led_driver_2/color_code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.182    
                         arrival time                           0.335    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 s_count_stretch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            led_driver_2/color_code_mem_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.209ns (22.488%)  route 0.720ns (77.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.461ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.565 r  pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.068    pll/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.042 r  pll/inst/clkout1_buf/O
                         net (fo=43, routed)          0.582    -0.461    clkA
    SLICE_X42Y67         FDRE                                         r  s_count_stretch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.297 r  s_count_stretch_reg[1]/Q
                         net (fo=5, routed)           0.720     0.424    led_driver_2/s_count_stretch[1]
    SLICE_X42Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.469 r  led_driver_2/color_code_mem[0]_i_1/O
                         net (fo=1, routed)           0.000     0.469    led_driver_2/color_code_mem[0]_i_1_n_0
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.894    pll/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.543    -1.649 r  pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.105    pll/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.076 r  pll/inst/clkout2_buf/O
                         net (fo=31, routed)          0.851    -0.225    led_driver_2/clk_out2
    SLICE_X42Y66         FDCE                                         r  led_driver_2/color_code_mem_reg[0]/C
                         clock pessimism              0.084    -0.141    
                         clock uncertainty            0.202     0.061    
    SLICE_X42Y66         FDCE (Hold_fdce_C_D)         0.120     0.181    led_driver_2/color_code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.288    





