 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : elevator
Version: U-2022.12-SP5
Date   : Thu Mar 27 18:08:29 2025
****************************************

Operating Conditions: ff1p16v125c   Library: saed32rvt_ff1p16v125c
Wire Load Model Mode: enclosed

  Startpoint: Out_Current_Floor_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Out_Current_Floor_reg[3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  elevator           8000                  saed32rvt_ff1p16v125c

  Point                                            Incr       Path
  -------------------------------------------------------------------
  clock clk (rise edge)                            0.00       0.00
  clock network delay (ideal)                      0.00       0.00
  Out_Current_Floor_reg[2]/CLK (DFFASRX1_RVT)      0.00       0.00 r
  Out_Current_Floor_reg[2]/QN (DFFASRX1_RVT)       0.05       0.05 f
  U108/Y (OA22X1_RVT)                              0.63       0.68 f
  U109/Y (NAND3X0_RVT)                             0.06       0.74 r
  U113/Y (AO22X1_RVT)                              0.04       0.78 r
  U114/Y (NAND2X0_RVT)                             0.08       0.86 f
  U122/Y (OA21X1_RVT)                              0.45       1.30 f
  U123/Y (INVX0_RVT)                               0.24       1.55 r
  U125/Y (AO221X1_RVT)                             0.08       1.63 r
  U134/Y (NOR2X0_RVT)                              0.09       1.72 f
  U135/Y (NAND3X0_RVT)                             0.02       1.74 r
  U136/Y (AO22X1_RVT)                              0.04       1.78 r
  Out_Current_Floor_reg[3]/D (DFFASRX1_RVT)        0.01       1.79 r
  data arrival time                                           1.79

  clock clk (rise edge)                          100.00     100.00
  clock network delay (ideal)                      0.00     100.00
  clock uncertainty                               -0.70      99.30
  Out_Current_Floor_reg[3]/CLK (DFFASRX1_RVT)      0.00      99.30 r
  library setup time                              -0.02      99.28
  data required time                                         99.28
  -------------------------------------------------------------------
  data required time                                         99.28
  data arrival time                                          -1.79
  -------------------------------------------------------------------
  slack (MET)                                                97.49


1
