{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1562264591435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1562264591436 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 14:23:10 2019 " "Processing started: Thu Jul 04 14:23:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1562264591436 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1562264591436 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta operation -c operation " "Command: quartus_sta operation -c operation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1562264591437 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1562264591801 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1562264592394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1562264592832 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "operation.sdc " "Synopsys Design Constraints File file not found: 'operation.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1562264592873 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1562264592874 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name not_clk_fpga_50MHz not_clk_fpga_50MHz " "create_clock -period 1.000 -name not_clk_fpga_50MHz not_clk_fpga_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_fpga_50MHz clk_fpga_50MHz " "create_clock -period 1.000 -name clk_fpga_50MHz clk_fpga_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592875 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name op_controller:inst\|en_count op_controller:inst\|en_count " "create_clock -period 1.000 -name op_controller:inst\|en_count op_controller:inst\|en_count" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592875 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592875 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1562264592877 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1562264592889 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562264592922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.238 " "Worst-case setup slack is -4.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.238        -4.238 op_controller:inst\|en_count  " "   -4.238        -4.238 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.612       -15.362 clk_fpga_50MHz  " "   -1.612       -15.362 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.964        -9.372 not_clk_fpga_50MHz  " "   -0.964        -9.372 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264592925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.232 " "Worst-case hold slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232       -14.032 not_clk_fpga_50MHz  " "   -2.232       -14.032 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clk_fpga_50MHz  " "    0.391         0.000 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.494         0.000 op_controller:inst\|en_count  " "    3.494         0.000 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264592931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562264592936 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562264592939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 not_clk_fpga_50MHz  " "   -1.380       -18.380 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 clk_fpga_50MHz  " "   -1.380       -14.380 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 op_controller:inst\|en_count  " "    0.500         0.000 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264592942 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562264593043 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1562264593045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1562264593113 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.966 " "Worst-case setup slack is -1.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.966        -1.966 op_controller:inst\|en_count  " "   -1.966        -1.966 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.176        -0.809 clk_fpga_50MHz  " "   -0.176        -0.809 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 not_clk_fpga_50MHz  " "    0.099         0.000 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264593117 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.371 " "Worst-case hold slack is -1.371" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.371        -9.163 not_clk_fpga_50MHz  " "   -1.371        -9.163 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clk_fpga_50MHz  " "    0.215         0.000 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.234         0.000 op_controller:inst\|en_count  " "    2.234         0.000 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264593123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562264593133 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1562264593138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -18.380 not_clk_fpga_50MHz  " "   -1.380       -18.380 not_clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -14.380 clk_fpga_50MHz  " "   -1.380       -14.380 clk_fpga_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 op_controller:inst\|en_count  " "    0.500         0.000 op_controller:inst\|en_count " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1562264593142 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1562264593248 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562264593278 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1562264593279 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1562264593441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 14:23:13 2019 " "Processing ended: Thu Jul 04 14:23:13 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1562264593441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1562264593441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1562264593441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1562264593441 ""}
