0.7
2020.2
Oct 13 2023
20:47:58
E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sim_1/new/Decoder_4to16_tb.v,1715429206,verilog,,,,Decoder_4to16_tb,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sim_1/new/Universal_Register_Heap_one_tb.v,1715430684,verilog,,,,Universal_Register_Heap_one_tb,,,,,,,,
E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v,1715432883,verilog,,E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sim_1/new/Universal_Register_Heap_one_tb.v,,Decoder_4to16;Register;Universal_Register_Heap_one,,,,,,,,
