#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* miso */
miso__0__MASK EQU 0x08
miso__0__PC EQU CYREG_PRT1_PC3
miso__0__PORT EQU 1
miso__0__SHIFT EQU 3
miso__AG EQU CYREG_PRT1_AG
miso__AMUX EQU CYREG_PRT1_AMUX
miso__BIE EQU CYREG_PRT1_BIE
miso__BIT_MASK EQU CYREG_PRT1_BIT_MASK
miso__BYP EQU CYREG_PRT1_BYP
miso__CTL EQU CYREG_PRT1_CTL
miso__DM0 EQU CYREG_PRT1_DM0
miso__DM1 EQU CYREG_PRT1_DM1
miso__DM2 EQU CYREG_PRT1_DM2
miso__DR EQU CYREG_PRT1_DR
miso__INP_DIS EQU CYREG_PRT1_INP_DIS
miso__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT1_LCD_EN
miso__MASK EQU 0x08
miso__PORT EQU 1
miso__PRT EQU CYREG_PRT1_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
miso__PS EQU CYREG_PRT1_PS
miso__SHIFT EQU 3
miso__SLW EQU CYREG_PRT1_SLW

/* miso_lcd */
miso_lcd__0__MASK EQU 0x40
miso_lcd__0__PC EQU CYREG_PRT6_PC6
miso_lcd__0__PORT EQU 6
miso_lcd__0__SHIFT EQU 6
miso_lcd__AG EQU CYREG_PRT6_AG
miso_lcd__AMUX EQU CYREG_PRT6_AMUX
miso_lcd__BIE EQU CYREG_PRT6_BIE
miso_lcd__BIT_MASK EQU CYREG_PRT6_BIT_MASK
miso_lcd__BYP EQU CYREG_PRT6_BYP
miso_lcd__CTL EQU CYREG_PRT6_CTL
miso_lcd__DM0 EQU CYREG_PRT6_DM0
miso_lcd__DM1 EQU CYREG_PRT6_DM1
miso_lcd__DM2 EQU CYREG_PRT6_DM2
miso_lcd__DR EQU CYREG_PRT6_DR
miso_lcd__INP_DIS EQU CYREG_PRT6_INP_DIS
miso_lcd__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
miso_lcd__LCD_EN EQU CYREG_PRT6_LCD_EN
miso_lcd__MASK EQU 0x40
miso_lcd__PORT EQU 6
miso_lcd__PRT EQU CYREG_PRT6_PRT
miso_lcd__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
miso_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
miso_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
miso_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
miso_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
miso_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
miso_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
miso_lcd__PS EQU CYREG_PRT6_PS
miso_lcd__SHIFT EQU 6
miso_lcd__SLW EQU CYREG_PRT6_SLW

/* mosi */
mosi__0__MASK EQU 0x10
mosi__0__PC EQU CYREG_PRT1_PC4
mosi__0__PORT EQU 1
mosi__0__SHIFT EQU 4
mosi__AG EQU CYREG_PRT1_AG
mosi__AMUX EQU CYREG_PRT1_AMUX
mosi__BIE EQU CYREG_PRT1_BIE
mosi__BIT_MASK EQU CYREG_PRT1_BIT_MASK
mosi__BYP EQU CYREG_PRT1_BYP
mosi__CTL EQU CYREG_PRT1_CTL
mosi__DM0 EQU CYREG_PRT1_DM0
mosi__DM1 EQU CYREG_PRT1_DM1
mosi__DM2 EQU CYREG_PRT1_DM2
mosi__DR EQU CYREG_PRT1_DR
mosi__INP_DIS EQU CYREG_PRT1_INP_DIS
mosi__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT1_LCD_EN
mosi__MASK EQU 0x10
mosi__PORT EQU 1
mosi__PRT EQU CYREG_PRT1_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
mosi__PS EQU CYREG_PRT1_PS
mosi__SHIFT EQU 4
mosi__SLW EQU CYREG_PRT1_SLW

/* mosi_lcd */
mosi_lcd__0__MASK EQU 0x20
mosi_lcd__0__PC EQU CYREG_PRT6_PC5
mosi_lcd__0__PORT EQU 6
mosi_lcd__0__SHIFT EQU 5
mosi_lcd__AG EQU CYREG_PRT6_AG
mosi_lcd__AMUX EQU CYREG_PRT6_AMUX
mosi_lcd__BIE EQU CYREG_PRT6_BIE
mosi_lcd__BIT_MASK EQU CYREG_PRT6_BIT_MASK
mosi_lcd__BYP EQU CYREG_PRT6_BYP
mosi_lcd__CTL EQU CYREG_PRT6_CTL
mosi_lcd__DM0 EQU CYREG_PRT6_DM0
mosi_lcd__DM1 EQU CYREG_PRT6_DM1
mosi_lcd__DM2 EQU CYREG_PRT6_DM2
mosi_lcd__DR EQU CYREG_PRT6_DR
mosi_lcd__INP_DIS EQU CYREG_PRT6_INP_DIS
mosi_lcd__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
mosi_lcd__LCD_EN EQU CYREG_PRT6_LCD_EN
mosi_lcd__MASK EQU 0x20
mosi_lcd__PORT EQU 6
mosi_lcd__PRT EQU CYREG_PRT6_PRT
mosi_lcd__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
mosi_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
mosi_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
mosi_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
mosi_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
mosi_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
mosi_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
mosi_lcd__PS EQU CYREG_PRT6_PS
mosi_lcd__SHIFT EQU 5
mosi_lcd__SLW EQU CYREG_PRT6_SLW

/* sclk */
sclk__0__MASK EQU 0x02
sclk__0__PC EQU CYREG_PRT1_PC1
sclk__0__PORT EQU 1
sclk__0__SHIFT EQU 1
sclk__AG EQU CYREG_PRT1_AG
sclk__AMUX EQU CYREG_PRT1_AMUX
sclk__BIE EQU CYREG_PRT1_BIE
sclk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sclk__BYP EQU CYREG_PRT1_BYP
sclk__CTL EQU CYREG_PRT1_CTL
sclk__DM0 EQU CYREG_PRT1_DM0
sclk__DM1 EQU CYREG_PRT1_DM1
sclk__DM2 EQU CYREG_PRT1_DM2
sclk__DR EQU CYREG_PRT1_DR
sclk__INP_DIS EQU CYREG_PRT1_INP_DIS
sclk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT1_LCD_EN
sclk__MASK EQU 0x02
sclk__PORT EQU 1
sclk__PRT EQU CYREG_PRT1_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sclk__PS EQU CYREG_PRT1_PS
sclk__SHIFT EQU 1
sclk__SLW EQU CYREG_PRT1_SLW

/* sclk_lcd */
sclk_lcd__0__MASK EQU 0x80
sclk_lcd__0__PC EQU CYREG_PRT6_PC7
sclk_lcd__0__PORT EQU 6
sclk_lcd__0__SHIFT EQU 7
sclk_lcd__AG EQU CYREG_PRT6_AG
sclk_lcd__AMUX EQU CYREG_PRT6_AMUX
sclk_lcd__BIE EQU CYREG_PRT6_BIE
sclk_lcd__BIT_MASK EQU CYREG_PRT6_BIT_MASK
sclk_lcd__BYP EQU CYREG_PRT6_BYP
sclk_lcd__CTL EQU CYREG_PRT6_CTL
sclk_lcd__DM0 EQU CYREG_PRT6_DM0
sclk_lcd__DM1 EQU CYREG_PRT6_DM1
sclk_lcd__DM2 EQU CYREG_PRT6_DM2
sclk_lcd__DR EQU CYREG_PRT6_DR
sclk_lcd__INP_DIS EQU CYREG_PRT6_INP_DIS
sclk_lcd__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
sclk_lcd__LCD_EN EQU CYREG_PRT6_LCD_EN
sclk_lcd__MASK EQU 0x80
sclk_lcd__PORT EQU 6
sclk_lcd__PRT EQU CYREG_PRT6_PRT
sclk_lcd__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
sclk_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
sclk_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
sclk_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
sclk_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
sclk_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
sclk_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
sclk_lcd__PS EQU CYREG_PRT6_PS
sclk_lcd__SHIFT EQU 7
sclk_lcd__SLW EQU CYREG_PRT6_SLW

/* rt_cs */
rt_cs__0__MASK EQU 0x04
rt_cs__0__PC EQU CYREG_PRT6_PC2
rt_cs__0__PORT EQU 6
rt_cs__0__SHIFT EQU 2
rt_cs__AG EQU CYREG_PRT6_AG
rt_cs__AMUX EQU CYREG_PRT6_AMUX
rt_cs__BIE EQU CYREG_PRT6_BIE
rt_cs__BIT_MASK EQU CYREG_PRT6_BIT_MASK
rt_cs__BYP EQU CYREG_PRT6_BYP
rt_cs__CTL EQU CYREG_PRT6_CTL
rt_cs__DM0 EQU CYREG_PRT6_DM0
rt_cs__DM1 EQU CYREG_PRT6_DM1
rt_cs__DM2 EQU CYREG_PRT6_DM2
rt_cs__DR EQU CYREG_PRT6_DR
rt_cs__INP_DIS EQU CYREG_PRT6_INP_DIS
rt_cs__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
rt_cs__LCD_EN EQU CYREG_PRT6_LCD_EN
rt_cs__MASK EQU 0x04
rt_cs__PORT EQU 6
rt_cs__PRT EQU CYREG_PRT6_PRT
rt_cs__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
rt_cs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
rt_cs__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
rt_cs__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
rt_cs__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
rt_cs__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
rt_cs__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
rt_cs__PS EQU CYREG_PRT6_PS
rt_cs__SHIFT EQU 2
rt_cs__SLW EQU CYREG_PRT6_SLW

/* SPIS_1_BSPIS */
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B0_UDB06_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B0_UDB06_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B0_UDB06_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B1_UDB06_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B1_UDB06_ST
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB07_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB07_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB07_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB07_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB07_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB07_F1
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* SPIS_1_IntClock */
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x02
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x04
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x04

/* cs_lcd */
cs_lcd__0__MASK EQU 0x10
cs_lcd__0__PC EQU CYREG_PRT6_PC4
cs_lcd__0__PORT EQU 6
cs_lcd__0__SHIFT EQU 4
cs_lcd__AG EQU CYREG_PRT6_AG
cs_lcd__AMUX EQU CYREG_PRT6_AMUX
cs_lcd__BIE EQU CYREG_PRT6_BIE
cs_lcd__BIT_MASK EQU CYREG_PRT6_BIT_MASK
cs_lcd__BYP EQU CYREG_PRT6_BYP
cs_lcd__CTL EQU CYREG_PRT6_CTL
cs_lcd__DM0 EQU CYREG_PRT6_DM0
cs_lcd__DM1 EQU CYREG_PRT6_DM1
cs_lcd__DM2 EQU CYREG_PRT6_DM2
cs_lcd__DR EQU CYREG_PRT6_DR
cs_lcd__INP_DIS EQU CYREG_PRT6_INP_DIS
cs_lcd__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
cs_lcd__LCD_EN EQU CYREG_PRT6_LCD_EN
cs_lcd__MASK EQU 0x10
cs_lcd__PORT EQU 6
cs_lcd__PRT EQU CYREG_PRT6_PRT
cs_lcd__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
cs_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
cs_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
cs_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
cs_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
cs_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
cs_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
cs_lcd__PS EQU CYREG_PRT6_PS
cs_lcd__SHIFT EQU 4
cs_lcd__SLW EQU CYREG_PRT6_SLW

/* dc_lcd */
dc_lcd__0__MASK EQU 0x08
dc_lcd__0__PC EQU CYREG_PRT6_PC3
dc_lcd__0__PORT EQU 6
dc_lcd__0__SHIFT EQU 3
dc_lcd__AG EQU CYREG_PRT6_AG
dc_lcd__AMUX EQU CYREG_PRT6_AMUX
dc_lcd__BIE EQU CYREG_PRT6_BIE
dc_lcd__BIT_MASK EQU CYREG_PRT6_BIT_MASK
dc_lcd__BYP EQU CYREG_PRT6_BYP
dc_lcd__CTL EQU CYREG_PRT6_CTL
dc_lcd__DM0 EQU CYREG_PRT6_DM0
dc_lcd__DM1 EQU CYREG_PRT6_DM1
dc_lcd__DM2 EQU CYREG_PRT6_DM2
dc_lcd__DR EQU CYREG_PRT6_DR
dc_lcd__INP_DIS EQU CYREG_PRT6_INP_DIS
dc_lcd__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
dc_lcd__LCD_EN EQU CYREG_PRT6_LCD_EN
dc_lcd__MASK EQU 0x08
dc_lcd__PORT EQU 6
dc_lcd__PRT EQU CYREG_PRT6_PRT
dc_lcd__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
dc_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
dc_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
dc_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
dc_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
dc_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
dc_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
dc_lcd__PS EQU CYREG_PRT6_PS
dc_lcd__SHIFT EQU 3
dc_lcd__SLW EQU CYREG_PRT6_SLW

/* ss_lcd */
ss_lcd__0__MASK EQU 0x40
ss_lcd__0__PC EQU CYREG_PRT12_PC6
ss_lcd__0__PORT EQU 12
ss_lcd__0__SHIFT EQU 6
ss_lcd__AG EQU CYREG_PRT12_AG
ss_lcd__BIE EQU CYREG_PRT12_BIE
ss_lcd__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ss_lcd__BYP EQU CYREG_PRT12_BYP
ss_lcd__DM0 EQU CYREG_PRT12_DM0
ss_lcd__DM1 EQU CYREG_PRT12_DM1
ss_lcd__DM2 EQU CYREG_PRT12_DM2
ss_lcd__DR EQU CYREG_PRT12_DR
ss_lcd__INP_DIS EQU CYREG_PRT12_INP_DIS
ss_lcd__MASK EQU 0x40
ss_lcd__PORT EQU 12
ss_lcd__PRT EQU CYREG_PRT12_PRT
ss_lcd__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ss_lcd__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ss_lcd__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ss_lcd__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ss_lcd__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ss_lcd__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ss_lcd__PS EQU CYREG_PRT12_PS
ss_lcd__SHIFT EQU 6
ss_lcd__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ss_lcd__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ss_lcd__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ss_lcd__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ss_lcd__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* WaveDAC8_1_BuffAmp_ABuf */
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC2_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 0
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 1
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* TFTSHIELD_1_CR_1 */
TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__MASK EQU 0x01
TFTSHIELD_1_CR_1_Sync_ctrl_reg__0__POS EQU 0
TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__MASK EQU 0x02
TFTSHIELD_1_CR_1_Sync_ctrl_reg__1__POS EQU 1
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
TFTSHIELD_1_CR_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__MASK EQU 0x04
TFTSHIELD_1_CR_1_Sync_ctrl_reg__2__POS EQU 2
TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB04_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK EQU 0x07
TFTSHIELD_1_CR_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
TFTSHIELD_1_CR_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB04_MSK

/* TFTSHIELD_1_SPIM_1_BSPIM */
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB05_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB05_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB05_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB05_MSK
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
TFTSHIELD_1_SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB05_ST
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B1_UDB04_MSK
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B1_UDB04_ST
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB07_A0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB07_A1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB07_D0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB07_D1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB07_F0
TFTSHIELD_1_SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB07_F1
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
TFTSHIELD_1_SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST

/* TFTSHIELD_1_SPIM_1_RxInternalInterrupt */
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_MASK EQU 0x01
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_NUMBER EQU 0
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_NUM EQU 7
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TFTSHIELD_1_SPIM_1_RxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* TFTSHIELD_1_SPIM_1_TxInternalInterrupt */
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_MASK EQU 0x02
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_NUMBER EQU 1
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_NUM EQU 7
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
TFTSHIELD_1_SPIM_1_TxInternalInterrupt__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* WaveDAC_clk */
WaveDAC_clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
WaveDAC_clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
WaveDAC_clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
WaveDAC_clk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_clk__INDEX EQU 0x00
WaveDAC_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
WaveDAC_clk__PM_ACT_MSK EQU 0x01
WaveDAC_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
WaveDAC_clk__PM_STBY_MSK EQU 0x01

/* WaveDAC_out */
WaveDAC_out__0__MASK EQU 0x01
WaveDAC_out__0__PC EQU CYREG_PRT0_PC0
WaveDAC_out__0__PORT EQU 0
WaveDAC_out__0__SHIFT EQU 0
WaveDAC_out__AG EQU CYREG_PRT0_AG
WaveDAC_out__AMUX EQU CYREG_PRT0_AMUX
WaveDAC_out__BIE EQU CYREG_PRT0_BIE
WaveDAC_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveDAC_out__BYP EQU CYREG_PRT0_BYP
WaveDAC_out__CTL EQU CYREG_PRT0_CTL
WaveDAC_out__DM0 EQU CYREG_PRT0_DM0
WaveDAC_out__DM1 EQU CYREG_PRT0_DM1
WaveDAC_out__DM2 EQU CYREG_PRT0_DM2
WaveDAC_out__DR EQU CYREG_PRT0_DR
WaveDAC_out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveDAC_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveDAC_out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveDAC_out__MASK EQU 0x01
WaveDAC_out__PORT EQU 0
WaveDAC_out__PRT EQU CYREG_PRT0_PRT
WaveDAC_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveDAC_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveDAC_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveDAC_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveDAC_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveDAC_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveDAC_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveDAC_out__PS EQU CYREG_PRT0_PS
WaveDAC_out__SHIFT EQU 0
WaveDAC_out__SLW EQU CYREG_PRT0_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000003
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
