Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 13 01:53:03 2023
| Host         : LAPTOP-UGQ0I2VJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Dual_core_mcu_timing_summary_routed.rpt -pb Dual_core_mcu_timing_summary_routed.pb -rpx Dual_core_mcu_timing_summary_routed.rpx
| Design       : Dual_core_mcu
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.994        0.000                      0                34538        0.033        0.000                      0                34538        2.000        0.000                       0                 17127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0  {0.000 12.500}       25.000          40.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        3.994        0.000                      0                34538        0.033        0.000                      0                34538       11.250        0.000                       0                 17123  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 3.571ns (17.457%)  route 16.885ns (82.543%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.826    17.970    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[18]_rep__1
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 3.571ns (17.457%)  route 16.885ns (82.543%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.826    17.970    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__1
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.456ns  (logic 3.571ns (17.457%)  route 16.885ns (82.543%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.826    17.970    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X48Y95         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[25]/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X48Y95         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[25]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.970    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.212ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.306ns  (logic 3.571ns (17.586%)  route 16.735ns (82.414%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.142ns = ( 22.858 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.676    17.820    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X80Y94         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.545    22.858    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y94         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[21]/C
                         clock pessimism             -0.538    22.320    
                         clock uncertainty           -0.083    22.237    
    SLICE_X80Y94         FDRE (Setup_fdre_C_CE)      -0.205    22.032    PROGRAM_PROCESSOR/IR_processor_2_reg[21]
  -------------------------------------------------------------------
                         required time                         22.032    
                         arrival time                         -17.820    
  -------------------------------------------------------------------
                         slack                                  4.212    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.177ns  (logic 3.571ns (17.698%)  route 16.606ns (82.302%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.547    17.691    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[17]
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__2/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.177ns  (logic 3.571ns (17.698%)  route 16.606ns (82.302%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.547    17.691    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__2/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__2
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.273ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.177ns  (logic 3.571ns (17.698%)  route 16.606ns (82.302%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.210ns = ( 22.790 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.547    17.691    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.477    22.790    PROGRAM_PROCESSOR/clk_out1
    SLICE_X49Y93         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0/C
                         clock pessimism             -0.538    22.252    
                         clock uncertainty           -0.083    22.169    
    SLICE_X49Y93         FDRE (Setup_fdre_C_CE)      -0.205    21.964    PROGRAM_PROCESSOR/IR_processor_2_reg[23]_rep__0
  -------------------------------------------------------------------
                         required time                         21.964    
                         arrival time                         -17.691    
  -------------------------------------------------------------------
                         slack                                  4.273    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 3.571ns (17.767%)  route 16.529ns (82.233%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 22.780 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.469    17.613    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.467    22.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1/C
                         clock pessimism             -0.538    22.242    
                         clock uncertainty           -0.083    22.159    
    SLICE_X53Y97         FDRE (Setup_fdre_C_CE)      -0.205    21.954    PROGRAM_PROCESSOR/IR_processor_2_reg[17]_rep__1
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 3.571ns (17.767%)  route 16.529ns (82.233%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 22.780 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.469    17.613    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.467    22.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0/C
                         clock pessimism             -0.538    22.242    
                         clock uncertainty           -0.083    22.159    
    SLICE_X53Y97         FDRE (Setup_fdre_C_CE)      -0.205    21.954    PROGRAM_PROCESSOR/IR_processor_2_reg[22]_rep__0
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/IR_processor_2_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_out1_clk_wiz_0 rise@25.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        20.100ns  (logic 3.571ns (17.767%)  route 16.529ns (82.233%))
  Logic Levels:           13  (CARRY4=3 LUT2=2 LUT3=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.220ns = ( 22.780 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.538ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -4.325    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.224 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.738    -2.486    PROGRAM_PROCESSOR/clk_out1
    SLICE_X80Y6          FDRE                                         r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y6          FDRE (Prop_fdre_C_Q)         0.456    -2.030 r  PROGRAM_PROCESSOR/IR_2ins_reg[55]/Q
                         net (fo=6, routed)           3.638     1.608    PROGRAM_PROCESSOR/IR_2ins__0[55]
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.150     1.758 r  PROGRAM_PROCESSOR/PC[9]_i_109/O
                         net (fo=104, routed)         2.882     4.640    registers_management/PC_reg[9]_i_30_0
    SLICE_X98Y107        LUT6 (Prop_lut6_I2_O)        0.326     4.966 r  registers_management/PC[9]_i_451/O
                         net (fo=1, routed)           0.000     4.966    registers_management/PC[9]_i_451_n_0
    SLICE_X98Y107        MUXF7 (Prop_muxf7_I1_O)      0.214     5.180 r  registers_management/PC_reg[9]_i_177/O
                         net (fo=1, routed)           0.588     5.768    registers_management/PC_reg[9]_i_177_n_0
    SLICE_X94Y106        LUT6 (Prop_lut6_I2_O)        0.297     6.065 r  registers_management/PC[9]_i_80/O
                         net (fo=7, routed)           3.297     9.361    registers_management/PC[9]_i_80_n_0
    SLICE_X50Y54         LUT2 (Prop_lut2_I0_O)        0.124     9.485 r  registers_management/IR_processor_1[31]_i_83/O
                         net (fo=1, routed)           0.000     9.485    registers_management/IR_processor_1[31]_i_83_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.018 r  registers_management/IR_processor_1_reg[31]_i_66/CO[3]
                         net (fo=1, routed)           0.000    10.018    registers_management/IR_processor_1_reg[31]_i_66_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.135 r  registers_management/IR_processor_1_reg[31]_i_36/CO[3]
                         net (fo=1, routed)           0.000    10.135    registers_management/IR_processor_1_reg[31]_i_36_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.450 f  registers_management/IR_processor_1_reg[31]_i_18/O[3]
                         net (fo=2, routed)           1.652    12.103    PROGRAM_PROCESSOR/IR_processor_2[31]_i_10_0[1]
    SLICE_X65Y31         LUT3 (Prop_lut3_I2_O)        0.307    12.410 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_11/O
                         net (fo=1, routed)           0.407    12.817    PROGRAM_PROCESSOR/IR_processor_2[31]_i_11_n_0
    SLICE_X65Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.941 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_10/O
                         net (fo=2, routed)           0.632    13.573    registers_management/IR_processor_2[31]_i_3
    SLICE_X67Y31         LUT2 (Prop_lut2_I1_O)        0.152    13.725 f  registers_management/IR_processor_2[31]_i_7/O
                         net (fo=2, routed)           0.458    14.182    PROGRAM_PROCESSOR/boot_processor_2_reg_reg_rep__15_0
    SLICE_X68Y30         LUT6 (Prop_lut6_I3_O)        0.332    14.514 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_3/O
                         net (fo=20, routed)          0.506    15.020    PROGRAM_PROCESSOR/IR_processor_2[31]_i_3_n_0
    SLICE_X69Y30         LUT6 (Prop_lut6_I3_O)        0.124    15.144 r  PROGRAM_PROCESSOR/IR_processor_2[31]_i_1/O
                         net (fo=47, routed)          2.469    17.613    PROGRAM_PROCESSOR/IR_processor_2
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    H16                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    26.380 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    27.561    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    19.215 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    21.222    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.313 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       1.467    22.780    PROGRAM_PROCESSOR/clk_out1
    SLICE_X53Y97         FDRE                                         r  PROGRAM_PROCESSOR/IR_processor_2_reg[26]/C
                         clock pessimism             -0.538    22.242    
                         clock uncertainty           -0.083    22.159    
    SLICE_X53Y97         FDRE (Setup_fdre_C_CE)      -0.205    21.954    PROGRAM_PROCESSOR/IR_processor_2_reg[26]
  -------------------------------------------------------------------
                         required time                         21.954    
                         arrival time                         -17.613    
  -------------------------------------------------------------------
                         slack                                  4.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PROGRAM_PROCESSOR/program_buffer/registers_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.947%)  route 0.170ns (57.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.410ns
    Source Clock Delay      (SCD):    -0.631ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.549    -0.631    PROGRAM_PROCESSOR/clk_out1
    SLICE_X48Y26         FDRE                                         r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y26         FDRE (Prop_fdre_C_Q)         0.128    -0.503 r  PROGRAM_PROCESSOR/PC_info_in_stack_reg[9]/Q
                         net (fo=16, routed)          0.170    -0.332    PROGRAM_PROCESSOR/program_buffer/registers_reg[14][11]_0[9]
    SLICE_X50Y25         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.809    -0.410    PROGRAM_PROCESSOR/program_buffer/clk_out1
    SLICE_X50Y25         FDRE                                         r  PROGRAM_PROCESSOR/program_buffer/registers_reg[0][9]/C
                         clock pessimism              0.035    -0.375    
    SLICE_X50Y25         FDRE (Hold_fdre_C_D)         0.010    -0.365    PROGRAM_PROCESSOR/program_buffer/registers_reg[0][9]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.164ns (38.518%)  route 0.262ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.371ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.586    -0.594    ISSUE_PROCESSOR_2/clk_out1
    SLICE_X66Y49         FDRE                                         r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  ISSUE_PROCESSOR_2/SUB_PROCESSOR_BLOCK.data_bus_wr_reg_reg[17]/Q
                         net (fo=2, routed)           0.262    -0.168    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/DIC1
    SLICE_X66Y56         RAMD32                                       r  ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.848    -0.371    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/WCLK
    SLICE_X66Y56         RAMD32                                       r  ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1/CLK
                         clock pessimism              0.040    -0.331    
    SLICE_X66Y56         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114    -0.217    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.217    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            DMEM/data_bus_wr_buf_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.210ns (46.050%)  route 0.246ns (53.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.551    -0.628    ATI_DMEM_BUS2/clk_out1
    SLICE_X50Y59         FDRE                                         r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  ATI_DMEM_BUS2/MEMORY_BLOCK.data_bus_wr_buffer_reg[29]/Q
                         net (fo=1, routed)           0.246    -0.218    ATI_DMEM_BUS1/data_bus_wr_buf_reg[63][29]
    SLICE_X48Y60         LUT3 (Prop_lut3_I1_O)        0.046    -0.172 r  ATI_DMEM_BUS1/data_bus_wr_buf[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    DMEM/data_bus_wr_buf_reg[63]_0[29]
    SLICE_X48Y60         FDRE                                         r  DMEM/data_bus_wr_buf_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.822    -0.397    DMEM/clk
    SLICE_X48Y60         FDRE                                         r  DMEM/data_bus_wr_buf_reg[29]/C
                         clock pessimism              0.035    -0.362    
    SLICE_X48Y60         FDRE (Hold_fdre_C_D)         0.107    -0.255    DMEM/data_bus_wr_buf_reg[29]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA_D1/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB_D1/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMD32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC_D1/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.187%)  route 0.201ns (58.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.205    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.179 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.582    -0.597    UART_PERIPHERAL_2/fifo_tx/clk_out1
    SLICE_X88Y57         FDRE                                         r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  UART_PERIPHERAL_2/fifo_tx/wr_addr_reg[3]/Q
                         net (fo=20, routed)          0.201    -0.255    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/ADDRD3
    SLICE_X86Y57         RAMS32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    system_tick/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  system_tick/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    system_tick/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  system_tick/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.248    system_tick/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.219 r  system_tick/inst/clkout1_buf/O
                         net (fo=17121, routed)       0.852    -0.367    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/WCLK
    SLICE_X86Y57         RAMS32                                       r  UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMD/CLK
                         clock pessimism             -0.215    -0.581    
    SLICE_X86Y57         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.341    UART_PERIPHERAL_2/fifo_tx/buffer_reg_0_31_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         25.000      22.845     BUFGCTRL_X0Y16  system_tick/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         25.000      23.751     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X83Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X83Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X82Y54    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X80Y58    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X80Y58    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X67Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X67Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         25.000      24.000     SLICE_X67Y53    ATI_DMEM_BUS1/MEMORY_BLOCK.data_bus_wr_buffer_reg[16]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       25.000      135.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X58Y57    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_60_63/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y57    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y57    ATI_UART2_BUS2/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_24_29/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         12.500      11.250     SLICE_X62Y54    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X66Y53    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         12.500      11.250     SLICE_X66Y53    ATI_UART1_BUS1/INTERFACE_PERP_BLOCK.master_buffer_reg_0_3_12_17/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_tick/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17  system_tick/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  system_tick/inst/plle2_adv_inst/CLKFBOUT



