==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
ERROR: [HLS 200-642] The 'config_array_partition -maximum_size' command is not supported.
INFO: [HLS 200-1510] Running: config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: set_part xcvu13p-flga2577-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [XFORM 203-1161] The maximum of name length is set to 80.
INFO: [HLS 200-1510] Running: config_schedule -enable_dsp_full_reg=false 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 12.5% default 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.85 seconds. CPU system time: 0.61 seconds. Elapsed time: 8.63 seconds; current allocated memory: 0.359 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 229.402 MB.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:33:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:107:9)
WARNING: [HLS 207-5536] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (firmware/nnet_utils/nnet_dense_resource.h:189:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:65:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:66:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:67:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:68:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:115:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:120:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:172:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:173:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:174:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:197:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:198:9)
WARNING: [HLS 207-5514] the pragma is not supported and will be ignored (firmware/nnet_utils/nnet_multiheadattention.h:199:9)
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (firmware/nnet_utils/nnet_multiheadattention.h:285:9)
WARNING: [HLS 214-169] There are a total of 5 such instances of non-canonical statements in the dataflow region (firmware/nnet_utils/nnet_multiheadattention.h:285:9)
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file firmware/myproject.cpp
WARNING: [HLS 207-5292] unused parameter 'keep' (firmware/nnet_utils/nnet_helpers.h:285:99)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:14:36)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:15:36)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:16:44)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:24:24)
WARNING: [HLS 207-5292] unused parameter 'buffer' (firmware/nnet_utils/nnet_function_stubs.h:25:24)
WARNING: [HLS 207-5292] unused parameter 'partition' (firmware/nnet_utils/nnet_function_stubs.h:26:32)
WARNING: [HLS 207-5292] unused parameter 'data' (firmware/nnet_utils/nnet_function_stubs.h:33:30)
WARNING: [HLS 207-5292] unused parameter 'res' (firmware/nnet_utils/nnet_function_stubs.h:33:58)
WARNING: [HLS 207-5292] unused parameter 'weights' (firmware/nnet_utils/nnet_function_stubs.h:34:51)
WARNING: [HLS 207-5292] unused parameter 'biases' (firmware/nnet_utils/nnet_function_stubs.h:35:49)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 8.65 seconds. CPU system time: 0.7 seconds. Elapsed time: 9.66 seconds; current allocated memory: 234.887 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7,355 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 355,142 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 101,947 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 101,619 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 97,039 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
WARNING: [HLS 200-1995] There were 115,302 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 84,897 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85,143 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 89,005 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 87,927 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,121 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 85,869 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 86,177 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado/myproject_prj/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>::dense(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:204:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:205:9)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' into 'void nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_value, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:206:9)
INFO: [HLS 214-131] Inlining function 'void nnet::softmax<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:103:9)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len])' (firmware/nnet_utils/nnet_multiheadattention.h:98:24)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [config3::seq_len], hls::stream<nnet::datapack<config3::head_dim_key, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >, 0>&, hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>*)' (firmware/nnet_utils/nnet_multiheadattention.h:153:23)
INFO: [HLS 214-131] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:42:27)
INFO: [HLS 214-131] Inlining function 'nnet::DenseLatency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>::dense(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense.h:45:2)
INFO: [HLS 214-131] Inlining function 'void nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' into 'void nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>(hls::stream<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, 0> (*) [config3::head_dim_value], ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3::weight_t*, config3::bias_t*)' (firmware/nnet_utils/nnet_multiheadattention.h:235:9)
INFO: [HLS 214-291] Loop 'maxtrixmul2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:321:5)
INFO: [HLS 214-291] Loop 'maxtrixmul1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:315:5)
INFO: [HLS 214-291] Loop 'lin_proj' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:304:5)
INFO: [HLS 214-291] Loop 'prepvk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:298:5)
INFO: [HLS 214-291] Loop 'prepq' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:293:5)
INFO: [HLS 214-291] Loop 'output_dense' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:225:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_228_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:228:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_230_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:230:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_237_3' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:237:27)
INFO: [HLS 214-291] Loop 'Result' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:64:5)
INFO: [HLS 214-291] Loop 'Accum1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:54:5)
INFO: [HLS 214-291] Loop 'Accum2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:56:9)
INFO: [HLS 214-291] Loop 'ResetAccum' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:48:5)
INFO: [HLS 214-291] Loop 'Product1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:37:5)
INFO: [HLS 214-291] Loop 'Product2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_dense_latency.h:40:9)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:141:5)
INFO: [HLS 214-291] Loop 'qk' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:144:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:149:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:152:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_128_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:128:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_131_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:131:27)
INFO: [HLS 214-291] Loop 'row' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:84:5)
INFO: [HLS 214-291] Loop 'q' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:89:9)
INFO: [HLS 214-291] Loop 'col' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:94:9)
INFO: [HLS 214-291] Loop 'product' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:97:13)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:104:27)
INFO: [HLS 214-291] Loop 'prep_k' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:74:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_77_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:77:26)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_351_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:351:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_331_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_activation.h:331:23)
INFO: [HLS 214-291] Loop 'k_h' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:180:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_40_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:40:22)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_247_1' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:247:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_248_2' is marked as complete unroll implied by the pipeline pragma (firmware/nnet_utils/nnet_multiheadattention.h:248:27)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:321:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:315:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:304:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:298:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:293:5) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:269:0)
INFO: [HLS 214-186] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225:5) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_237_3' (firmware/nnet_utils/nnet_multiheadattention.h:237:27) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_1' (firmware/nnet_utils/nnet_multiheadattention.h:228:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_230_2' (firmware/nnet_utils/nnet_multiheadattention.h:230:20) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:219:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141:5) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:149:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:152:13) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:144:9) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_128_1' (firmware/nnet_utils/nnet_multiheadattention.h:128:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'VITIS_LOOP_128_1' (firmware/nnet_utils/nnet_multiheadattention.h:128:20) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_131_2' (firmware/nnet_utils/nnet_multiheadattention.h:131:27) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:114:0)
INFO: [HLS 214-186] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_2' (firmware/nnet_utils/nnet_multiheadattention.h:104:27) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:94:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:97:13) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:89:9) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74:5) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_1' (firmware/nnet_utils/nnet_multiheadattention.h:77:26) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2 (firmware/nnet_utils/nnet_multiheadattention.h:50:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_351_2' (firmware/nnet_utils/nnet_activation.h:351:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_331_1' (firmware/nnet_utils/nnet_activation.h:331:23) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_activation.h:298:0)
INFO: [HLS 214-186] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:171:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180:5) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' has been removed because the loop is unrolled completely (firmware/nnet_utils/nnet_multiheadattention.h:171:0)
INFO: [HLS 214-186] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37:5) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40:9) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2 (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_40_1' (firmware/nnet_utils/nnet_multiheadattention.h:40:22) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:39:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_247_1' (firmware/nnet_utils/nnet_multiheadattention.h:247:20) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20 (firmware/nnet_utils/nnet_multiheadattention.h:245:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_2' (firmware/nnet_utils/nnet_multiheadattention.h:248:27) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4 (firmware/nnet_utils/nnet_multiheadattention.h:245:0)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' by setting 'weights' to 'value_weight', 'biases' to 'value_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' by setting 'weights' to 'query_weight', 'biases' to 'query_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-367] Instantiating function 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' to 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.127)' by setting 'weights' to 'key_weight', 'biases' to 'key_bias' (firmware/nnet_utils/nnet_dense.h:54:2)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.127)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*) (.126)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(config3_1::accum_t)' into 'void nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>(ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_1::weight_t*, config3_1::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
INFO: [HLS 214-178] Inlining function 'std::enable_if<!(std::is_same<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_uint<1> >::value), ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::type nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(config3_2::accum_t)' into 'void nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>(ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>*, config3_2::weight_t*, config3_2::bias_t*)' (firmware/nnet_utils/nnet_dense_latency.h:15:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'value_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'query_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'key_bias3'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (firmware/myproject.cpp:39:2)
INFO: [HLS 214-248] Applying array_partition to 'attention_output_bias3': Complete partitioning on dimension 1. (firmware/weights/attention_output_bias3.h:12:0)
INFO: [HLS 214-248] Applying array_partition to 'in_q': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'in_v': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'Product': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:55:12)
INFO: [HLS 214-248] Applying array_partition to 'qk_smout': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:56:11)
INFO: [HLS 214-248] Applying array_partition to 'mat_res_con': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:220:12)
INFO: [HLS 214-248] Applying array_partition to 'dense_out': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:221:11)
INFO: [HLS 214-248] Applying array_partition to 'd_value': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:270:25)
INFO: [HLS 214-248] Applying array_partition to 'd_query': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:271:25)
INFO: [HLS 214-248] Applying array_partition to 'q_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-248] Applying array_partition to 'k_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-248] Applying array_partition to 'v_proj': Complete partitioning on dimension 1. (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-248] Applying array_partition to 'qk_mul': Complete partitioning on dimension 1. Complete partitioning on dimension 3. (firmware/nnet_utils/nnet_multiheadattention.h:275:11)
INFO: [HLS 214-248] Applying array_partition to 'matr_out': Complete partitioning on dimension 1. Complete partitioning on dimension 2. (firmware/nnet_utils/nnet_multiheadattention.h:276:24)
INFO: [HLS 214-248] Applying array_partition to 'layer3_out': Complete partitioning on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'q_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:272:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'k_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:273:58)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_1' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'v_proj_0' with compact=bit mode in 66-bits (firmware/nnet_utils/nnet_multiheadattention.h:274:60)
INFO: [HLS 214-248] Applying array_reshape to 'input_1': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 214-248] Applying array_reshape to 'input_2': Complete reshaping on dimension 1. (firmware/myproject.cpp:10:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 19.42 seconds. CPU system time: 0.7 seconds. Elapsed time: 21.66 seconds; current allocated memory: 247.188 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 247.188 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 3.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 3.09 seconds; current allocated memory: 297.746 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.77 seconds; current allocated memory: 330.945 MB.
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_k_pack' (firmware/nnet_utils/nnet_multiheadattention.h:194) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_q_pack' (firmware/nnet_utils/nnet_multiheadattention.h:195) automatically.
INFO: [XFORM 203-102] Partitioning array 'proj_v_pack' (firmware/nnet_utils/nnet_multiheadattention.h:196) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.20' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.21' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.22' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.23' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.24' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.25' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.26' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.27' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.28' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.29' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.30' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.31' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.32' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.33' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.34' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.35' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.36' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.37' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.38' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.39' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270), detected/extracted 11 process function(s): 
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.6'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.7'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.8'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.3'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.4'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5'
	 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:332:31) to (firmware/nnet_utils/nnet_activation.h:354:1) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.5' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:73:21)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:33:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.2' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>.1' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:13:1)...6 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 10.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 10.67 seconds; current allocated memory: 377.168 MB.
WARNING: [HLS 200-993] Function 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270:2) failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop . Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.93 seconds. CPU system time: 0.12 seconds. Elapsed time: 5.06 seconds; current allocated memory: 715.574 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.6' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.7' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.8' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.3' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.1' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>.5' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>' to 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.51 seconds; current allocated memory: 720.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 721.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 722.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 722.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 723.969 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 724.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 725.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 725.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 726.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 726.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 727.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 727.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 727.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 728.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 728.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 731.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 731.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 734.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 734.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 738.434 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 738.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 8.86 seconds; current allocated memory: 777.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.11 seconds; current allocated memory: 777.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 9.32 seconds; current allocated memory: 814.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.1 seconds; current allocated memory: 814.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.78 seconds; current allocated memory: 841.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.28 seconds; current allocated memory: 841.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 6.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 6.56 seconds; current allocated memory: 863.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.28 seconds. CPU system time: 0 seconds. Elapsed time: 1.29 seconds; current allocated memory: 863.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, function 'dense_latency<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 863.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 863.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 863.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 863.738 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 870.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 870.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 870.051 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 870.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 871.066 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 875.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 880.156 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_8'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 884.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 887.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s_key_weightbkb' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 888.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.1' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_1_query_weigcud' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 890.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weight3_ROM_AUTO_1R' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2' pipeline 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>.2' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16s_11s_26_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2'.
INFO: [RTMG 210-279] Implementing memory 'myproject_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_2_value_weigdEe' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 892.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 896.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 906.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_ROM_AUTO_1R' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' pipeline 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_24s_21ns_45_1_1': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table_ROM_eOg' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'myproject_softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table_RfYi' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 919.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.64 seconds. CPU system time: 0.26 seconds. Elapsed time: 9.9 seconds; current allocated memory: 1.421 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_16s_21ns_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_46_1_1': 800 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.6 seconds. CPU system time: 0.33 seconds. Elapsed time: 12.96 seconds; current allocated memory: 1.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' is 30503 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 418 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.68 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.81 seconds; current allocated memory: 1.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5' is 30503 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'mul_33s_33s_53_1_1': 418 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10ns_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_10s_36_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_11ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_11s_36_1_0': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_7ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9ns_36_1_0': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_33s_9s_36_1_0': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_2_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_3_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_4_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_5_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_6_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_7_U(myproject_fifo_w16_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_U(myproject_fifo_w66_d20_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_4_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_5_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_6_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_7_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_8_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_9_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_10_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_11_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_12_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_13_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_14_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_15_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_16_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_17_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_18_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_19_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_20_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_21_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_22_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_23_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_24_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_25_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_26_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_27_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_28_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_29_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_30_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_31_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_32_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_33_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_34_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_35_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_36_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_37_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_38_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_2_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_3_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_4_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_5_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_6_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_7_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_8_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_9_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_10_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_11_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_12_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_13_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_14_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_15_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_16_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_17_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_18_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_19_39_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_2_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_3_U(myproject_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0_U(myproject_start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_1_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(myproject_start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.92 seconds. CPU system time: 0.35 seconds. Elapsed time: 7.29 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1.35 seconds. CPU system time: 0.15 seconds. Elapsed time: 1.5 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.5 seconds; current allocated memory: 2.269 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
INFO: [HLS 200-789] **** Estimated Fmax: 225.54 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 145.26 seconds. CPU system time: 3.48 seconds. Elapsed time: 150.86 seconds; current allocated memory: 2.047 GB.
INFO: [HLS 200-1510] Running: add_files -tb myproject_test.cpp -cflags -std=c++0x -DRTL_SIM 
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -setup 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 224.71 seconds. CPU system time: 2.52 seconds. Elapsed time: 227.34 seconds; current allocated memory: 12.473 MB.
INFO: [COSIM 212-302] Starting C TB testing ...  
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
