TimeStamp :  20230614-095013
(Bind dest:module_i2c.ADDRESS_1 tree:(IntConst 6'd11))
(Bind dest:module_i2c.ADDRESS_2 tree:(IntConst 6'd12))
(Bind dest:module_i2c.ADDRESS_3 tree:(IntConst 6'd13))
(Bind dest:module_i2c.ADDRESS_4 tree:(IntConst 6'd14))
(Bind dest:module_i2c.ADDRESS_5 tree:(IntConst 6'd15))
(Bind dest:module_i2c.ADDRESS_6 tree:(IntConst 6'd16))
(Bind dest:module_i2c.ADDRESS_7 tree:(IntConst 6'd17))
(Bind dest:module_i2c.ADDRESS_8 tree:(IntConst 6'd18))
(Bind dest:module_i2c.AWIDTH tree:(IntConst 14))
(Bind dest:module_i2c.BR_CLK_O tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(IntConst 1'b1)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(IntConst 1'b1) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd3))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Land Next:(Operator GreaterThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd1))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)))) True:(IntConst 1'b0) False:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd2))) True:(IntConst 1'b1))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(IntConst 1'b1) False:(IntConst 1'b1)))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.BR_CLK_O_RX tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b0))),(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(Terminal module_i2c.SCL) False:(Terminal module_i2c.BR_CLK_O_RX)))))
(Bind dest:module_i2c.CONTROLIN_1 tree:(IntConst 6'd2))
(Bind dest:module_i2c.CONTROLIN_2 tree:(IntConst 6'd3))
(Bind dest:module_i2c.CONTROLIN_3 tree:(IntConst 6'd4))
(Bind dest:module_i2c.CONTROLIN_4 tree:(IntConst 6'd5))
(Bind dest:module_i2c.CONTROLIN_5 tree:(IntConst 6'd6))
(Bind dest:module_i2c.CONTROLIN_6 tree:(IntConst 6'd7))
(Bind dest:module_i2c.CONTROLIN_7 tree:(IntConst 6'd8))
(Bind dest:module_i2c.CONTROLIN_8 tree:(IntConst 6'd9))
(Bind dest:module_i2c.DATA0_1 tree:(IntConst 6'd20))
(Bind dest:module_i2c.DATA0_2 tree:(IntConst 6'd21))
(Bind dest:module_i2c.DATA0_3 tree:(IntConst 6'd22))
(Bind dest:module_i2c.DATA0_4 tree:(IntConst 6'd23))
(Bind dest:module_i2c.DATA0_5 tree:(IntConst 6'd24))
(Bind dest:module_i2c.DATA0_6 tree:(IntConst 6'd25))
(Bind dest:module_i2c.DATA0_7 tree:(IntConst 6'd26))
(Bind dest:module_i2c.DATA0_8 tree:(IntConst 6'd27))
(Bind dest:module_i2c.DATA1_1 tree:(IntConst 6'd29))
(Bind dest:module_i2c.DATA1_2 tree:(IntConst 6'd30))
(Bind dest:module_i2c.DATA1_3 tree:(IntConst 6'd31))
(Bind dest:module_i2c.DATA1_4 tree:(IntConst 6'd32))
(Bind dest:module_i2c.DATA1_5 tree:(IntConst 6'd33))
(Bind dest:module_i2c.DATA1_6 tree:(IntConst 6'd34))
(Bind dest:module_i2c.DATA1_7 tree:(IntConst 6'd35))
(Bind dest:module_i2c.DATA1_8 tree:(IntConst 6'd36))
(Bind dest:module_i2c.DELAY_BYTES tree:(IntConst 6'd38))
(Bind dest:module_i2c.DWIDTH tree:(IntConst 32))
(Bind dest:module_i2c.ENABLE_SCL tree:(Branch Cond:(Operator Lor Next:(Operator Lor Next:(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS))),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1))),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Lor Next:(Operator Lor Next:(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS))),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1))),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1))) True:(IntConst 1'b1) False:(IntConst 1'b0))))
(Bind dest:module_i2c.ENABLE_SDA tree:(Branch Cond:(Operator Lor Next:(Operator Lor Next:(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS))),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1))),(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Lor Next:(Operator Lor Next:(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS))),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1))),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1))) True:(IntConst 1'b0) False:(IntConst 1'b1))))
(Bind dest:module_i2c.ERROR tree:(Branch Cond:(Operator And Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(IntConst 1'b1) False:(IntConst 1'b0)))
(Bind dest:module_i2c.IDLE tree:(IntConst 6'd0))
(Bind dest:module_i2c.NACK tree:(IntConst 6'd39))
(Bind dest:module_i2c.RESPONSE tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Terminal module_i2c.SDA) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA) False:(Terminal module_i2c.SDA)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Terminal module_i2c.SDA) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA) False:(Terminal module_i2c.SDA)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Terminal module_i2c.SDA) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA) False:(Terminal module_i2c.SDA)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Terminal module_i2c.SDA) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA) False:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.RESPONSE_ADDRESS tree:(IntConst 6'd19))
(Bind dest:module_i2c.RESPONSE_CIN tree:(IntConst 6'd10))
(Bind dest:module_i2c.RESPONSE_DATA0_1 tree:(IntConst 6'd28))
(Bind dest:module_i2c.RESPONSE_DATA1_1 tree:(IntConst 6'd37))
(Bind dest:module_i2c.RX_EMPTY tree:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b1)) True:(IntConst 1'b1) False:(IntConst 1'b0)))
(Bind dest:module_i2c.SCL tree:(Branch Cond:(Operator And Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(Terminal module_i2c.BR_CLK_O) False:(Terminal module_i2c.BR_CLK_O_RX)))
(Bind dest:module_i2c.SDA tree:(Branch Cond:(Operator And Next:(Operator And Next:(Operator And Next:(Operator And Next:(Operator And Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))),(Operator NotEq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN))),(Operator NotEq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS))),(Operator NotEq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1))),(Operator NotEq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1))) True:(Terminal module_i2c.SDA_OUT) False:(Terminal module_i2c.SDA_OUT_RX)))
(Bind dest:module_i2c.SDA_OUT tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(IntConst 1'b1)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd1))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 0) LSB:(IntConst 0))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 0) LSB:(IntConst 0)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 0) LSB:(IntConst 0)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 0) LSB:(IntConst 0)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 1) LSB:(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 1) LSB:(IntConst 1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 1) LSB:(IntConst 1)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 1) LSB:(IntConst 1)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 2) LSB:(IntConst 2))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 2) LSB:(IntConst 2)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 2) LSB:(IntConst 2)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 2) LSB:(IntConst 2)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 3) LSB:(IntConst 3))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 3) LSB:(IntConst 3)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 3) LSB:(IntConst 3)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 3) LSB:(IntConst 3)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 4) LSB:(IntConst 4))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 4) LSB:(IntConst 4)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 4) LSB:(IntConst 4)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 4) LSB:(IntConst 4)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 5) LSB:(IntConst 5))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 5) LSB:(IntConst 5)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 5) LSB:(IntConst 5)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 5) LSB:(IntConst 5)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 6) LSB:(IntConst 6))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 6) LSB:(IntConst 6)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 6) LSB:(IntConst 6)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 6) LSB:(IntConst 6)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 7) LSB:(IntConst 7))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 7) LSB:(IntConst 7)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 7) LSB:(IntConst 7)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 7) LSB:(IntConst 7)))) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 8) LSB:(IntConst 8)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 8) LSB:(IntConst 8)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 8) LSB:(IntConst 8)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 9) LSB:(IntConst 9))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 9) LSB:(IntConst 9)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 9) LSB:(IntConst 9)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 9) LSB:(IntConst 9)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 10) LSB:(IntConst 10))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 10) LSB:(IntConst 10)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 10) LSB:(IntConst 10)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 10) LSB:(IntConst 10)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 11) LSB:(IntConst 11))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 11) LSB:(IntConst 11)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 11) LSB:(IntConst 11)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 11) LSB:(IntConst 11)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 12) LSB:(IntConst 12))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 12) LSB:(IntConst 12)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 12) LSB:(IntConst 12)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 12) LSB:(IntConst 12)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 13) LSB:(IntConst 13))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 13) LSB:(IntConst 13)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 13) LSB:(IntConst 13)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 13) LSB:(IntConst 13)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 14) LSB:(IntConst 14))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 14) LSB:(IntConst 14)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 14) LSB:(IntConst 14)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 14) LSB:(IntConst 14)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 15) LSB:(IntConst 15))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 15) LSB:(IntConst 15)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 15) LSB:(IntConst 15)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 15) LSB:(IntConst 15)))) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 16) LSB:(IntConst 16)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 16) LSB:(IntConst 16)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 16) LSB:(IntConst 16)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 17) LSB:(IntConst 17))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 17) LSB:(IntConst 17)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 17) LSB:(IntConst 17)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 17) LSB:(IntConst 17)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 18) LSB:(IntConst 18))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 18) LSB:(IntConst 18)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 18) LSB:(IntConst 18)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 18) LSB:(IntConst 18)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 19) LSB:(IntConst 19))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 19) LSB:(IntConst 19)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 19) LSB:(IntConst 19)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 19) LSB:(IntConst 19)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 20) LSB:(IntConst 20))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 20) LSB:(IntConst 20)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 20) LSB:(IntConst 20)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 20) LSB:(IntConst 20)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 21) LSB:(IntConst 21))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 21) LSB:(IntConst 21)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 21) LSB:(IntConst 21)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 21) LSB:(IntConst 21)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 22) LSB:(IntConst 22))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 22) LSB:(IntConst 22)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 22) LSB:(IntConst 22)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 22) LSB:(IntConst 22)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 23) LSB:(IntConst 23))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 23) LSB:(IntConst 23)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 23) LSB:(IntConst 23)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 23) LSB:(IntConst 23)))) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 24) LSB:(IntConst 24)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 24) LSB:(IntConst 24)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 24) LSB:(IntConst 24)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 25) LSB:(IntConst 25))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 25) LSB:(IntConst 25)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 25) LSB:(IntConst 25)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 25) LSB:(IntConst 25)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 26) LSB:(IntConst 26))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 26) LSB:(IntConst 26)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 26) LSB:(IntConst 26)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 26) LSB:(IntConst 26)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 27) LSB:(IntConst 27))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 27) LSB:(IntConst 27)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 27) LSB:(IntConst 27)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 27) LSB:(IntConst 27)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 28) LSB:(IntConst 28))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 28) LSB:(IntConst 28)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 28) LSB:(IntConst 28)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 28) LSB:(IntConst 28)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 29) LSB:(IntConst 29))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 29) LSB:(IntConst 29)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 29) LSB:(IntConst 29)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 29) LSB:(IntConst 29)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 30) LSB:(IntConst 30))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 30) LSB:(IntConst 30)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 30) LSB:(IntConst 30)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 30) LSB:(IntConst 30)))) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 31) LSB:(IntConst 31))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 31) LSB:(IntConst 31)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 31) LSB:(IntConst 31)) False:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 31) LSB:(IntConst 31)))) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 8) LSB:(IntConst 8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 16) LSB:(IntConst 16)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 24) LSB:(IntConst 24)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd3))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd1))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)))) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd2))) True:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 0) LSB:(IntConst 0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 8) LSB:(IntConst 8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 16) LSB:(IntConst 16)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(Partselect Var:(Terminal module_i2c.fifo_tx_data_out) MSB:(IntConst 24) LSB:(IntConst 24))))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd2))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator GreaterThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd1))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)))) True:(IntConst 1'b1)))))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.SDA_OUT_RX tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b0))),(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(Terminal module_i2c.SDA) False:(Terminal module_i2c.SDA_OUT_RX)))))
(Bind dest:module_i2c.START tree:(IntConst 6'd1))
(Bind dest:module_i2c.STOP tree:(IntConst 6'd40))
(Bind dest:module_i2c.TX_EMPTY tree:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b1)) True:(IntConst 1'b1) False:(IntConst 1'b0)))
(Bind dest:module_i2c._rn0_next_state_tx tree:(Terminal module_i2c.state_tx))
(Bind dest:module_i2c._rn100_next_state_rx tree:(Terminal module_i2c.CONTROLIN_1))
(Bind dest:module_i2c._rn101_next_state_rx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn102_next_state_rx tree:(Terminal module_i2c.CONTROLIN_1))
(Bind dest:module_i2c._rn103_next_state_rx tree:(Terminal module_i2c.CONTROLIN_2))
(Bind dest:module_i2c._rn104_next_state_rx tree:(Terminal module_i2c.CONTROLIN_2))
(Bind dest:module_i2c._rn105_next_state_rx tree:(Terminal module_i2c.CONTROLIN_3))
(Bind dest:module_i2c._rn106_next_state_rx tree:(Terminal module_i2c.CONTROLIN_3))
(Bind dest:module_i2c._rn107_next_state_rx tree:(Terminal module_i2c.CONTROLIN_4))
(Bind dest:module_i2c._rn108_next_state_rx tree:(Terminal module_i2c.CONTROLIN_4))
(Bind dest:module_i2c._rn109_next_state_rx tree:(Terminal module_i2c.CONTROLIN_5))
(Bind dest:module_i2c._rn10_next_state_tx tree:(Terminal module_i2c.CONTROLIN_3))
(Bind dest:module_i2c._rn110_next_state_rx tree:(Terminal module_i2c.CONTROLIN_5))
(Bind dest:module_i2c._rn111_next_state_rx tree:(Terminal module_i2c.CONTROLIN_6))
(Bind dest:module_i2c._rn112_next_state_rx tree:(Terminal module_i2c.CONTROLIN_6))
(Bind dest:module_i2c._rn113_next_state_rx tree:(Terminal module_i2c.CONTROLIN_7))
(Bind dest:module_i2c._rn114_next_state_rx tree:(Terminal module_i2c.CONTROLIN_7))
(Bind dest:module_i2c._rn115_next_state_rx tree:(Terminal module_i2c.CONTROLIN_8))
(Bind dest:module_i2c._rn116_next_state_rx tree:(Terminal module_i2c.CONTROLIN_8))
(Bind dest:module_i2c._rn117_next_state_rx tree:(Terminal module_i2c.RESPONSE_CIN))
(Bind dest:module_i2c._rn118_next_state_rx tree:(Terminal module_i2c.RESPONSE_CIN))
(Bind dest:module_i2c._rn119_next_state_rx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn11_next_state_tx tree:(Terminal module_i2c.CONTROLIN_4))
(Bind dest:module_i2c._rn120_next_state_rx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn121_next_state_rx tree:(Terminal module_i2c.ADDRESS_1))
(Bind dest:module_i2c._rn122_next_state_rx tree:(Terminal module_i2c.ADDRESS_2))
(Bind dest:module_i2c._rn123_next_state_rx tree:(Terminal module_i2c.ADDRESS_2))
(Bind dest:module_i2c._rn124_next_state_rx tree:(Terminal module_i2c.ADDRESS_3))
(Bind dest:module_i2c._rn125_next_state_rx tree:(Terminal module_i2c.ADDRESS_3))
(Bind dest:module_i2c._rn126_next_state_rx tree:(Terminal module_i2c.ADDRESS_4))
(Bind dest:module_i2c._rn127_next_state_rx tree:(Terminal module_i2c.ADDRESS_4))
(Bind dest:module_i2c._rn128_next_state_rx tree:(Terminal module_i2c.ADDRESS_5))
(Bind dest:module_i2c._rn129_next_state_rx tree:(Terminal module_i2c.ADDRESS_5))
(Bind dest:module_i2c._rn12_next_state_tx tree:(Terminal module_i2c.CONTROLIN_4))
(Bind dest:module_i2c._rn130_next_state_rx tree:(Terminal module_i2c.ADDRESS_6))
(Bind dest:module_i2c._rn131_next_state_rx tree:(Terminal module_i2c.ADDRESS_6))
(Bind dest:module_i2c._rn132_next_state_rx tree:(Terminal module_i2c.ADDRESS_7))
(Bind dest:module_i2c._rn133_next_state_rx tree:(Terminal module_i2c.ADDRESS_7))
(Bind dest:module_i2c._rn134_next_state_rx tree:(Terminal module_i2c.ADDRESS_8))
(Bind dest:module_i2c._rn135_next_state_rx tree:(Terminal module_i2c.ADDRESS_8))
(Bind dest:module_i2c._rn136_next_state_rx tree:(Terminal module_i2c.RESPONSE_ADDRESS))
(Bind dest:module_i2c._rn137_next_state_rx tree:(Terminal module_i2c.RESPONSE_ADDRESS))
(Bind dest:module_i2c._rn138_next_state_rx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn139_next_state_rx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn13_next_state_tx tree:(Terminal module_i2c.CONTROLIN_5))
(Bind dest:module_i2c._rn140_next_state_rx tree:(Terminal module_i2c.DATA0_1))
(Bind dest:module_i2c._rn141_next_state_rx tree:(Terminal module_i2c.DATA0_2))
(Bind dest:module_i2c._rn142_next_state_rx tree:(Terminal module_i2c.DATA0_2))
(Bind dest:module_i2c._rn143_next_state_rx tree:(Terminal module_i2c.DATA0_3))
(Bind dest:module_i2c._rn144_next_state_rx tree:(Terminal module_i2c.DATA0_3))
(Bind dest:module_i2c._rn145_next_state_rx tree:(Terminal module_i2c.DATA0_4))
(Bind dest:module_i2c._rn146_next_state_rx tree:(Terminal module_i2c.DATA0_4))
(Bind dest:module_i2c._rn147_next_state_rx tree:(Terminal module_i2c.DATA0_5))
(Bind dest:module_i2c._rn148_next_state_rx tree:(Terminal module_i2c.DATA0_5))
(Bind dest:module_i2c._rn149_next_state_rx tree:(Terminal module_i2c.DATA0_6))
(Bind dest:module_i2c._rn14_next_state_tx tree:(Terminal module_i2c.CONTROLIN_5))
(Bind dest:module_i2c._rn150_next_state_rx tree:(Terminal module_i2c.DATA0_6))
(Bind dest:module_i2c._rn151_next_state_rx tree:(Terminal module_i2c.DATA0_7))
(Bind dest:module_i2c._rn152_next_state_rx tree:(Terminal module_i2c.DATA0_7))
(Bind dest:module_i2c._rn153_next_state_rx tree:(Terminal module_i2c.DATA0_8))
(Bind dest:module_i2c._rn154_next_state_rx tree:(Terminal module_i2c.DATA0_8))
(Bind dest:module_i2c._rn155_next_state_rx tree:(Terminal module_i2c.RESPONSE_DATA0_1))
(Bind dest:module_i2c._rn156_next_state_rx tree:(Terminal module_i2c.RESPONSE_DATA0_1))
(Bind dest:module_i2c._rn157_next_state_rx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn158_next_state_rx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn159_next_state_rx tree:(Terminal module_i2c.DATA1_1))
(Bind dest:module_i2c._rn15_next_state_tx tree:(Terminal module_i2c.CONTROLIN_6))
(Bind dest:module_i2c._rn160_next_state_rx tree:(Terminal module_i2c.DATA1_2))
(Bind dest:module_i2c._rn161_next_state_rx tree:(Terminal module_i2c.DATA1_2))
(Bind dest:module_i2c._rn162_next_state_rx tree:(Terminal module_i2c.DATA1_3))
(Bind dest:module_i2c._rn163_next_state_rx tree:(Terminal module_i2c.DATA1_3))
(Bind dest:module_i2c._rn164_next_state_rx tree:(Terminal module_i2c.DATA1_4))
(Bind dest:module_i2c._rn165_next_state_rx tree:(Terminal module_i2c.DATA1_4))
(Bind dest:module_i2c._rn166_next_state_rx tree:(Terminal module_i2c.DATA1_5))
(Bind dest:module_i2c._rn167_next_state_rx tree:(Terminal module_i2c.DATA1_5))
(Bind dest:module_i2c._rn168_next_state_rx tree:(Terminal module_i2c.DATA1_6))
(Bind dest:module_i2c._rn169_next_state_rx tree:(Terminal module_i2c.DATA1_6))
(Bind dest:module_i2c._rn16_next_state_tx tree:(Terminal module_i2c.CONTROLIN_6))
(Bind dest:module_i2c._rn170_next_state_rx tree:(Terminal module_i2c.DATA1_7))
(Bind dest:module_i2c._rn171_next_state_rx tree:(Terminal module_i2c.DATA1_7))
(Bind dest:module_i2c._rn172_next_state_rx tree:(Terminal module_i2c.DATA1_8))
(Bind dest:module_i2c._rn173_next_state_rx tree:(Terminal module_i2c.DATA1_8))
(Bind dest:module_i2c._rn174_next_state_rx tree:(Terminal module_i2c.RESPONSE_DATA1_1))
(Bind dest:module_i2c._rn175_next_state_rx tree:(Terminal module_i2c.RESPONSE_DATA0_1))
(Bind dest:module_i2c._rn176_next_state_rx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn177_next_state_rx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn178_next_state_rx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn179_next_state_rx tree:(Terminal module_i2c.ADDRESS_1))
(Bind dest:module_i2c._rn17_next_state_tx tree:(Terminal module_i2c.CONTROLIN_7))
(Bind dest:module_i2c._rn180_next_state_rx tree:(Terminal module_i2c.DATA0_1))
(Bind dest:module_i2c._rn181_next_state_rx tree:(Terminal module_i2c.DATA1_1))
(Bind dest:module_i2c._rn182_next_state_rx tree:(Terminal module_i2c.STOP))
(Bind dest:module_i2c._rn183_next_state_rx tree:(Terminal module_i2c.STOP))
(Bind dest:module_i2c._rn184_next_state_rx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn185_next_state_rx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn18_next_state_tx tree:(Terminal module_i2c.CONTROLIN_7))
(Bind dest:module_i2c._rn19_next_state_tx tree:(Terminal module_i2c.CONTROLIN_8))
(Bind dest:module_i2c._rn1_next_state_tx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn20_next_state_tx tree:(Terminal module_i2c.CONTROLIN_8))
(Bind dest:module_i2c._rn21_next_state_tx tree:(Terminal module_i2c.RESPONSE_CIN))
(Bind dest:module_i2c._rn22_next_state_tx tree:(Terminal module_i2c.RESPONSE_CIN))
(Bind dest:module_i2c._rn23_next_state_tx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn24_next_state_tx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn25_next_state_tx tree:(Terminal module_i2c.ADDRESS_1))
(Bind dest:module_i2c._rn26_next_state_tx tree:(Terminal module_i2c.ADDRESS_2))
(Bind dest:module_i2c._rn27_next_state_tx tree:(Terminal module_i2c.ADDRESS_2))
(Bind dest:module_i2c._rn28_next_state_tx tree:(Terminal module_i2c.ADDRESS_3))
(Bind dest:module_i2c._rn29_next_state_tx tree:(Terminal module_i2c.ADDRESS_3))
(Bind dest:module_i2c._rn2_next_state_tx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn30_next_state_tx tree:(Terminal module_i2c.ADDRESS_4))
(Bind dest:module_i2c._rn31_next_state_tx tree:(Terminal module_i2c.ADDRESS_4))
(Bind dest:module_i2c._rn32_next_state_tx tree:(Terminal module_i2c.ADDRESS_5))
(Bind dest:module_i2c._rn33_next_state_tx tree:(Terminal module_i2c.ADDRESS_5))
(Bind dest:module_i2c._rn34_next_state_tx tree:(Terminal module_i2c.ADDRESS_6))
(Bind dest:module_i2c._rn35_next_state_tx tree:(Terminal module_i2c.ADDRESS_6))
(Bind dest:module_i2c._rn36_next_state_tx tree:(Terminal module_i2c.ADDRESS_7))
(Bind dest:module_i2c._rn37_next_state_tx tree:(Terminal module_i2c.ADDRESS_7))
(Bind dest:module_i2c._rn38_next_state_tx tree:(Terminal module_i2c.ADDRESS_8))
(Bind dest:module_i2c._rn39_next_state_tx tree:(Terminal module_i2c.ADDRESS_8))
(Bind dest:module_i2c._rn3_next_state_tx tree:(Terminal module_i2c.START))
(Bind dest:module_i2c._rn40_next_state_tx tree:(Terminal module_i2c.RESPONSE_ADDRESS))
(Bind dest:module_i2c._rn41_next_state_tx tree:(Terminal module_i2c.RESPONSE_ADDRESS))
(Bind dest:module_i2c._rn42_next_state_tx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn43_next_state_tx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn44_next_state_tx tree:(Terminal module_i2c.DATA0_1))
(Bind dest:module_i2c._rn45_next_state_tx tree:(Terminal module_i2c.DATA0_2))
(Bind dest:module_i2c._rn46_next_state_tx tree:(Terminal module_i2c.DATA0_2))
(Bind dest:module_i2c._rn47_next_state_tx tree:(Terminal module_i2c.DATA0_3))
(Bind dest:module_i2c._rn48_next_state_tx tree:(Terminal module_i2c.DATA0_3))
(Bind dest:module_i2c._rn49_next_state_tx tree:(Terminal module_i2c.DATA0_4))
(Bind dest:module_i2c._rn4_next_state_tx tree:(Terminal module_i2c.START))
(Bind dest:module_i2c._rn50_next_state_tx tree:(Terminal module_i2c.DATA0_4))
(Bind dest:module_i2c._rn51_next_state_tx tree:(Terminal module_i2c.DATA0_5))
(Bind dest:module_i2c._rn52_next_state_tx tree:(Terminal module_i2c.DATA0_5))
(Bind dest:module_i2c._rn53_next_state_tx tree:(Terminal module_i2c.DATA0_6))
(Bind dest:module_i2c._rn54_next_state_tx tree:(Terminal module_i2c.DATA0_6))
(Bind dest:module_i2c._rn55_next_state_tx tree:(Terminal module_i2c.DATA0_7))
(Bind dest:module_i2c._rn56_next_state_tx tree:(Terminal module_i2c.DATA0_7))
(Bind dest:module_i2c._rn57_next_state_tx tree:(Terminal module_i2c.DATA0_8))
(Bind dest:module_i2c._rn58_next_state_tx tree:(Terminal module_i2c.DATA0_8))
(Bind dest:module_i2c._rn59_next_state_tx tree:(Terminal module_i2c.RESPONSE_DATA0_1))
(Bind dest:module_i2c._rn5_next_state_tx tree:(Terminal module_i2c.CONTROLIN_1))
(Bind dest:module_i2c._rn60_next_state_tx tree:(Terminal module_i2c.RESPONSE_DATA0_1))
(Bind dest:module_i2c._rn61_next_state_tx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn62_next_state_tx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn63_next_state_tx tree:(Terminal module_i2c.DATA1_1))
(Bind dest:module_i2c._rn64_next_state_tx tree:(Terminal module_i2c.DATA1_2))
(Bind dest:module_i2c._rn65_next_state_tx tree:(Terminal module_i2c.DATA1_2))
(Bind dest:module_i2c._rn66_next_state_tx tree:(Terminal module_i2c.DATA1_3))
(Bind dest:module_i2c._rn67_next_state_tx tree:(Terminal module_i2c.DATA1_3))
(Bind dest:module_i2c._rn68_next_state_tx tree:(Terminal module_i2c.DATA1_4))
(Bind dest:module_i2c._rn69_next_state_tx tree:(Terminal module_i2c.DATA1_4))
(Bind dest:module_i2c._rn6_next_state_tx tree:(Terminal module_i2c.CONTROLIN_1))
(Bind dest:module_i2c._rn70_next_state_tx tree:(Terminal module_i2c.DATA1_5))
(Bind dest:module_i2c._rn71_next_state_tx tree:(Terminal module_i2c.DATA1_5))
(Bind dest:module_i2c._rn72_next_state_tx tree:(Terminal module_i2c.DATA1_6))
(Bind dest:module_i2c._rn73_next_state_tx tree:(Terminal module_i2c.DATA1_6))
(Bind dest:module_i2c._rn74_next_state_tx tree:(Terminal module_i2c.DATA1_7))
(Bind dest:module_i2c._rn75_next_state_tx tree:(Terminal module_i2c.DATA1_7))
(Bind dest:module_i2c._rn76_next_state_tx tree:(Terminal module_i2c.DATA1_8))
(Bind dest:module_i2c._rn77_next_state_tx tree:(Terminal module_i2c.DATA1_8))
(Bind dest:module_i2c._rn78_next_state_tx tree:(Terminal module_i2c.RESPONSE_DATA1_1))
(Bind dest:module_i2c._rn79_next_state_tx tree:(Terminal module_i2c.RESPONSE_DATA1_1))
(Bind dest:module_i2c._rn7_next_state_tx tree:(Terminal module_i2c.CONTROLIN_2))
(Bind dest:module_i2c._rn80_next_state_tx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn81_next_state_tx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn82_next_state_tx tree:(Terminal module_i2c.DELAY_BYTES))
(Bind dest:module_i2c._rn83_next_state_tx tree:(Terminal module_i2c.ADDRESS_1))
(Bind dest:module_i2c._rn84_next_state_tx tree:(Terminal module_i2c.DATA0_1))
(Bind dest:module_i2c._rn85_next_state_tx tree:(Terminal module_i2c.DATA1_1))
(Bind dest:module_i2c._rn86_next_state_tx tree:(Terminal module_i2c.STOP))
(Bind dest:module_i2c._rn87_next_state_tx tree:(Terminal module_i2c.NACK))
(Bind dest:module_i2c._rn88_next_state_tx tree:(Terminal module_i2c.CONTROLIN_1))
(Bind dest:module_i2c._rn89_next_state_tx tree:(Terminal module_i2c.ADDRESS_1))
(Bind dest:module_i2c._rn8_next_state_tx tree:(Terminal module_i2c.CONTROLIN_2))
(Bind dest:module_i2c._rn90_next_state_tx tree:(Terminal module_i2c.DATA0_1))
(Bind dest:module_i2c._rn91_next_state_tx tree:(Terminal module_i2c.DATA1_1))
(Bind dest:module_i2c._rn92_next_state_tx tree:(Terminal module_i2c.STOP))
(Bind dest:module_i2c._rn93_next_state_tx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn94_next_state_tx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn95_next_state_rx tree:(Terminal module_i2c.state_rx))
(Bind dest:module_i2c._rn96_next_state_rx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn97_next_state_rx tree:(Terminal module_i2c.IDLE))
(Bind dest:module_i2c._rn98_next_state_rx tree:(Terminal module_i2c.START))
(Bind dest:module_i2c._rn99_next_state_rx tree:(Terminal module_i2c.START))
(Bind dest:module_i2c._rn9_next_state_tx tree:(Terminal module_i2c.CONTROLIN_3))
(Bind dest:module_i2c.count_receive_data tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b0))),(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_rx_f_empty),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(Terminal module_i2c.count_receive_data)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_receive_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(IntConst 1) True:(IntConst 12'd4095))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.count_rx tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 2'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd0)) True:(Operator Plus Next:(Terminal module_i2c.count_rx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd1)) True:(Operator Plus Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd2)) True:(Operator Plus Next:(Terminal module_i2c.count_rx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd3)) True:(IntConst 2'd0)))))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.count_send_data tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 12'd0) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(IntConst 12'd0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(IntConst 12'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd3))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd1))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd2))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(IntConst 12'd0) False:(IntConst 12'd0)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd2))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Branch Cond:(Operator Land Next:(Operator GreaterThan Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd2)),(IntConst 12'd1))),(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)))) True:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)) False:(Operator Plus Next:(Terminal module_i2c.count_send_data),(IntConst 12'd1)))) False:(IntConst 12'd0)) False:(Branch Cond:(IntConst 1) True:(IntConst 12'd4095)))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.count_timeout tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 12'd0) False:(Branch Cond:(Operator Land Next:(Operator LessEq Next:(Terminal module_i2c.count_timeout),(Terminal module_i2c.TIMEOUT_TX)),(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE))) True:(Branch Cond:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SDA),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b0))) True:(Operator Plus Next:(Terminal module_i2c.count_timeout),(IntConst 12'd1))) False:(IntConst 12'd0))))
(Bind dest:module_i2c.count_tx tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 2'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_send_data),(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd1))) True:(IntConst 2'd0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(Operator Plus Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(Operator Plus Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(Operator Plus Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(IntConst 2'd0)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd3))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(IntConst 2'd0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(IntConst 2'd1) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(IntConst 2'd2) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(IntConst 2'd3))))))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d0 lsb:'d0 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d1 lsb:'d1 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator Land Next:(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SCL)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d2 lsb:'d2 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d3 lsb:'d3 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d4 lsb:'d4 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d5 lsb:'d5 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d6 lsb:'d6 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d7 lsb:'d7 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d8 lsb:'d8 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d9 lsb:'d9 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d10 lsb:'d10 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d11 lsb:'d11 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d12 lsb:'d12 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d13 lsb:'d13 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d14 lsb:'d14 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d15 lsb:'d15 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d16 lsb:'d16 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d17 lsb:'d17 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d18 lsb:'d18 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d19 lsb:'d19 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d20 lsb:'d20 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d21 lsb:'d21 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d22 lsb:'d22 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d23 lsb:'d23 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d24 lsb:'d24 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d25 lsb:'d25 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d26 lsb:'d26 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d27 lsb:'d27 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d28 lsb:'d28 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d29 lsb:'d29 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d30 lsb:'d30 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_data_in msb:'d31 lsb:'d31 tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.SCL),(IntConst 1'b1)),(Operator GreaterEq Next:(Terminal module_i2c.count_receive_data),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4)))),(Operator LessThan Next:(Terminal module_i2c.count_receive_data),(Operator Minus Next:(Operator Minus Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(Operator Divide Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 12'd4))),(IntConst 12'd1)))) True:(Terminal module_i2c.SDA)))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_rx_wr_en tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DELAY_BYTES)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.STOP)) True:(IntConst 1'b0) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.fifo_tx_rd_en tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(IntConst 1'b0) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(IntConst 1'b0) False:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) False:(IntConst 1'b1)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator LessThan Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd3))) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0)))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.next_state_rx tree:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(Terminal module_i2c._rn96_next_state_rx) False:(Branch Cond:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(Terminal module_i2c._rn97_next_state_rx) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))),(Operator Eq Next:(Terminal module_i2c.SDA_OUT_RX),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.BR_CLK_O_RX),(IntConst 1'b0))) True:(Terminal module_i2c._rn98_next_state_rx) False:(Terminal module_i2c._rn95_next_state_rx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn99_next_state_rx) False:(Branch Cond:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.fifo_rx_data_in) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.fifo_rx_data_in) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(Terminal module_i2c._rn100_next_state_rx) False:(Terminal module_i2c._rn101_next_state_rx))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn102_next_state_rx) False:(Terminal module_i2c._rn103_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn104_next_state_rx) False:(Terminal module_i2c._rn105_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn106_next_state_rx) False:(Terminal module_i2c._rn107_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn108_next_state_rx) False:(Terminal module_i2c._rn109_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn110_next_state_rx) False:(Terminal module_i2c._rn111_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn112_next_state_rx) False:(Terminal module_i2c._rn113_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn114_next_state_rx) False:(Terminal module_i2c._rn115_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn116_next_state_rx) False:(Terminal module_i2c._rn117_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn118_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn119_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn120_next_state_rx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn121_next_state_rx) False:(Terminal module_i2c._rn122_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn123_next_state_rx) False:(Terminal module_i2c._rn124_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn125_next_state_rx) False:(Terminal module_i2c._rn126_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn127_next_state_rx) False:(Terminal module_i2c._rn128_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn129_next_state_rx) False:(Terminal module_i2c._rn130_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn131_next_state_rx) False:(Terminal module_i2c._rn132_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn133_next_state_rx) False:(Terminal module_i2c._rn134_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn135_next_state_rx) False:(Terminal module_i2c._rn136_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn137_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn138_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn139_next_state_rx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn140_next_state_rx) False:(Terminal module_i2c._rn141_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn142_next_state_rx) False:(Terminal module_i2c._rn143_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn144_next_state_rx) False:(Terminal module_i2c._rn145_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn146_next_state_rx) False:(Terminal module_i2c._rn147_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn148_next_state_rx) False:(Terminal module_i2c._rn149_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn150_next_state_rx) False:(Terminal module_i2c._rn151_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn152_next_state_rx) False:(Terminal module_i2c._rn153_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn154_next_state_rx) False:(Terminal module_i2c._rn155_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn156_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn157_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn158_next_state_rx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn159_next_state_rx) False:(Terminal module_i2c._rn160_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn161_next_state_rx) False:(Terminal module_i2c._rn162_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn163_next_state_rx) False:(Terminal module_i2c._rn164_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn165_next_state_rx) False:(Terminal module_i2c._rn166_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn167_next_state_rx) False:(Terminal module_i2c._rn168_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn169_next_state_rx) False:(Terminal module_i2c._rn170_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn171_next_state_rx) False:(Terminal module_i2c._rn172_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn173_next_state_rx) False:(Terminal module_i2c._rn174_next_state_rx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn175_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn176_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn177_next_state_rx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn178_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd0)) True:(Terminal module_i2c._rn179_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd1)) True:(Terminal module_i2c._rn180_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd2)) True:(Terminal module_i2c._rn181_next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_rx),(IntConst 2'd3)) True:(Terminal module_i2c._rn182_next_state_rx)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_receive_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn183_next_state_rx) False:(Terminal module_i2c._rn184_next_state_rx)) False:(Branch Cond:(IntConst 1) True:(Terminal module_i2c._rn185_next_state_rx)))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.next_state_tx tree:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b0)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))) True:(Terminal module_i2c._rn1_next_state_tx) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b1))) True:(Terminal module_i2c._rn2_next_state_tx) False:(Branch Cond:(Operator Land Next:(Operator Land Next:(Operator Land Next:(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 0) LSB:(IntConst 0)),(IntConst 1'b1)),(Operator Lor Next:(Operator Land Next:(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b0)),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_empty),(IntConst 1'b0))),(Operator Eq Next:(Terminal module_i2c.fifo_tx_f_full),(IntConst 1'b1)))),(Operator Eq Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 1) LSB:(IntConst 1)),(IntConst 1'b0))),(Operator LessThan Next:(Terminal module_i2c.count_timeout),(Terminal module_i2c.TIMEOUT_TX))) True:(Terminal module_i2c._rn3_next_state_tx) False:(Terminal module_i2c._rn0_next_state_tx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn4_next_state_tx) False:(Terminal module_i2c._rn5_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn6_next_state_tx) False:(Terminal module_i2c._rn7_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn8_next_state_tx) False:(Terminal module_i2c._rn9_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn10_next_state_tx) False:(Terminal module_i2c._rn11_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn12_next_state_tx) False:(Terminal module_i2c._rn13_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn14_next_state_tx) False:(Terminal module_i2c._rn15_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn16_next_state_tx) False:(Terminal module_i2c._rn17_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn18_next_state_tx) False:(Terminal module_i2c._rn19_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn20_next_state_tx) False:(Terminal module_i2c._rn21_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn22_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn23_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn24_next_state_tx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn25_next_state_tx) False:(Terminal module_i2c._rn26_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn27_next_state_tx) False:(Terminal module_i2c._rn28_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn29_next_state_tx) False:(Terminal module_i2c._rn30_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn31_next_state_tx) False:(Terminal module_i2c._rn32_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn33_next_state_tx) False:(Terminal module_i2c._rn34_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn35_next_state_tx) False:(Terminal module_i2c._rn36_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn37_next_state_tx) False:(Terminal module_i2c._rn38_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn39_next_state_tx) False:(Terminal module_i2c._rn40_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn41_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn42_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn43_next_state_tx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn44_next_state_tx) False:(Terminal module_i2c._rn45_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn46_next_state_tx) False:(Terminal module_i2c._rn47_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn48_next_state_tx) False:(Terminal module_i2c._rn49_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn50_next_state_tx) False:(Terminal module_i2c._rn51_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn52_next_state_tx) False:(Terminal module_i2c._rn53_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn54_next_state_tx) False:(Terminal module_i2c._rn55_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn56_next_state_tx) False:(Terminal module_i2c._rn57_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn58_next_state_tx) False:(Terminal module_i2c._rn59_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn60_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn61_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn62_next_state_tx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn63_next_state_tx) False:(Terminal module_i2c._rn64_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn65_next_state_tx) False:(Terminal module_i2c._rn66_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn67_next_state_tx) False:(Terminal module_i2c._rn68_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn69_next_state_tx) False:(Terminal module_i2c._rn70_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn71_next_state_tx) False:(Terminal module_i2c._rn72_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn73_next_state_tx) False:(Terminal module_i2c._rn74_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn75_next_state_tx) False:(Terminal module_i2c._rn76_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn77_next_state_tx) False:(Terminal module_i2c._rn78_next_state_tx)) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn79_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b0)) True:(Terminal module_i2c._rn80_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.RESPONSE),(IntConst 1'b1)) True:(Terminal module_i2c._rn81_next_state_tx)))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn82_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(Terminal module_i2c._rn83_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(Terminal module_i2c._rn84_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(Terminal module_i2c._rn85_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(Terminal module_i2c._rn86_next_state_tx)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Operator Times Next:(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2)),(IntConst 2'd2))) True:(Terminal module_i2c._rn87_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd0)) True:(Terminal module_i2c._rn88_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd1)) True:(Terminal module_i2c._rn89_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd2)) True:(Terminal module_i2c._rn90_next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.count_tx),(IntConst 2'd3)) True:(Terminal module_i2c._rn91_next_state_tx)))))) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) True:(Branch Cond:(Operator NotEq Next:(Terminal module_i2c.count_send_data),(Partselect Var:(Terminal module_i2c.DATA_CONFIG_REG) MSB:(IntConst 13) LSB:(IntConst 2))) True:(Terminal module_i2c._rn92_next_state_tx) False:(Terminal module_i2c._rn93_next_state_tx)) False:(Branch Cond:(IntConst 1) True:(Terminal module_i2c._rn94_next_state_tx))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.state_rx tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(Terminal module_i2c.IDLE) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.IDLE)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.START)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_2)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_3)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_4)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_5)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_6)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_7)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.CONTROLIN_8)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_CIN)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_2)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_3)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_4)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_5)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_6)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_7)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.ADDRESS_8)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_2)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_3)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_4)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_5)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_6)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_7)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA0_8)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_2)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_3)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_4)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_5)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_6)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_7)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DATA1_8)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.DELAY_BYTES)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_rx),(Terminal module_i2c.STOP)) True:(Terminal module_i2c.next_state_rx) False:(Branch Cond:(IntConst 1) True:(Terminal module_i2c.next_state_rx) False:(Terminal module_i2c.next_state_rx))))))))))))))))))))))))))))))))))))))))))))
(Bind dest:module_i2c.state_tx tree:(Branch Cond:(Operator Ulnot Next:(Terminal module_i2c.PRESETn)) True:(Terminal module_i2c.IDLE) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.IDLE)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.START)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_2)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_3)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_4)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_5)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_6)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_7)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.CONTROLIN_8)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_CIN)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_2)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_3)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_4)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_5)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_6)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_7)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.ADDRESS_8)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_ADDRESS)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_2)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_3)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_4)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_5)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_6)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_7)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA0_8)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA0_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_2)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_3)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_4)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_5)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_6)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_7)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DATA1_8)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.RESPONSE_DATA1_1)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.DELAY_BYTES)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.NACK)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(Operator Eq Next:(Terminal module_i2c.state_tx),(Terminal module_i2c.STOP)) True:(Terminal module_i2c.next_state_tx) False:(Branch Cond:(IntConst 1) True:(Terminal module_i2c.next_state_tx) False:(Terminal module_i2c.next_state_tx)))))))))))))))))))))))))))))))))))))))))))))
