INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.srcs/sources_1/new/FA_4bit_df_no_0008.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit_df_no_0008
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Documents/Github Projects/Verilog-in-Depth/FA_4bit_df_no_0008/FA_4bit_df_no_0008.srcs/sim_1/new/FA_4bit_df_tb_no_0008.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA_4bit_df_tb_no_0008
