//Revision 32
//NOTE
// Default config view template for OSS-based and Cellview-based Verilog-AMS netlisters in ADE.
// Note:
//      Please remember to replace Top Cell Library, Cell, and View
//      fields with the actual names used by your design.
//END_NOTE

config final_test_bench;
design hw12.final_test_bench:schematic;
liblist myLib;

viewlist spectre, spice, verilog, verilogams, behavioral, functional, systemVerilog, schematic, veriloga, vhdl, vhdlams, wreal;
stoplist spectre;


endconfig
