================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Thu Jan 12 15:34:36 CET 2023
    * Version:         2022.2 (Build 3670227 on Oct 13 2022)
    * Project:         copy-max-sharing
    * Solution:        zcu104 (Vivado IP Flow Target)
    * Product family:  zynquplus
    * Target device:   xczu7ev-ffvc1156-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1809
FF:               2704
DSP:              0
BRAM:             36
URAM:             0
SRL:              269


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 1.841       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+------------------------------------------+
| Name                                                       | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable    | Source                                   |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+------------------------------------------+
| inst                                                       | 1809 | 2704 |     | 36   |      |     |        |      |         |             |                                          |
|   (inst)                                                   | 1    | 262  |     |      |      |     |        |      |         |             |                                          |
|   control_s_axi_U                                          | 201  | 312  |     |      |      |     |        |      |         |             |                                          |
|   data_m_axi_U                                             | 1240 | 1752 |     | 4    |      |     |        |      |         |             |                                          |
|   grp_compute_fu_208                                       | 19   | 16   |     |      |      |     |        |      |         |             |                                          |
|     (grp_compute_fu_208)                                   | 3    | 14   |     |      |      |     |        |      |         |             |                                          |
|     flow_control_loop_pipe_sequential_init_U               | 16   | 2    |     |      |      |     |        |      |         |             |                                          |
|   grp_recv_data_burst_fu_185                               | 110  | 178  |     |      |      |     |        |      |         |             |                                          |
|     (grp_recv_data_burst_fu_185)                           | 33   | 10   |     |      |      |     |        |      |         |             |                                          |
|     grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87     | 77   | 168  |     |      |      |     |        |      |         |             |                                          |
|       (grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87) | 45   | 166  |     |      |      |     |        |      |         |             |                                          |
|       flow_control_loop_pipe_sequential_init_U             | 32   | 2    |     |      |      |     |        |      |         |             |                                          |
|   grp_send_data_burst_fu_216                               | 206  | 184  |     |      |      |     |        |      |         |             |                                          |
|     (grp_send_data_burst_fu_216)                           | 6    | 9    |     |      |      |     |        |      |         |             |                                          |
|     grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90     | 200  | 175  |     |      |      |     |        |      |         |             |                                          |
|       (grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90) | 193  | 173  |     |      |      |     |        |      |         |             |                                          |
|       flow_control_loop_pipe_sequential_init_U             | 7    | 2    |     |      |      |     |        |      |         |             |                                          |
|   reg_file_10_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_10 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_11_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_11 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_12_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_12 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_13_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_13 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_14_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_14 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_15_U                                            |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_15 | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_1_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_1  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_2_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_2  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_3_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_3  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_4_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_4  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_5_U                                             | 32   |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_5  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_6_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_6  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_7_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_7  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_8_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_8  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_9_U                                             |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file_9  | copy-max-sharing/src/correlation.cpp:154 |
|   reg_file_U                                               |      |      |     | 2    |      |     |        |      |         |             |                                          |
|     bind_storage ram_t2p                                   |      |      |     |      |      |     | yes    | bram | 1       | reg_file    | copy-max-sharing/src/correlation.cpp:154 |
+------------------------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+-------------+------------------------------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.79%  | OK     |
| FD                                                        | 50%       | 0.59%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.26%  | OK     |
| CARRY8                                                    | 25%       | 0.34%  | OK     |
| MUXF7                                                     | 15%       | 0.06%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 5.77%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 5.77%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 4320      | 92     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                              | ENDPOINT PIN                                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                             |                                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 8.159 | reg_file_5_U/ram_reg_bram_0/CLKBWRCLK       | reg_file_6_U/ram_reg_bram_0/DINBDIN[0]           |            1 |          3 |          1.494 |          1.092 |        0.402 |
| Path2 | 8.159 | reg_file_5_U/ram_reg_bram_0/CLKBWRCLK       | reg_file_7_U/ram_reg_bram_0/DINBDIN[0]           |            1 |          3 |          1.494 |          1.092 |        0.402 |
| Path3 | 8.187 | data_m_axi_U/bus_read/sect_len_buf_reg[8]/C | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/CE |            5 |        182 |          1.708 |          0.441 |        1.267 |
| Path4 | 8.187 | data_m_axi_U/bus_read/sect_len_buf_reg[8]/C | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/CE |            5 |        182 |          1.708 |          0.441 |        1.267 |
| Path5 | 8.187 | data_m_axi_U/bus_read/sect_len_buf_reg[8]/C | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/CE |            5 |        182 |          1.708 |          0.441 |        1.267 |
+-------+-------+---------------------------------------------+--------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------+------------------------+
    | Path1 Cells                      | Primitive Type         |
    +----------------------------------+------------------------+
    | reg_file_5_U/ram_reg_bram_0      | BLOCKRAM.BRAM.RAMB36E2 |
    | reg_file_5_U/ram_reg_bram_0_i_23 | CLB.LUT.LUT5           |
    | reg_file_6_U/ram_reg_bram_0      | BLOCKRAM.BRAM.RAMB36E2 |
    +----------------------------------+------------------------+

    +-------------------------------------+------------------------+
    | Path2 Cells                         | Primitive Type         |
    +-------------------------------------+------------------------+
    | reg_file_5_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    | reg_file_5_U/ram_reg_bram_0_i_16__0 | CLB.LUT.LUT5           |
    | reg_file_7_U/ram_reg_bram_0         | BLOCKRAM.BRAM.RAMB36E2 |
    +-------------------------------------+------------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path3 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_len_buf_reg[8]                         | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4 | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3 | CLB.LUT.LUT5      |
    | data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1               | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1                | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0                  | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]                     | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path4 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_len_buf_reg[8]                         | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4 | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3 | CLB.LUT.LUT5      |
    | data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1               | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1                | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0                  | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]                     | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+

    +-------------------------------------------------------------------+-------------------+
    | Path5 Cells                                                       | Primitive Type    |
    +-------------------------------------------------------------------+-------------------+
    | data_m_axi_U/bus_read/sect_len_buf_reg[8]                         | REGISTER.SDR.FDRE |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4 | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3 | CLB.LUT.LUT5      |
    | data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1               | CLB.LUT.LUT6      |
    | data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1                | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0                  | CLB.LUT.LUT4      |
    | data_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]                     | REGISTER.SDR.FDRE |
    +-------------------------------------------------------------------+-------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-------------------------------------------------------------------+
| Report Type              | Report Location                                                   |
+--------------------------+-------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/corr_accel_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/corr_accel_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/corr_accel_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/corr_accel_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/corr_accel_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/corr_accel_utilization_hierarchical_synth.rpt |
+--------------------------+-------------------------------------------------------------------+


