-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of inst_e_e
--
-- Generated
--  by:  wig
--  on:  Mon Apr 10 13:27:22 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../bitsplice.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_e_e-rtl-a.vhd,v 1.1 2006/04/10 15:42:05 wig Exp $
-- $Date: 2006/04/10 15:42:05 $
-- $Log: inst_e_e-rtl-a.vhd,v $
-- Revision 1.1  2006/04/10 15:42:05  wig
-- Updated testcase (__TOP__)
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.79 2006/03/17 09:18:31 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.44 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of inst_e_e
--
architecture rtl of inst_e_e is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component inst_ea_e
		-- No Generated Generics
		port (
		-- Generated Port for Entity inst_ea_e
			p_mix_unsplice_a1_125_0_gi	: in	std_ulogic_vector(125 downto 0);
			p_mix_unsplice_a1_127_127_gi	: in	std_ulogic;
			p_mix_unsplice_a2_all128_127_0_gi	: in	std_ulogic_vector(127 downto 0);
			p_mix_unsplice_a3_up100_100_0_gi	: in	std_ulogic_vector(100 downto 0);
			p_mix_unsplice_a4_mid100_99_2_gi	: in	std_ulogic_vector(97 downto 0);
			p_mix_unsplice_a5_midp100_99_2_gi	: in	std_ulogic_vector(97 downto 0);
			p_mix_unsplice_bad_a_1_1_gi	: in	std_ulogic;
			p_mix_unsplice_bad_b_1_0_gi	: in	std_ulogic_vector(1 downto 0)
		-- End of Generated Port for Entity inst_ea_e
		);
	end component;
	-- ---------

	component inst_eb_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ec_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ed_e
		-- No Generated Generics
		-- No Generated Port
	end component;
	-- ---------

	component inst_ee_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_ee_e
		-- End of Generated Generics for Entity inst_ee_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_ef_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_ef_e
		-- End of Generated Generics for Entity inst_ef_e
		-- No Generated Port
	end component;
	-- ---------

	component inst_eg_e
		-- No Generated Generics
		-- Generated Generics for Entity inst_eg_e
		-- End of Generated Generics for Entity inst_eg_e
		-- No Generated Port
	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			signal	unsplice_a1	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a2_all128	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a3_up100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a4_mid100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_a5_midp100	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_bad_a	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
			signal	unsplice_bad_b	: std_ulogic_vector(127 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			unsplice_a1(127) <= p_mix_unsplice_a1_127_127_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			unsplice_a1(125 downto 0) <= p_mix_unsplice_a1_125_0_gi(125 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a2_all128 <= p_mix_unsplice_a2_all128_127_0_gi;  -- __I_I_BUS_PORT
			unsplice_a3_up100(100 downto 0) <= p_mix_unsplice_a3_up100_100_0_gi(100 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a4_mid100(99 downto 2) <= p_mix_unsplice_a4_mid100_99_2_gi(97 downto 0);  -- __I_I_SLICE_PORT
			unsplice_a5_midp100(99 downto 2) <= p_mix_unsplice_a5_midp100_99_2_gi(97 downto 0);  -- __I_I_SLICE_PORT
			unsplice_bad_a(1) <= p_mix_unsplice_bad_a_1_1_gi;  -- __I_I_SLICE_PORT -- __W_SINGLE_BIT_SLICE
			unsplice_bad_b(1 downto 0) <= p_mix_unsplice_bad_b_1_0_gi(1 downto 0);  -- __I_I_SLICE_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_ea
		inst_ea: inst_ea_e
		port map (
			p_mix_unsplice_a1_125_0_gi => unsplice_a1(125 downto 0),	-- leaves 3 unconnected
			p_mix_unsplice_a1_127_127_gi => unsplice_a1(127),	-- leaves 3 unconnected
			p_mix_unsplice_a2_all128_127_0_gi => unsplice_a2_all128,	-- full 128 bit port
			p_mix_unsplice_a3_up100_100_0_gi => unsplice_a3_up100(100 downto 0),	-- connect 100 bits from 0
			p_mix_unsplice_a4_mid100_99_2_gi => unsplice_a4_mid100(99 downto 2),	-- connect mid 100 bits
			p_mix_unsplice_a5_midp100_99_2_gi => unsplice_a5_midp100(99 downto 2),	-- connect mid 100 bits
			p_mix_unsplice_bad_a_1_1_gi => unsplice_bad_a(1),
			p_mix_unsplice_bad_b_1_0_gi => unsplice_bad_b(1 downto 0)	-- # conflict
		);
		-- End of Generated Instance Port Map for inst_ea

		-- Generated Instance Port Map for inst_eb
		inst_eb: inst_eb_e

		;
		-- End of Generated Instance Port Map for inst_eb

		-- Generated Instance Port Map for inst_ec
		inst_ec: inst_ec_e

		;
		-- End of Generated Instance Port Map for inst_ec

		-- Generated Instance Port Map for inst_ed
		inst_ed: inst_ed_e

		;
		-- End of Generated Instance Port Map for inst_ed

		-- Generated Instance Port Map for inst_ee
		inst_ee: inst_ee_e

		;
		-- End of Generated Instance Port Map for inst_ee

		-- Generated Instance Port Map for inst_ef
		inst_ef: inst_ef_e

		;
		-- End of Generated Instance Port Map for inst_ef

		-- Generated Instance Port Map for inst_eg
		inst_eg: inst_eg_e

		;
		-- End of Generated Instance Port Map for inst_eg



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
