{"Source Block": ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@128:138@HdlIdDef", ");\n\nlocalparam PCORE_VERSION = 32'h00010761; // 1.07.a\nlocalparam PCORE_MAGIC = 32'h32303452; // 204R\n\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n"], "Clone Blocks": [["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@126:136", "  input [31:0] status_synth_params1,\n  input [31:0] status_synth_params2\n);\n\nlocalparam PCORE_VERSION = 32'h00010761; // 1.07.a\nlocalparam PCORE_MAGIC = 32'h32303452; // 204R\n\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@122:132", "localparam PCORE_VERSION = 32'h00010661; // 1.06.a\nlocalparam PCORE_MAGIC = 32'h32303454; // 204T\n\nlocalparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n"]], "Diff Content": {"Delete": [[133, "localparam DATA_PATH_WIDTH_LOG2 = (DATA_PATH_WIDTH == 8) ? 3 : 2;\n"]], "Add": []}}