module tb;
 reg [7:0] D;
 wire [2:0] y;
 
 priority_encoder pri_enc(D, y);
 
 initial begin
   $monitor("at time %0t D = %b -> y = %0b",$time, D, y);
 repeat(5) begin
 D=$random; #1;
 end
 end
endmodule
