// Seed: 1763769663
module module_0 (
    output reg id_0,
    input id_1,
    output id_2,
    input logic id_3,
    input logic id_4,
    input reg id_5,
    input logic id_6,
    input id_7,
    output logic id_8,
    input id_9,
    input id_10,
    output id_11
);
  assign id_8 = 1;
  type_18(
      id_5, id_11, id_2
  ); type_19(
      id_10, id_9, id_2
  );
  always @(posedge id_9 or posedge 1) begin
    if (1) id_0 <= id_7;
    else id_11 <= id_5;
  end
endmodule
