/* Generated by Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os) */

(* top =  1  *)
(* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:73" *)
module simple_spi_top(clock0, rst_i, cyc_i, stb_i, we_i, ack_o, inta_o, sck_o, mosi_o, miso_i, dat_i, dat_o, adr_i);
  wire \$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394 ;
  wire \$abc$10177$abc$2232$li0_li0 ;
  wire \$abc$10177$abc$2232$lo0 ;
  wire \$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 ;
  wire \$abc$10177$abc$2247$li1_li1 ;
  wire \$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406 ;
  wire \$abc$10177$abc$2256$li0_li0 ;
  wire \$abc$10177$abc$2256$lo0 ;
  wire \$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409 ;
  wire \$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ;
  wire \$abc$10177$abc$2301$verific$n233$34 ;
  wire \$abc$10177$abc$2301$verific$n618$114[0] ;
  wire \$abc$10177$abc$2301$verific$n618$114[1] ;
  wire \$abc$10177$abc$2301$verific$n621$115[0] ;
  wire \$abc$10177$abc$2301$verific$n621$115[1] ;
  wire \$abc$10177$abc$2301$verific$n625$116[0] ;
  wire \$abc$10177$abc$2301$verific$n625$116[1] ;
  wire \$abc$10177$abc$2301$verific$n625$116[2] ;
  wire \$abc$10177$abc$2301$verific$n625$116[3] ;
  wire \$abc$10177$abc$2301$verific$n625$116[4] ;
  wire \$abc$10177$abc$2301$verific$n625$116[5] ;
  wire \$abc$10177$abc$2301$verific$n625$116[6] ;
  wire \$abc$10177$abc$2301$verific$n625$116[7] ;
  wire \$abc$10177$abc$2301$verific$n634$59 ;
  wire \$abc$10177$abc$2301$verific$n635$60 ;
  wire \$abc$10177$abc$2301$verific$n636$61 ;
  wire \$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397 ;
  wire \$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400 ;
  wire \$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ;
  wire \$abc$10177$abc$2428$verific$n458$93[7] ;
  wire \$abc$10177$abc$3040$lo1 ;
  wire \$abc$10177$abc$3596$li0_li0 ;
  wire \$abc$10177$abc$3596$li1_li1 ;
  wire \$abc$10177$abc$3596$lo1 ;
  wire \$abc$10177$abc$3631$li1_li1 ;
  wire \$abc$10177$abc$3648$li0_li0 ;
  wire \$abc$10177$abc$3648$li1_li1 ;
  wire \$abc$10177$abc$3648$lo0 ;
  wire \$abc$10177$abc$3661$li1_li1 ;
  wire \$abc$10177$abc$3833$li1_li1 ;
  wire \$abc$10177$abc$4271$lo1 ;
  wire \$abc$10177$abc$4309$lo0 ;
  wire \$abc$10177$abc$4345$lo0 ;
  wire \$abc$10177$abc$4345$lo1 ;
  wire \$abc$10177$abc$4354$li0_li0 ;
  wire \$abc$10177$abc$4354$lo0 ;
  wire \$abc$10177$abc$4390$lo0 ;
  wire \$abc$10177$abc$4390$lo1 ;
  wire \$abc$10177$abc$4390$lo2 ;
  wire \$abc$10177$abc$4390$lo3 ;
  wire \$abc$10177$abc$4390$lo4 ;
  wire \$abc$10177$abc$4390$lo5 ;
  wire \$abc$10177$abc$4489$li0_li0 ;
  wire \$abc$10177$abc$4489$lo0 ;
  wire \$abc$10177$abc$4498$li0_li0 ;
  wire \$abc$10177$abc$4505$lo0 ;
  wire \$abc$10177$abc$4505$lo1 ;
  wire \$abc$10177$abc$4505$lo2 ;
  wire \$abc$10177$abc$4505$lo5 ;
  wire \$abc$10177$abc$4505$lo6 ;
  wire \$abc$10177$abc$4505$lo7 ;
  wire \$abc$10177$abc$4549$li000_li000 ;
  wire \$abc$10177$abc$4549$li001_li001 ;
  wire \$abc$10177$abc$4549$li002_li002 ;
  wire \$abc$10177$abc$4549$li003_li003 ;
  wire \$abc$10177$abc$4549$li004_li004 ;
  wire \$abc$10177$abc$4549$li005_li005 ;
  wire \$abc$10177$abc$4549$li006_li006 ;
  wire \$abc$10177$abc$4549$li007_li007 ;
  wire \$abc$10177$abc$4549$li024_li024 ;
  wire \$abc$10177$abc$4549$li025_li025 ;
  wire \$abc$10177$abc$4549$li059_li059 ;
  wire \$abc$10177$abc$4549$li060_li060 ;
  wire \$abc$10177$abc$4549$li061_li061 ;
  wire \$abc$10177$abc$4549$li062_li062 ;
  wire \$abc$10177$abc$4549$li063_li063 ;
  wire \$abc$10177$abc$4549$li064_li064 ;
  wire \$abc$10177$abc$4549$li065_li065 ;
  wire \$abc$10177$abc$4549$li067_li067 ;
  wire \$abc$10177$abc$4549$li068_li068 ;
  wire \$abc$10177$abc$4549$li069_li069 ;
  wire \$abc$10177$abc$4549$li070_li070 ;
  wire \$abc$10177$abc$4549$li083_li083 ;
  wire \$abc$10177$abc$4549$lo059 ;
  wire \$abc$10177$abc$4549$lo060 ;
  wire \$abc$10177$abc$4549$lo061 ;
  wire \$abc$10177$abc$4549$lo062 ;
  wire \$abc$10177$abc$4549$lo063 ;
  wire \$abc$10177$abc$4549$lo064 ;
  wire \$abc$10177$abc$4549$lo065 ;
  wire \$abc$10177$abc$4549$lo066 ;
  wire \$abc$10177$abc$4549$lo067 ;
  wire \$abc$10177$abc$4549$lo068 ;
  wire \$abc$10177$abc$4549$lo069 ;
  wire \$abc$10177$abc$4549$lo070 ;
  wire \$abc$10177$abc$4549$lo079 ;
  wire \$abc$10177$abc$4549$lo080 ;
  wire \$abc$10177$abc$4549$lo081 ;
  wire \$abc$10177$abc$4549$lo082 ;
  wire \$abc$10177$abc$4549$lo083 ;
  wire \$abc$10177$abc$4549$lo084 ;
  wire \$abc$10177$abc$4549$lo085 ;
  wire \$abc$10177$abc$4549$lo086 ;
  wire \$abc$10177$abc$4549$lo087 ;
  wire \$abc$10177$abc$4549$lo088 ;
  wire \$abc$10177$abc$4549$lo089 ;
  wire \$abc$10177$abc$4549$lo090 ;
  wire \$abc$10177$abc$4549$new_n656_ ;
  wire \$abc$10177$abc$4549$new_n665_ ;
  wire \$abc$10177$abc$4549$new_n674_ ;
  wire \$abc$10177$abc$4549$new_n683_ ;
  wire \$abc$10177$new_new_n201__ ;
  wire \$abc$10177$new_new_n206__ ;
  wire \$abc$10177$new_new_n210__ ;
  wire \$abc$10177$new_new_n215__ ;
  wire \$abc$10177$new_new_n216__ ;
  wire \$abc$10177$new_new_n217__ ;
  wire \$abc$10177$new_new_n218__ ;
  wire \$abc$10177$new_new_n219__ ;
  wire \$abc$10177$new_new_n221__ ;
  wire \$abc$10177$new_new_n224__ ;
  wire \$abc$10177$new_new_n228__ ;
  wire \$abc$10177$new_new_n229__ ;
  wire \$abc$10177$new_new_n230__ ;
  wire \$abc$10177$new_new_n232__ ;
  wire \$abc$10177$new_new_n234__ ;
  wire \$abc$10177$new_new_n242__ ;
  wire \$abc$10177$new_new_n245__ ;
  wire \$abc$10177$new_new_n249__ ;
  wire \$abc$10177$new_new_n251__ ;
  wire \$abc$10177$new_new_n255__ ;
  wire \$abc$10177$new_new_n262__ ;
  wire \$abc$10177$new_new_n264__ ;
  wire \$abc$10177$new_new_n265__ ;
  wire \$abc$10177$new_new_n267__ ;
  wire \$abc$10177$new_new_n268__ ;
  wire \$abc$10177$new_new_n270__ ;
  wire \$abc$10177$new_new_n272__ ;
  wire \$abc$10177$new_new_n273__ ;
  wire \$abc$10177$new_new_n275__ ;
  wire \$abc$10177$new_new_n277__ ;
  wire \$abc$10177$new_new_n279__ ;
  wire \$abc$10177$new_new_n281__ ;
  wire \$abc$10177$new_new_n283__ ;
  wire \$abc$10177$new_new_n284__ ;
  wire \$abc$10177$new_new_n293__ ;
  wire \$abc$10177$new_new_n294__ ;
  wire \$abc$10177$new_new_n296__ ;
  wire \$abc$10177$new_new_n298__ ;
  wire \$abc$10177$new_new_n300__ ;
  wire \$abc$10177$new_new_n303__ ;
  wire \$abc$10177$new_new_n306__ ;
  wire \$abc$10177$new_new_n309__ ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ;
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.55-89.57" *)
  wire \$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:83" *)
  output ack_o;
  wire ack_o;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:79" *)
  input [1:0] adr_i;
  wire [1:0] adr_i;
  (* keep = 32'h00000001 *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:75" *)
  input clock0;
  wire clock0;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:77" *)
  input cyc_i;
  wire cyc_i;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:81" *)
  input [7:0] dat_i;
  wire [7:0] dat_i;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:82" *)
  output [7:0] dat_o;
  wire [7:0] dat_o;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:170" *)
  (* unused_bits = "0 1" *)
  wire [3:0] espr;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:84" *)
  output inta_o;
  wire inta_o;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:89" *)
  input miso_i;
  wire miso_i;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:88" *)
  output mosi_o;
  wire mosi_o;
  wire [7:0] \rfifo.mem[0] ;
  wire [7:0] \rfifo.mem[1] ;
  wire [7:0] \rfifo.mem[2] ;
  wire [7:0] \rfifo.mem[3] ;
  (* hdlname = "rfifo we" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:66" *)
  wire \rfifo.we ;
  (* hdlname = "rfifo wp" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:78" *)
  (* unused_bits = "0" *)
  wire [1:0] \rfifo.wp ;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:76" *)
  input rst_i;
  wire rst_i;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:87" *)
  output sck_o;
  wire sck_o;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:159" *)
  wire spe;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:175" *)
  wire spif;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:78" *)
  input stb_i;
  wire stb_i;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:182" *)
  wire wcol;
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./simple_spi_top.v:80" *)
  input we_i;
  wire we_i;
  wire [7:0] \wfifo.mem[0] ;
  wire [7:0] \wfifo.mem[1] ;
  wire [7:0] \wfifo.mem[2] ;
  wire [7:0] \wfifo.mem[3] ;
  (* hdlname = "wfifo re" *)
  (* src = "/nfs_scratch/scratch/AE/Roman/open_source_design/spi/./fifo4.v:68" *)
  wire \wfifo.re ;
  \$lut  #(
    .LUT(64'h4000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10178  (
    .A({ stb_i, cyc_i, ack_o, we_i, adr_i }),
    .Y(\$abc$10177$new_new_n201__ )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10179  (
    .A({ \$abc$10177$abc$3040$lo1 , \$abc$10177$new_new_n201__ , \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10180  (
    .A({ \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$2232$lo0 , \$abc$10177$new_new_n201__  }),
    .Y(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y )
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10181  (
    .A({ \$abc$10177$new_new_n201__ , \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10182  (
    .A({ \$abc$10177$new_new_n201__ , \$abc$10177$abc$2232$lo0 , \$abc$10177$abc$3040$lo1  }),
    .Y(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y )
  );
  \$lut  #(
    .LUT(64'h1000000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10183  (
    .A({ stb_i, ack_o, adr_i[1], cyc_i, adr_i[0], we_i }),
    .Y(\$abc$10177$new_new_n206__ )
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10184  (
    .A({ spe, \$abc$10177$new_new_n206__  }),
    .Y(\$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406 )
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10185  (
    .A({ spe, \wfifo.re  }),
    .Y(\$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397 )
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10186  (
    .A({ spe, \rfifo.we  }),
    .Y(\$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 )
  );
  \$lut  #(
    .LUT(4'h9),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10187  (
    .A({ \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$4309$lo0  }),
    .Y(\$abc$10177$new_new_n210__ )
  );
  \$lut  #(
    .LUT(64'hbfbbbbfbbbbbbbbb),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10188  (
    .A({ \$abc$10177$new_new_n201__ , \$abc$10177$new_new_n210__ , \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$2232$lo0 , rst_i, \$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397  }),
    .Y(\$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400 )
  );
  \$lut  #(
    .LUT(64'h4200000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10189  (
    .A({ rst_i, \$abc$10177$new_new_n201__ , spe, \$abc$10177$new_new_n210__ , \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$abc$4354$li0_li0 )
  );
  \$lut  #(
    .LUT(4'hb),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10190  (
    .A({ spe, \$abc$10177$new_new_n201__  }),
    .Y(\$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394 )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10191  (
    .A({ cyc_i, stb_i, we_i, adr_i }),
    .Y(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 )
  );
  \$lut  #(
    .LUT(4'h1),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10192  (
    .A({ \$abc$10177$abc$4549$lo080 , \$abc$10177$abc$4549$lo079  }),
    .Y(\$abc$10177$new_new_n215__ )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10193  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [2], \wfifo.mem[2] [2], \wfifo.mem[1] [2], \wfifo.mem[0] [2] }),
    .Y(\$abc$10177$new_new_n216__ )
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10194  (
    .A({ \$abc$10177$abc$4549$lo066 , \$abc$10177$abc$4549$lo065 , \$abc$10177$abc$4549$lo067 , \$abc$10177$abc$4549$lo068 , \$abc$10177$abc$4549$lo069 , \$abc$10177$abc$4549$lo070  }),
    .Y(\$abc$10177$new_new_n217__ )
  );
  \$lut  #(
    .LUT(64'h0000000000000001),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10195  (
    .A({ \$abc$10177$abc$4549$lo060 , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4549$lo061 , \$abc$10177$abc$4549$lo062 , \$abc$10177$abc$4549$lo063 , \$abc$10177$abc$4549$lo064  }),
    .Y(\$abc$10177$new_new_n218__ )
  );
  \$lut  #(
    .LUT(16'h8000),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10196  (
    .A({ \$abc$10177$new_new_n218__ , \$abc$10177$new_new_n217__ , \$abc$10177$abc$4549$lo079 , \$abc$10177$abc$4549$lo080  }),
    .Y(\$abc$10177$new_new_n219__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10197  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo085 , \$abc$10177$new_new_n216__ , \$abc$10177$abc$4549$lo086  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[2] )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10198  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [6], \wfifo.mem[2] [6], \wfifo.mem[1] [6], \wfifo.mem[0] [6] }),
    .Y(\$abc$10177$new_new_n221__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10199  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo089 , \$abc$10177$new_new_n221__ , \$abc$10177$abc$4549$lo090  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[6] )
  );
  \$lut  #(
    .LUT(32'h78000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10200  (
    .A({ spe, \$abc$10177$abc$4549$lo079 , \$abc$10177$abc$4549$lo080 , \$abc$10177$new_new_n218__ , \$abc$10177$new_new_n217__  }),
    .Y(\$abc$10177$abc$2301$verific$n618$114[1] )
  );
  \$lut  #(
    .LUT(32'hbeffffbe),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10201  (
    .A({ \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$4309$lo0 , \$abc$10177$abc$2232$lo0 , \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4354$lo0  }),
    .Y(\$abc$10177$new_new_n224__ )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10202  (
    .A({ \$abc$10177$new_new_n224__ , \$abc$10177$new_new_n215__ , spe }),
    .Y(\$abc$10177$abc$2301$verific$n634$59 )
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10203  (
    .A({ spe, \$abc$10177$abc$3648$lo0 , \rfifo.wp [1] }),
    .Y(\$abc$10177$abc$3648$li1_li1 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10204  (
    .A({ spe, \$abc$10177$abc$3648$lo0  }),
    .Y(\$abc$10177$abc$3648$li0_li0 )
  );
  \$lut  #(
    .LUT(32'hc5553333),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10205  (
    .A({ \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n224__ , \$abc$10177$abc$4390$lo3 , sck_o, \$abc$10177$abc$4390$lo5  }),
    .Y(\$abc$10177$new_new_n228__ )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10206  (
    .A({ \$abc$10177$new_new_n218__ , \$abc$10177$abc$4549$lo079 , \$abc$10177$new_new_n217__  }),
    .Y(\$abc$10177$new_new_n229__ )
  );
  \$lut  #(
    .LUT(64'h0100000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10207  (
    .A({ \$abc$10177$abc$4549$lo080 , \$abc$10177$new_new_n218__ , \$abc$10177$new_new_n217__ , \$abc$10177$abc$4549$lo082 , \$abc$10177$abc$4549$lo081 , \$abc$10177$abc$4549$lo083  }),
    .Y(\$abc$10177$new_new_n230__ )
  );
  \$lut  #(
    .LUT(32'hac330000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10208  (
    .A({ spe, \$abc$10177$new_new_n229__ , \$abc$10177$new_new_n230__ , \$abc$10177$new_new_n228__ , \$abc$10177$abc$4390$lo5  }),
    .Y(\$abc$10177$abc$2301$verific$n636$61 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10209  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [0], \wfifo.mem[2] [0], \wfifo.mem[1] [0], \wfifo.mem[0] [0] }),
    .Y(\$abc$10177$new_new_n232__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10210  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , miso_i, \$abc$10177$new_new_n232__ , \$abc$10177$abc$4549$lo084  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[0] )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10211  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [7], \wfifo.mem[2] [7], \wfifo.mem[1] [7], \wfifo.mem[0] [7] }),
    .Y(\$abc$10177$new_new_n234__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10212  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo090 , \$abc$10177$new_new_n234__ , mosi_o }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[7] )
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10213  (
    .A({ spe, \$abc$10177$abc$4309$lo0 , \$abc$10177$abc$3596$lo1  }),
    .Y(\$abc$10177$abc$3596$li0_li0 )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10214  (
    .A({ spe, \$abc$10177$abc$3596$lo1  }),
    .Y(\$abc$10177$abc$3596$li1_li1 )
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10215  (
    .A({ spe, \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$abc$3661$li1_li1 )
  );
  \$lut  #(
    .LUT(32'haa22a0a8),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10216  (
    .A({ \$abc$10177$abc$4549$lo082 , \$abc$10177$abc$4549$lo081 , \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , spe }),
    .Y(\$abc$10177$abc$2301$verific$n621$115[1] )
  );
  \$lut  #(
    .LUT(64'h7fff800f00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10217  (
    .A({ spe, \$abc$10177$abc$4549$lo081 , \$abc$10177$abc$4549$lo080 , \$abc$10177$abc$4549$lo079 , \$abc$10177$new_new_n218__ , \$abc$10177$new_new_n217__  }),
    .Y(\$abc$10177$abc$2301$verific$n621$115[0] )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10218  (
    .A({ spe, \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$abc$2232$li0_li0 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10219  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [1], \wfifo.mem[2] [1], \wfifo.mem[1] [1], \wfifo.mem[0] [1] }),
    .Y(\$abc$10177$new_new_n242__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10220  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo084 , \$abc$10177$new_new_n242__ , \$abc$10177$abc$4549$lo085  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[1] )
  );
  \$lut  #(
    .LUT(8'h60),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10221  (
    .A({ spe, \$abc$10177$abc$4271$lo1 , \$abc$10177$abc$2256$lo0  }),
    .Y(\$abc$10177$abc$3833$li1_li1 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10222  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [3], \wfifo.mem[2] [3], \wfifo.mem[1] [3], \wfifo.mem[0] [3] }),
    .Y(\$abc$10177$new_new_n245__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10223  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo086 , \$abc$10177$new_new_n245__ , \$abc$10177$abc$4549$lo087  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[3] )
  );
  \$lut  #(
    .LUT(4'h4),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10224  (
    .A({ spe, \$abc$10177$abc$2256$lo0  }),
    .Y(\$abc$10177$abc$2256$li0_li0 )
  );
  \$lut  #(
    .LUT(32'h4f440000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10225  (
    .A({ spe, \$abc$10177$new_new_n224__ , \$abc$10177$abc$4549$lo080 , \$abc$10177$abc$4549$lo079 , \$abc$10177$new_new_n230__  }),
    .Y(\$abc$10177$abc$2301$verific$n618$114[0] )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10226  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [4], \wfifo.mem[2] [4], \wfifo.mem[1] [4], \wfifo.mem[0] [4] }),
    .Y(\$abc$10177$new_new_n249__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10227  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo087 , \$abc$10177$new_new_n249__ , \$abc$10177$abc$4549$lo088  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[4] )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10228  (
    .A({ \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$4309$lo0 , \wfifo.mem[3] [5], \wfifo.mem[2] [5], \wfifo.mem[1] [5], \wfifo.mem[0] [5] }),
    .Y(\$abc$10177$new_new_n251__ )
  );
  \$lut  #(
    .LUT(64'h3033f0aa00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10229  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n219__ , \$abc$10177$abc$4549$lo088 , \$abc$10177$new_new_n251__ , \$abc$10177$abc$4549$lo089  }),
    .Y(\$abc$10177$abc$2301$verific$n625$116[5] )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10230  (
    .A({ \$abc$10177$abc$4549$lo079 , spe, \$abc$10177$new_new_n230__  }),
    .Y(\$abc$10177$abc$2301$verific$n635$60 )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10231  (
    .A({ spif, \$abc$10177$abc$4390$lo4  }),
    .Y(\$abc$10177$abc$2301$verific$n233$34 )
  );
  \$lut  #(
    .LUT(4'h9),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10232  (
    .A({ \$abc$10177$abc$4271$lo1 , \rfifo.wp [1] }),
    .Y(\$abc$10177$new_new_n255__ )
  );
  \$lut  #(
    .LUT(64'hbfbbbbfbbbbbbbbb),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10233  (
    .A({ \rfifo.we , \$abc$10177$new_new_n255__ , \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$3648$lo0 , rst_i, \$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406  }),
    .Y(\$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409 )
  );
  \$lut  #(
    .LUT(64'h4200000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10234  (
    .A({ \rfifo.we , spe, rst_i, \$abc$10177$new_new_n255__ , \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$3648$lo0  }),
    .Y(\$abc$10177$abc$4489$li0_li0 )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10235  (
    .A({ cyc_i, stb_i, ack_o }),
    .Y(\$abc$10177$abc$4498$li0_li0 )
  );
  \$lut  #(
    .LUT(32'h80000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10236  (
    .A({ adr_i[1], we_i, adr_i[0], cyc_i, stb_i }),
    .Y(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 )
  );
  \$lut  #(
    .LUT(16'h0ecc),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10237  (
    .A({ spe, \$abc$10177$abc$4345$lo1 , \$abc$10177$abc$4505$lo7 , \$abc$10177$abc$4345$lo0  }),
    .Y(\$abc$10177$abc$3631$li1_li1 )
  );
  \$lut  #(
    .LUT(16'he22a),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10238  (
    .A({ \$abc$10177$abc$4345$lo0 , \$abc$10177$abc$4345$lo1 , spe, \$abc$10177$abc$4505$lo5  }),
    .Y(\$abc$10177$abc$2247$li1_li1 )
  );
  \$lut  #(
    .LUT(16'h0700),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10239  (
    .A({ spe, \$abc$10177$new_new_n215__ , \$abc$10177$new_new_n217__ , \$abc$10177$new_new_n218__  }),
    .Y(\$abc$10177$new_new_n262__ )
  );
  \$lut  #(
    .LUT(32'hcf30aaaa),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10240  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$abc$4549$lo066 , \$abc$10177$new_new_n218__ , \$abc$10177$abc$4549$lo065 , espr[3] }),
    .Y(\$abc$10177$abc$2428$verific$n458$93[7] )
  );
  \$lut  #(
    .LUT(64'h4100004100000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10241  (
    .A({ adr_i[0], \$abc$10177$abc$4271$lo1 , \rfifo.wp [1], \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$3648$lo0 , \$abc$10177$abc$4489$lo0  }),
    .Y(\$abc$10177$new_new_n264__ )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10242  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [0], \rfifo.mem[2] [0], \rfifo.mem[1] [0], \rfifo.mem[0] [0] }),
    .Y(\$abc$10177$new_new_n265__ )
  );
  \$lut  #(
    .LUT(64'hf0f03333ff00ffaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10243  (
    .A({ adr_i, \$abc$10177$new_new_n264__ , espr[2], \$abc$10177$new_new_n265__ , \$abc$10177$abc$4390$lo2  }),
    .Y(\$abc$10177$abc$4549$li000_li000 )
  );
  \$lut  #(
    .LUT(64'h9009000000000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10244  (
    .A({ adr_i[0], \$abc$10177$abc$4489$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.wp [1], \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$3648$lo0  }),
    .Y(\$abc$10177$new_new_n267__ )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10245  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [1], \rfifo.mem[2] [1], \rfifo.mem[1] [1], \rfifo.mem[0] [1] }),
    .Y(\$abc$10177$new_new_n268__ )
  );
  \$lut  #(
    .LUT(64'hf0f03333ff00ffaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10246  (
    .A({ adr_i, \$abc$10177$new_new_n267__ , espr[3], \$abc$10177$new_new_n268__ , \$abc$10177$abc$4390$lo1  }),
    .Y(\$abc$10177$abc$4549$li001_li001 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10247  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [2], \rfifo.mem[2] [2], \rfifo.mem[1] [2], \rfifo.mem[0] [2] }),
    .Y(\$abc$10177$new_new_n270__ )
  );
  \$lut  #(
    .LUT(64'hff0033330f0faaaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10248  (
    .A({ adr_i, \$abc$10177$abc$4505$lo2 , \$abc$10177$new_new_n224__ , \$abc$10177$new_new_n270__ , \$abc$10177$abc$4390$lo3  }),
    .Y(\$abc$10177$abc$4549$li002_li002 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10249  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [3], \rfifo.mem[2] [3], \rfifo.mem[1] [3], \rfifo.mem[0] [3] }),
    .Y(\$abc$10177$new_new_n272__ )
  );
  \$lut  #(
    .LUT(32'h90090000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10250  (
    .A({ \$abc$10177$abc$4354$lo0 , \$abc$10177$abc$3040$lo1 , \$abc$10177$abc$4309$lo0 , \$abc$10177$abc$3596$lo1 , \$abc$10177$abc$2232$lo0  }),
    .Y(\$abc$10177$new_new_n273__ )
  );
  \$lut  #(
    .LUT(64'hff003333f0f0aaaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10251  (
    .A({ adr_i, \$abc$10177$abc$4505$lo0 , \$abc$10177$new_new_n273__ , \$abc$10177$new_new_n272__ , \$abc$10177$abc$4390$lo5  }),
    .Y(\$abc$10177$abc$4549$li003_li003 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10252  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [4], \rfifo.mem[2] [4], \rfifo.mem[1] [4], \rfifo.mem[0] [4] }),
    .Y(\$abc$10177$new_new_n275__ )
  );
  \$lut  #(
    .LUT(16'ha03f),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10253  (
    .A({ adr_i[0], adr_i[1], \$abc$10177$new_new_n275__ , \$abc$10177$abc$4505$lo6  }),
    .Y(\$abc$10177$abc$4549$li004_li004 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10254  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [5], \rfifo.mem[2] [5], \rfifo.mem[1] [5], \rfifo.mem[0] [5] }),
    .Y(\$abc$10177$new_new_n277__ )
  );
  \$lut  #(
    .LUT(32'hf03300aa),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10255  (
    .A({ adr_i, \$abc$10177$abc$4505$lo1 , \$abc$10177$new_new_n277__ , \$abc$10177$abc$4390$lo0  }),
    .Y(\$abc$10177$abc$4549$li005_li005 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10256  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [6], \rfifo.mem[2] [6], \rfifo.mem[1] [6], \rfifo.mem[0] [6] }),
    .Y(\$abc$10177$new_new_n279__ )
  );
  \$lut  #(
    .LUT(64'hff003333f0f0aaaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10257  (
    .A({ adr_i, \$abc$10177$abc$4505$lo7 , wcol, \$abc$10177$new_new_n279__ , spe }),
    .Y(\$abc$10177$abc$4549$li006_li006 )
  );
  \$lut  #(
    .LUT(64'h00ff33330f0f5555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10258  (
    .A({ \$abc$10177$abc$2256$lo0 , \$abc$10177$abc$4271$lo1 , \rfifo.mem[3] [7], \rfifo.mem[2] [7], \rfifo.mem[1] [7], \rfifo.mem[0] [7] }),
    .Y(\$abc$10177$new_new_n281__ )
  );
  \$lut  #(
    .LUT(64'hff003333f0f0aaaa),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10259  (
    .A({ adr_i, \$abc$10177$abc$4505$lo5 , spif, \$abc$10177$new_new_n281__ , \$abc$10177$abc$4390$lo4  }),
    .Y(\$abc$10177$abc$4549$li007_li007 )
  );
  \$lut  #(
    .LUT(32'hff100000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10260  (
    .A({ spe, spif, \rfifo.we , \$abc$10177$abc$4345$lo1 , \$abc$10177$abc$4345$lo0  }),
    .Y(\$abc$10177$new_new_n283__ )
  );
  \$lut  #(
    .LUT(32'h40000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10261  (
    .A({ stb_i, we_i, adr_i[0], cyc_i, adr_i[1] }),
    .Y(\$abc$10177$new_new_n284__ )
  );
  \$lut  #(
    .LUT(8'h70),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10262  (
    .A({ \$abc$10177$new_new_n283__ , dat_i[7], \$abc$10177$new_new_n284__  }),
    .Y(\$abc$10177$abc$4549$li024_li024 )
  );
  \$lut  #(
    .LUT(64'h3f2a2a2a00000000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10263  (
    .A({ spe, \$abc$10177$new_new_n201__ , \$abc$10177$new_new_n273__ , dat_i[6], \$abc$10177$new_new_n284__ , wcol }),
    .Y(\$abc$10177$abc$4549$li025_li025 )
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10264  (
    .A({ \rfifo.we , \$abc$10177$abc$3648$lo0 , \rfifo.wp [1] }),
    .Y(\$abc$10177$abc$4549$new_n656_ )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10265  (
    .A({ \$abc$10177$abc$3648$lo0 , \rfifo.we , \rfifo.wp [1] }),
    .Y(\$abc$10177$abc$4549$new_n665_ )
  );
  \$lut  #(
    .LUT(8'h40),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10266  (
    .A({ \rfifo.we , \rfifo.wp [1], \$abc$10177$abc$3648$lo0  }),
    .Y(\$abc$10177$abc$4549$new_n674_ )
  );
  \$lut  #(
    .LUT(8'h80),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10267  (
    .A({ \$abc$10177$abc$3648$lo0 , \rfifo.wp [1], \rfifo.we  }),
    .Y(\$abc$10177$abc$4549$new_n683_ )
  );
  \$lut  #(
    .LUT(64'h0000fffffffefffe),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10268  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4390$lo1 , \$abc$10177$abc$4390$lo2 , espr[3:2] }),
    .Y(\$abc$10177$abc$4549$li059_li059 )
  );
  \$lut  #(
    .LUT(64'hff0000fffefefefe),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10269  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$abc$4549$lo060 , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4390$lo1 , espr[3:2] }),
    .Y(\$abc$10177$abc$4549$li060_li060 )
  );
  \$lut  #(
    .LUT(4'h8),
    .WIDTH(32'h00000002)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10270  (
    .A({ \$abc$10177$abc$4390$lo1 , \$abc$10177$abc$4390$lo2  }),
    .Y(\$abc$10177$new_new_n293__ )
  );
  \$lut  #(
    .LUT(8'h1e),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10271  (
    .A({ \$abc$10177$abc$4549$lo061 , \$abc$10177$abc$4549$lo060 , \$abc$10177$abc$4549$lo059  }),
    .Y(\$abc$10177$new_new_n294__ )
  );
  \$lut  #(
    .LUT(32'h00fffefe),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10272  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$new_new_n294__ , espr[2], espr[3], \$abc$10177$new_new_n293__  }),
    .Y(\$abc$10177$abc$4549$li061_li061 )
  );
  \$lut  #(
    .LUT(16'h0305),
    .WIDTH(32'h00000004)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10273  (
    .A({ \$abc$10177$abc$4390$lo2 , espr[3], \$abc$10177$abc$4390$lo1 , espr[2] }),
    .Y(\$abc$10177$new_new_n296__ )
  );
  \$lut  #(
    .LUT(64'hfffc000355555555),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10274  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$abc$4549$lo062 , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4549$lo061 , \$abc$10177$abc$4549$lo060 , \$abc$10177$new_new_n296__  }),
    .Y(\$abc$10177$abc$4549$li062_li062 )
  );
  \$lut  #(
    .LUT(32'h0001fffe),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10275  (
    .A({ \$abc$10177$abc$4549$lo063 , \$abc$10177$abc$4549$lo060 , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4549$lo061 , \$abc$10177$abc$4549$lo062  }),
    .Y(\$abc$10177$new_new_n298__ )
  );
  \$lut  #(
    .LUT(64'h00ff00ffffffb0b0),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10276  (
    .A({ \$abc$10177$new_new_n262__ , espr[3], \$abc$10177$new_new_n298__ , espr[2], \$abc$10177$abc$4390$lo2 , \$abc$10177$abc$4390$lo1  }),
    .Y(\$abc$10177$abc$4549$li063_li063 )
  );
  \$lut  #(
    .LUT(64'h00000001fffffffe),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10277  (
    .A({ \$abc$10177$abc$4549$lo064 , \$abc$10177$abc$4549$lo063 , \$abc$10177$abc$4549$lo062 , \$abc$10177$abc$4549$lo061 , \$abc$10177$abc$4549$lo059 , \$abc$10177$abc$4549$lo060  }),
    .Y(\$abc$10177$new_new_n300__ )
  );
  \$lut  #(
    .LUT(32'h00fff8f8),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10278  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$new_new_n300__ , espr[3], \$abc$10177$abc$4390$lo1 , espr[2] }),
    .Y(\$abc$10177$abc$4549$li064_li064 )
  );
  \$lut  #(
    .LUT(64'h00ffff00f8f8f8f8),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10279  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$new_new_n218__ , \$abc$10177$abc$4549$lo065 , espr[3], \$abc$10177$new_new_n293__ , espr[2] }),
    .Y(\$abc$10177$abc$4549$li065_li065 )
  );
  \$lut  #(
    .LUT(8'h10),
    .WIDTH(32'h00000003)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10280  (
    .A({ \$abc$10177$new_new_n218__ , \$abc$10177$abc$4549$lo066 , \$abc$10177$abc$4549$lo065  }),
    .Y(\$abc$10177$new_new_n303__ )
  );
  \$lut  #(
    .LUT(64'h0ff00ff0eeee0000),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10281  (
    .A({ \$abc$10177$new_new_n262__ , espr[3], \$abc$10177$new_new_n303__ , \$abc$10177$abc$4549$lo067 , \$abc$10177$abc$4390$lo2 , \$abc$10177$abc$4390$lo1  }),
    .Y(\$abc$10177$abc$4549$li067_li067 )
  );
  \$lut  #(
    .LUT(64'hf0ff0f0088888888),
    .WIDTH(32'h00000006)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10282  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$abc$4549$lo068 , \$abc$10177$new_new_n303__ , \$abc$10177$abc$4549$lo067 , \$abc$10177$abc$4390$lo1 , espr[3] }),
    .Y(\$abc$10177$abc$4549$li068_li068 )
  );
  \$lut  #(
    .LUT(32'h00010000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10283  (
    .A({ \$abc$10177$new_new_n218__ , \$abc$10177$abc$4549$lo066 , \$abc$10177$abc$4549$lo065 , \$abc$10177$abc$4549$lo067 , \$abc$10177$abc$4549$lo068  }),
    .Y(\$abc$10177$new_new_n306__ )
  );
  \$lut  #(
    .LUT(32'h0ff08888),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10284  (
    .A({ \$abc$10177$new_new_n262__ , \$abc$10177$new_new_n306__ , \$abc$10177$abc$4549$lo069 , \$abc$10177$new_new_n293__ , espr[3] }),
    .Y(\$abc$10177$abc$4549$li069_li069 )
  );
  \$lut  #(
    .LUT(32'h0d000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10285  (
    .A({ spe, \$abc$10177$abc$4549$lo070 , \$abc$10177$new_new_n215__ , \$abc$10177$abc$4549$lo069 , \$abc$10177$new_new_n306__  }),
    .Y(\$abc$10177$abc$4549$li070_li070 )
  );
  \$lut  #(
    .LUT(32'h10000000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10286  (
    .A({ \$abc$10177$new_new_n218__ , \$abc$10177$new_new_n217__ , \$abc$10177$abc$4549$lo079 , \$abc$10177$abc$4549$lo082 , \$abc$10177$abc$4549$lo081  }),
    .Y(\$abc$10177$new_new_n309__ )
  );
  \$lut  #(
    .LUT(32'h3cf50000),
    .WIDTH(32'h00000005)
  ) \$abc$10177$auto$blifparse.cc:515:parse_blif$10287  (
    .A({ spe, \$abc$10177$abc$4549$lo080 , \$abc$10177$abc$4549$lo083 , \$abc$10177$new_new_n309__ , \$abc$10177$abc$4549$lo079  }),
    .Y(\$abc$10177$abc$4549$li083_li083 )
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4271$auto$blifparse.cc:362:parse_blif$4272  (
    .C(clock0),
    .D(\$abc$10177$abc$2256$li0_li0 ),
    .E(\$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406 ),
    .Q(\$abc$10177$abc$2256$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4271$auto$blifparse.cc:362:parse_blif$4273  (
    .C(clock0),
    .D(\$abc$10177$abc$3833$li1_li1 ),
    .E(\$abc$10177$abc$2256$auto$opt_dff.cc:194:make_patterns_logic$406 ),
    .Q(\$abc$10177$abc$4271$lo1 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4309$auto$blifparse.cc:362:parse_blif$4310  (
    .C(clock0),
    .D(\$abc$10177$abc$3596$li0_li0 ),
    .E(\$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397 ),
    .Q(\$abc$10177$abc$4309$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4309$auto$blifparse.cc:362:parse_blif$4311  (
    .C(clock0),
    .D(\$abc$10177$abc$3596$li1_li1 ),
    .E(\$abc$10177$abc$2371$auto$opt_dff.cc:194:make_patterns_logic$397 ),
    .Q(\$abc$10177$abc$3596$lo1 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$4345$auto$blifparse.cc:362:parse_blif$4346  (
    .C(clock0),
    .D(\$abc$10177$abc$2247$li1_li1 ),
    .E(\$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 ),
    .Q(\$abc$10177$abc$4345$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$4345$auto$blifparse.cc:362:parse_blif$4347  (
    .C(clock0),
    .D(\$abc$10177$abc$3631$li1_li1 ),
    .E(\$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 ),
    .Q(\$abc$10177$abc$4345$lo1 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$4354$auto$blifparse.cc:362:parse_blif$4355  (
    .C(clock0),
    .D(\$abc$10177$abc$4354$li0_li0 ),
    .E(\$abc$10177$abc$2407$auto$opt_dff.cc:194:make_patterns_logic$400 ),
    .Q(\$abc$10177$abc$4354$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4362$auto$blifparse.cc:362:parse_blif$4363  (
    .C(clock0),
    .D(\$abc$10177$abc$3648$li0_li0 ),
    .E(\$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 ),
    .Q(\$abc$10177$abc$3648$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4362$auto$blifparse.cc:362:parse_blif$4364  (
    .C(clock0),
    .D(\$abc$10177$abc$3648$li1_li1 ),
    .E(\$abc$10177$abc$2247$auto$opt_dff.cc:194:make_patterns_logic$385 ),
    .Q(\rfifo.wp [1]),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4375$auto$blifparse.cc:362:parse_blif$4376  (
    .C(clock0),
    .D(\$abc$10177$abc$2232$li0_li0 ),
    .E(\$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394 ),
    .Q(\$abc$10177$abc$2232$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4375$auto$blifparse.cc:362:parse_blif$4377  (
    .C(clock0),
    .D(\$abc$10177$abc$3661$li1_li1 ),
    .E(\$abc$10177$abc$2232$auto$opt_dff.cc:194:make_patterns_logic$394 ),
    .Q(\$abc$10177$abc$3040$lo1 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4391  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4392  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo1 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4393  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo2 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4394  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo3 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4395  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo4 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4396  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(\$abc$10177$abc$4390$lo5 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4390$auto$blifparse.cc:362:parse_blif$4397  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$abc$2301$auto$opt_dff.cc:219:make_patterns_logic$391 ),
    .Q(spe),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$abc$4489$auto$blifparse.cc:362:parse_blif$4490  (
    .C(clock0),
    .D(\$abc$10177$abc$4489$li0_li0 ),
    .E(\$abc$10177$abc$2292$auto$opt_dff.cc:194:make_patterns_logic$409 ),
    .Q(\$abc$10177$abc$4489$lo0 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:36.12-36.78" *)
  dffsre \$abc$4498$auto$blifparse.cc:362:parse_blif$4499  (
    .C(clock0),
    .D(\$abc$10177$abc$4498$li0_li0 ),
    .E(1'h1),
    .Q(ack_o),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4506  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo0 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4507  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo1 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4508  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo2 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4509  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(espr[3]),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4510  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(espr[2]),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4511  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo5 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4512  (
    .C(clock0),
    .D(dat_i[4]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo6 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:98.12-98.75" *)
  dffsre \$abc$4505$auto$blifparse.cc:362:parse_blif$4513  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$abc$2428$auto$opt_dff.cc:219:make_patterns_logic$388 ),
    .Q(\$abc$10177$abc$4505$lo7 ),
    .R(rst_i),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4550  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li000_li000 ),
    .E(1'h1),
    .Q(dat_o[0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4551  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li001_li001 ),
    .E(1'h1),
    .Q(dat_o[1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4552  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li002_li002 ),
    .E(1'h1),
    .Q(dat_o[2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4553  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li003_li003 ),
    .E(1'h1),
    .Q(dat_o[3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4554  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li004_li004 ),
    .E(1'h1),
    .Q(dat_o[4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4555  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li005_li005 ),
    .E(1'h1),
    .Q(dat_o[5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4556  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li006_li006 ),
    .E(1'h1),
    .Q(dat_o[6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4557  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li007_li007 ),
    .E(1'h1),
    .Q(dat_o[7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4574  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li024_li024 ),
    .E(1'h1),
    .Q(spif),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4575  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li025_li025 ),
    .E(1'h1),
    .Q(wcol),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4576  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n233$34 ),
    .E(1'h1),
    .Q(inta_o),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4609  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li059_li059 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo059 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4610  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li060_li060 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo060 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4611  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li061_li061 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo061 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4612  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li062_li062 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo062 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4613  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li063_li063 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo063 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4614  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li064_li064 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo064 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4615  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li065_li065 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo065 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4616  (
    .C(clock0),
    .D(\$abc$10177$abc$2428$verific$n458$93[7] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo066 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4617  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li067_li067 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo067 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4618  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li068_li068 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo068 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4619  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li069_li069 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo069 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4620  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li070_li070 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo070 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4629  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n618$114[0] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo079 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4630  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n618$114[1] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo080 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4631  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n621$115[0] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo081 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4632  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n621$115[1] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo082 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4633  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$li083_li083 ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo083 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4634  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[0] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo084 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4635  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[1] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo085 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4636  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[2] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo086 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4637  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[3] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo087 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4638  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[4] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo088 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4639  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[5] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo089 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4640  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[6] ),
    .E(1'h1),
    .Q(\$abc$10177$abc$4549$lo090 ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4641  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n625$116[7] ),
    .E(1'h1),
    .Q(mosi_o),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4642  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n634$59 ),
    .E(1'h1),
    .Q(\wfifo.re ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4643  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n635$60 ),
    .E(1'h1),
    .Q(\rfifo.we ),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:18.12-18.81" *)
  dffsre \$abc$4549$auto$blifparse.cc:362:parse_blif$4644  (
    .C(clock0),
    .D(\$abc$10177$abc$2301$verific$n636$61 ),
    .E(1'h1),
    .Q(sck_o),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4955  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4956  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4957  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4958  (
    .C(clock0),
    .D(dat_i[4]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4959  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4960  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4961  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4962  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$techmap$techmap5297$auto$ff.cc:262:slice$4955.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[2] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4963  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4964  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4965  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4966  (
    .C(clock0),
    .D(dat_i[4]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4967  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4968  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4969  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$4970  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$techmap$techmap10000$auto$ff.cc:262:slice$4965.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[3] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4971  (
    .C(clock0),
    .D(mosi_o),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4972  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo090 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4973  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo089 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4974  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo088 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4975  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo087 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4976  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo086 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4977  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo085 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4978  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo084 ),
    .E(\$abc$10177$abc$4549$new_n683_ ),
    .Q(\rfifo.mem[3] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4979  (
    .C(clock0),
    .D(mosi_o),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4980  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo090 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4981  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo089 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4982  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo088 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4983  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo087 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4984  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo086 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4985  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo085 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4986  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo084 ),
    .E(\$abc$10177$abc$4549$new_n674_ ),
    .Q(\rfifo.mem[2] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4987  (
    .C(clock0),
    .D(mosi_o),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4988  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo090 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4989  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo089 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4990  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo088 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4991  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo087 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4992  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo086 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4993  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo085 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4994  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo084 ),
    .E(\$abc$10177$abc$4549$new_n665_ ),
    .Q(\rfifo.mem[1] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4995  (
    .C(clock0),
    .D(mosi_o),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4996  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo090 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4997  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo089 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4998  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo088 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$4999  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo087 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$5000  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo086 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$5001  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo085 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:80.12-80.76" *)
  dffsre \$auto$ff.cc:262:slice$5002  (
    .C(clock0),
    .D(\$abc$10177$abc$4549$lo084 ),
    .E(\$abc$10177$abc$4549$new_n656_ ),
    .Q(\rfifo.mem[0] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5003  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5004  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5005  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5006  (
    .C(clock0),
    .D(dat_i[4]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5007  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5008  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5009  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5010  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$techmap$techmap10050$auto$ff.cc:262:slice$5003.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[0] [0]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5011  (
    .C(clock0),
    .D(dat_i[7]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [7]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5012  (
    .C(clock0),
    .D(dat_i[6]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [6]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5013  (
    .C(clock0),
    .D(dat_i[5]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [5]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5014  (
    .C(clock0),
    .D(dat_i[4]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [4]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5015  (
    .C(clock0),
    .D(dat_i[3]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [3]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5016  (
    .C(clock0),
    .D(dat_i[2]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [2]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5017  (
    .C(clock0),
    .D(dat_i[1]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [1]),
    .R(1'h1),
    .S(1'h1)
  );
  (* module_not_derived = 32'h00000001 *)
  (* src = "/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89.12-89.77" *)
  dffsre \$auto$ff.cc:262:slice$5018  (
    .C(clock0),
    .D(dat_i[0]),
    .E(\$abc$10177$techmap$techmap10061$auto$ff.cc:262:slice$5011.$logic_not$/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v:89$5211_Y ),
    .Q(\wfifo.mem[1] [0]),
    .R(1'h1),
    .S(1'h1)
  );
endmodule
