{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1538372666338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1538372666341 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 01 15:44:26 2018 " "Processing started: Mon Oct 01 15:44:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1538372666341 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1538372666341 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mic_array_test_1 -c mic_array_test_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mic_array_test_1 -c mic_array_test_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1538372666341 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1538372669241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_array_test_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mic_array_test_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mic_array_test_1 " "Found entity 1: mic_array_test_1" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/clk_div.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div2.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_div2.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div2 " "Found entity 1: clk_div2" {  } { { "clk_div2.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/clk_div2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "risingedge_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file risingedge_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge_DFlipFlop " "Found entity 1: RisingEdge_DFlipFlop" {  } { { "RisingEdge_DFlipFlop.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/RisingEdge_DFlipFlop.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge_dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file fallingedge_dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge_DFlipFlop " "Found entity 1: FallingEdge_DFlipFlop" {  } { { "FallingEdge_DFlipFlop.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/FallingEdge_DFlipFlop.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/cic_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic_filter " "Found entity 1: cic_filter" {  } { { "output_files/cic_filter.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372669554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372669554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic_filter_cic.vhd 4 2 " "Found 4 design units, including 2 entities, in source file output_files/cic_filter_cic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cic_filter_cic_core-arch_of_cic_filter_cic_core " "Found design unit 1: cic_filter_cic_core-arch_of_cic_filter_cic_core" {  } { { "output_files/cic_filter_cic.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670056 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cic_filter_cic-struct " "Found design unit 2: cic_filter_cic-struct" {  } { { "output_files/cic_filter_cic.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 416 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670056 ""} { "Info" "ISGN_ENTITY_NAME" "1 cic_filter_cic_core " "Found entity 1: cic_filter_cic_core" {  } { { "output_files/cic_filter_cic.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670056 ""} { "Info" "ISGN_ENTITY_NAME" "2 cic_filter_cic " "Found entity 2: cic_filter_cic" {  } { { "output_files/cic_filter_cic.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_cic_lib_pkg_cic_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file output_files/cic-library/auk_dspip_cic_lib_pkg_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg_cic_130 " "Found design unit 1: auk_dspip_cic_lib_pkg_cic_130" {  } { { "output_files/cic-library/auk_dspip_cic_lib_pkg_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_cic_lib_pkg_cic_130.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_differentiator_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator_cic_130-SYN " "Found design unit 1: auk_dspip_differentiator_cic_130-SYN" {  } { { "output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670144 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator_cic_130 " "Found entity 1: auk_dspip_differentiator_cic_130" {  } { { "output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_downsample_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_downsample_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample_cic_130-SYN " "Found design unit 1: auk_dspip_downsample_cic_130-SYN" {  } { { "output_files/cic-library/auk_dspip_downsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_downsample_cic_130.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670193 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample_cic_130 " "Found entity 1: auk_dspip_downsample_cic_130" {  } { { "output_files/cic-library/auk_dspip_downsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_downsample_cic_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample_cic_130-SYN " "Found design unit 1: auk_dspip_variable_downsample_cic_130-SYN" {  } { { "output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670230 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample_cic_130 " "Found entity 1: auk_dspip_variable_downsample_cic_130" {  } { { "output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_variable_downsample_cic_130.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_integrator_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_integrator_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator_cic_130-SYN " "Found design unit 1: auk_dspip_integrator_cic_130-SYN" {  } { { "output_files/cic-library/auk_dspip_integrator_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_integrator_cic_130.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670280 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator_cic_130 " "Found entity 1: auk_dspip_integrator_cic_130" {  } { { "output_files/cic-library/auk_dspip_integrator_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_integrator_cic_130.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_upsample_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_upsample_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample_cic_130-SYN " "Found design unit 1: auk_dspip_upsample_cic_130-SYN" {  } { { "output_files/cic-library/auk_dspip_upsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_upsample_cic_130.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670315 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample_cic_130 " "Found entity 1: auk_dspip_upsample_cic_130" {  } { { "output_files/cic-library/auk_dspip_upsample_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_upsample_cic_130.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd 2 0 " "Found 2 design units, including 0 entities, in source file output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_cic_130 " "Found design unit 1: auk_dspip_math_pkg_cic_130" {  } { { "output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670366 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_cic_130-body " "Found design unit 2: auk_dspip_math_pkg_cic_130-body" {  } { { "output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_math_pkg_cic_130.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_lib_pkg_cic_130.vhd 1 0 " "Found 1 design units, including 0 entities, in source file output_files/cic-library/auk_dspip_lib_pkg_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_cic_130 " "Found design unit 1: auk_dspip_lib_pkg_cic_130" {  } { { "output_files/cic-library/auk_dspip_lib_pkg_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_lib_pkg_cic_130.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_delay_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_delay_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay_cic_130-rtl " "Found design unit 1: auk_dspip_delay_cic_130-rtl" {  } { { "output_files/cic-library/auk_dspip_delay_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_delay_cic_130.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670485 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay_cic_130 " "Found entity 1: auk_dspip_delay_cic_130" {  } { { "output_files/cic-library/auk_dspip_delay_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_delay_cic_130.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_fastadd_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_fastadd_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd_cic_130-beh " "Found design unit 1: auk_dspip_fastadd_cic_130-beh" {  } { { "output_files/cic-library/auk_dspip_fastadd_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_fastadd_cic_130.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670521 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd_cic_130 " "Found entity 1: auk_dspip_fastadd_cic_130" {  } { { "output_files/cic-library/auk_dspip_fastadd_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_fastadd_cic_130.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub_cic_130-beh " "Found design unit 1: auk_dspip_fastaddsub_cic_130-beh" {  } { { "output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670563 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub_cic_130 " "Found entity 1: auk_dspip_fastaddsub_cic_130" {  } { { "output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_fastaddsub_cic_130.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_cic_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_cic_130-rtl" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670639 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_cic_130 " "Found entity 1: auk_dspip_avalon_streaming_sink_cic_130" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_cic_130-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_cic_130-rtl" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670704 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_cic_130 " "Found entity 1: auk_dspip_avalon_streaming_source_cic_130" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_source_cic_130.vhd" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_cic_130-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_cic_130-struct" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670741 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_cic_130 " "Found entity 1: auk_dspip_avalon_streaming_controller_cic_130" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/cic-library/auk_dspip_roundsat_cic_130.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/cic-library/auk_dspip_roundsat_cic_130.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_cic_130-beh " "Found design unit 1: auk_dspip_roundsat_cic_130-beh" {  } { { "output_files/cic-library/auk_dspip_roundsat_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_roundsat_cic_130.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670796 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_cic_130 " "Found entity 1: auk_dspip_roundsat_cic_130" {  } { { "output_files/cic-library/auk_dspip_roundsat_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_roundsat_cic_130.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic_cicfilter_connection.v 1 1 " "Found 1 design units, including 1 entities, in source file mic_cicfilter_connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 mic_cicfilter_connection " "Found entity 1: mic_cicfilter_connection" {  } { { "mic_cicfilter_connection.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_cicfilter_connection.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_40khz.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_40khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_40khz " "Found entity 1: clk_40khz" {  } { { "clk_40khz.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/clk_40khz.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_timing " "Found entity 1: signal_timing" {  } { { "signal_timing.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/signal_timing.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter_connection.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter_connection.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter_connection " "Found entity 1: transmitter_connection" {  } { { "transmitter_connection.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/transmitter_connection.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_display_2dig.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_display_2dig.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay_2dig " "Found entity 1: hexdisplay_2dig" {  } { { "hex_display_2dig.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/hex_display_2dig.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372670987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372670987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sig " "Found entity 1: inv_sig" {  } { { "inv_sig.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/inv_sig.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372671023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372671023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hexdisplay_2dig_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hexdisplay_2dig_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 hexdisplay_2dig_v2 " "Found entity 1: hexdisplay_2dig_v2" {  } { { "output_files/hexdisplay_2dig_v2.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/hexdisplay_2dig_v2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372671072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372671072 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mic_array_test_1 " "Elaborating entity \"mic_array_test_1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1538372673268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] mic_array_test_1.v(6) " "Output port \"LEDR\[17\]\" at mic_array_test_1.v(6) has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1538372673315 "|mic_array_test_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[0\] mic_array_test_1.v(6) " "Output port \"LEDR\[0\]\" at mic_array_test_1.v(6) has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1538372673315 "|mic_array_test_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8\] mic_array_test_1.v(7) " "Output port \"LEDG\[8\]\" at mic_array_test_1.v(7) has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1538372673316 "|mic_array_test_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[6..0\] mic_array_test_1.v(7) " "Output port \"LEDG\[6..0\]\" at mic_array_test_1.v(7) has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1538372673316 "|mic_array_test_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay_2dig hexdisplay_2dig:H1_H0 " "Elaborating entity \"hexdisplay_2dig\" for hierarchy \"hexdisplay_2dig:H1_H0\"" {  } { { "mic_array_test_1.v" "H1_H0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexdisplay_2dig_v2 hexdisplay_2dig_v2:H7_H6 " "Elaborating entity \"hexdisplay_2dig_v2\" for hierarchy \"hexdisplay_2dig_v2:H7_H6\"" {  } { { "mic_array_test_1.v" "H7_H6" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:clk_div_12 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:clk_div_12\"" {  } { { "mic_array_test_1.v" "clk_div_12" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673424 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 clk_div.v(37) " "Verilog HDL assignment warning at clk_div.v(37): truncated value with size 32 to match size of target (3)" {  } { { "clk_div.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/clk_div.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538372673473 "|mic_array_test_1|clk_div:clk_div_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_40khz clk_40khz:clk_40 " "Elaborating entity \"clk_40khz\" for hierarchy \"clk_40khz:clk_40\"" {  } { { "mic_array_test_1.v" "clk_40" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clk_40khz.v(37) " "Verilog HDL assignment warning at clk_40khz.v(37): truncated value with size 32 to match size of target (10)" {  } { { "clk_40khz.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/clk_40khz.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1538372673534 "|mic_array_test_1|clk_40khz:clk_40"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_sig inv_sig:inv_sig_1 " "Elaborating entity \"inv_sig\" for hierarchy \"inv_sig:inv_sig_1\"" {  } { { "mic_array_test_1.v" "inv_sig_1" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_timing signal_timing:signal_connections " "Elaborating entity \"signal_timing\" for hierarchy \"signal_timing:signal_connections\"" {  } { { "mic_array_test_1.v" "signal_connections" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter_connection transmitter_connection:transmitter_connect_p " "Elaborating entity \"transmitter_connection\" for hierarchy \"transmitter_connection:transmitter_connect_p\"" {  } { { "mic_array_test_1.v" "transmitter_connect_p" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge_DFlipFlop RisingEdge_DFlipFlop:dflipflop_mic1 " "Elaborating entity \"RisingEdge_DFlipFlop\" for hierarchy \"RisingEdge_DFlipFlop:dflipflop_mic1\"" {  } { { "mic_array_test_1.v" "dflipflop_mic1" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FallingEdge_DFlipFlop FallingEdge_DFlipFlop:dflipflop_mic2 " "Elaborating entity \"FallingEdge_DFlipFlop\" for hierarchy \"FallingEdge_DFlipFlop:dflipflop_mic2\"" {  } { { "mic_array_test_1.v" "dflipflop_mic2" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mic_cicfilter_connection mic_cicfilter_connection:mic_7_cic " "Elaborating entity \"mic_cicfilter_connection\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\"" {  } { { "mic_array_test_1.v" "mic_7_cic" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673823 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reset_n mic_cicfilter_connection.v(18) " "Verilog HDL or VHDL warning at mic_cicfilter_connection.v(18): object \"reset_n\" assigned a value but never read" {  } { { "mic_cicfilter_connection.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_cicfilter_connection.v" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1538372673857 "|mic_array_test_1|mic_cicfilter_connection:mic_7_cic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_filter mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst " "Elaborating entity \"cic_filter\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\"" {  } { { "mic_cicfilter_connection.v" "cic_filter_inst" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_cicfilter_connection.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_filter_cic mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst " "Elaborating entity \"cic_filter_cic\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\"" {  } { { "output_files/cic_filter.v" "cic_filter_cic_inst" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372673924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\"" {  } { { "output_files/cic_filter_cic.vhd" "aii_sink" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\"" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" "\\normal_fifo:fifo_eab_off:in_fifo" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_sink_cic_130.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 275 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\] " "Elaborating entity \"lpm_ff\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_ff:data_node\[0\]\[3\]\"" {  } { { "a_fffifo.tdf" "data_node\[0\]\[3\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 94 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\] " "Elaborating entity \"lpm_mux\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\"" {  } { { "a_fffifo.tdf" "row_data_out_mux\[0\]" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 95 19 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674572 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_qmc.tdf 1 1 " "Using design file db/mux_qmc.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Found entity 1: mux_qmc" {  } { { "mux_qmc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/mux_qmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372674723 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372674723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_qmc:auto_generated " "Elaborating entity \"mux_qmc\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:row_data_out_mux\[0\]\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\"" {  } { { "a_fffifo.tdf" "col_data_out_mux" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 96 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372674797 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/mux_nmc.tdf 1 1 " "Using design file db/mux_nmc.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nmc " "Found entity 1: mux_nmc" {  } { { "mux_nmc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/mux_nmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372675158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372675158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_nmc mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_nmc:auto_generated " "Elaborating entity \"mux_nmc\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_mux:col_data_out_mux\|mux_nmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675305 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cntr_g6f.tdf 1 1 " "Using design file db/cntr_g6f.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g6f " "Found entity 1: cntr_g6f" {  } { { "cntr_g6f.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cntr_g6f.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372675442 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372675442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_g6f mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated " "Elaborating entity \"cntr_g6f\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_g6f:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675635 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/cmpr_mag.tdf 1 1 " "Using design file db/cmpr_mag.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mag " "Found entity 1: cmpr_mag" {  } { { "cmpr_mag.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_mag.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372675764 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372675764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mag mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated " "Elaborating entity \"cmpr_mag\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_mag:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_sink_cic_130:aii_sink\|scfifo:\\normal_fifo:fifo_eab_off:in_fifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_source_cic_130:aii_source " "Elaborating entity \"auk_dspip_avalon_streaming_source_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_source_cic_130:aii_source\"" {  } { { "output_files/cic_filter_cic.vhd" "aii_source" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_130:aii_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|auk_dspip_avalon_streaming_controller_cic_130:aii_controller\"" {  } { { "output_files/cic_filter_cic.vhd" "aii_controller" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_filter_cic_core mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core " "Elaborating entity \"cic_filter_cic_core\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\"" {  } { { "output_files/cic_filter_cic.vhd" "cic_core" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372675998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0 " "Elaborating entity \"auk_dspip_integrator_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\"" {  } { { "output_files/cic_filter_cic.vhd" "auk_dspip_integrator_0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "output_files/cic-library/auk_dspip_integrator_cic_130.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_integrator_cic_130.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676179 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/add_sub_4ri.tdf 1 1 " "Using design file db/add_sub_4ri.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ri " "Found entity 1: add_sub_4ri" {  } { { "add_sub_4ri.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/add_sub_4ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372676312 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372676312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_4ri mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_4ri:auto_generated " "Elaborating entity \"add_sub_4ri\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|LPM_ADD_SUB:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_4ri:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|auk_dspip_delay_cic_130:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_integrator_cic_130:auk_dspip_integrator_0\|auk_dspip_delay_cic_130:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "output_files/cic-library/auk_dspip_integrator_cic_130.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_integrator_cic_130.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|scfifo:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|scfifo:in_fifo\"" {  } { { "output_files/cic_filter_cic.vhd" "in_fifo" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_regfifo mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo " "Elaborating entity \"a_regfifo\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|scfifo:in_fifo\|a_regfifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 254 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst " "Elaborating entity \"auk_dspip_downsample_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_downsample_cic_130:auk_dspip_downsample_inst\"" {  } { { "output_files/cic_filter_cic.vhd" "auk_dspip_downsample_inst" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator_cic_130 mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0 " "Elaborating entity \"auk_dspip_differentiator_cic_130\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0\"" {  } { { "output_files/cic_filter_cic.vhd" "auk_dspip_differentiator_0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic_filter_cic.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\"" {  } { { "output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" "u0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_differentiator_cic_130.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676859 ""}
{ "Warning" "WSGN_SEARCH_FILE" "db/add_sub_5si.tdf 1 1 " "Using design file db/add_sub_5si.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5si " "Found entity 1: add_sub_5si" {  } { { "add_sub_5si.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/add_sub_5si.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372676973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1538372676973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_5si mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_5si:auto_generated " "Elaborating entity \"add_sub_5si\" for hierarchy \"mic_cicfilter_connection:mic_7_cic\|cic_filter:cic_filter_inst\|cic_filter_cic:cic_filter_cic_inst\|cic_filter_cic_core:cic_core\|auk_dspip_differentiator_cic_130:auk_dspip_differentiator_0\|LPM_ADD_SUB:u0\|add_sub_5si:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372676977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_blp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_blp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_blp " "Found entity 1: sld_ela_trigger_blp" {  } { { "sld_ela_trigger_blp.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/sld_ela_trigger_blp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372685625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372685625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9 " "Found entity 1: sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9" {  } { { "sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/sld_reserved_mic_array_test_1_auto_signaltap_0_1_a6c9.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372685852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372685852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qhk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qhk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qhk " "Found entity 1: cmpr_qhk" {  } { { "cmpr_qhk.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_qhk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372686434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372686434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_cgk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_cgk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_cgk " "Found entity 1: cmpr_cgk" {  } { { "cmpr_cgk.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_cgk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372686723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372686723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4gk.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4gk.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4gk " "Found entity 1: cmpr_4gk" {  } { { "cmpr_4gk.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_4gk.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372686976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372686976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mv14 " "Found entity 1: altsyncram_mv14" {  } { { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372692346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372692346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ujq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ujq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ujq1 " "Found entity 1: altsyncram_ujq1" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372692547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372692547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9oc " "Found entity 1: mux_9oc" {  } { { "mux_9oc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/mux_9oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372693099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372693099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "decode_rqf.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372693592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372693592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jdi " "Found entity 1: cntr_jdi" {  } { { "cntr_jdi.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cntr_jdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372693967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372693967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "cmpr_ccc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372694131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372694131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u4j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u4j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u4j " "Found entity 1: cntr_u4j" {  } { { "cntr_u4j.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cntr_u4j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372694439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372694439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "cntr_sbi.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372694853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372694853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "cmpr_9cc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372695029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372695029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "cntr_gui.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372695337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372695337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "cmpr_5cc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372695478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372695478 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372695947 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "signal_timing:signal_connections\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"signal_timing:signal_connections\|Div0\"" {  } { { "signal_timing.v" "Div0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/signal_timing.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372701210 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "mic_array_test_1.v" "Mult0" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372701210 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1538372701210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "signal_timing:signal_connections\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"signal_timing:signal_connections\|lpm_divide:Div0\"" {  } { { "signal_timing.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/signal_timing.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372701380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "signal_timing:signal_connections\|lpm_divide:Div0 " "Instantiated megafunction \"signal_timing:signal_connections\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372701382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372701382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372701382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372701382 ""}  } { { "signal_timing.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/signal_timing.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538372701382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_rfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_rfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_rfm " "Found entity 1: lpm_divide_rfm" {  } { { "lpm_divide_rfm.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/lpm_divide_rfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372701496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372701496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "sign_div_unsign_5nh.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372701601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372701601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c5f " "Found entity 1: alt_u_div_c5f" {  } { { "alt_u_div_c5f.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/alt_u_div_c5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372701740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372701740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "add_sub_lkc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372701953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372701953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "add_sub_mkc.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372702142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372702142 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702377 ""}  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538372702377 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "add_sub_5ch.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372702768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372702768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult0\|altshift:external_latency_ffs lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 70 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372702923 ""}
{ "Info" "IBAL_BAL_CONVERTED_RAM_SLICES_TOP_MSG" "1 " "Converted the following 1 logical RAM block slices to smaller depth" { { "Info" "IBAL_BAL_CONVERTED_LOGICAL_RAM_GROUP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ALTSYNCRAM 512 " "Converted the following logical RAM block \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ALTSYNCRAM\" slices to smaller maximum block depth of 512" { { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a0 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a0\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 43 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a1 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a1\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 73 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a2 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a2\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 103 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a3 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a3\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 133 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a4 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a4\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 163 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a5 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a5\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 193 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a6 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a6\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 223 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a7 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a7\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 253 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a8 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a8\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 283 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a9 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a9\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 313 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a10 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a10\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 343 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a11 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a11\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 373 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a12 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a12\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 403 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a13 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a13\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 433 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a14 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a14\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 463 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a15 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a15\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 493 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a16 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a16\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 523 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a17 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a17\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 553 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a18 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a18\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 583 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a19 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a19\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 613 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a20 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a20\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 643 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a21 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a21\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 673 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a22 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a22\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 703 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a23 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a23\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 733 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a24 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a24\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 763 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a25 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a25\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 793 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a26 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a26\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 823 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a27 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a27\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 853 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a28 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a28\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 883 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a29 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a29\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 913 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a30 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a30\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 943 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a31 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a31\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 973 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a32 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a32\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1003 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a33 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a33\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1033 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a34 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a34\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1063 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a35 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a35\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1093 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a36 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a36\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1123 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a37 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a37\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1153 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a38 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a38\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1183 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a39 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a39\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1213 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a40 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a40\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1243 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a41 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a41\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1273 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a42 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a42\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1303 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a43 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a43\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1333 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a44 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a44\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1363 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a45 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a45\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1393 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a46 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a46\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1423 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a47 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a47\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1453 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a48 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a48\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1483 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a49 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a49\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1513 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a50 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a50\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1543 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a51 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a51\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1573 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a52 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a52\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1603 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a53 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a53\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1633 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a54 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a54\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1663 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a55 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a55\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1693 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a56 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a56\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1723 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a57 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a57\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1753 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a58 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a58\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1783 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a59 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a59\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1813 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a60 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a60\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1843 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a61 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a61\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1873 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a62 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a62\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1903 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a63 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a63\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1933 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a64 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a64\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1963 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a65 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a65\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 1993 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a66 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a66\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2023 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a67 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a67\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2053 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a68 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a68\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2083 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a69 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a69\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2113 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a70 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a70\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2143 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a71 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a71\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2173 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a72 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a72\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2203 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a73 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a73\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2233 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a74 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a74\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2263 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a75 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a75\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2293 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a76 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a76\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2323 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a77 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a77\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2353 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a78 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a78\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2383 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a79 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a79\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2413 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a80 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a80\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2443 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a81 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a81\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2473 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a82 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a82\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2503 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a83 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a83\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2533 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a84 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a84\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2563 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a85 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a85\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2593 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a86 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a86\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2623 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a87 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a87\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2653 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a88 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a88\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2683 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a89 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a89\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2713 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a90 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a90\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2743 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a91 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a91\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2773 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a92 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a92\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2803 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a93 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a93\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2833 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a94 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a94\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2863 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a95 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a95\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2893 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a96 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a96\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2923 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a97 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a97\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2953 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a98 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a98\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 2983 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a99 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a99\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3013 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a100 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a100\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3043 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a101 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a101\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3073 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a102 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a102\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3103 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a103 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a103\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3133 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a104 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a104\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3163 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a105 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a105\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3193 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a106 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a106\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3223 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a107 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a107\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3253 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a108 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a108\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3283 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a109 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a109\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3313 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a110 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a110\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3343 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a111 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a111\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3373 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a112 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a112\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3403 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a113 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a113\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3433 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a114 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a114\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3463 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a115 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a115\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3493 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a116 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a116\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3523 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a117 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a117\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3553 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a118 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a118\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3583 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a119 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a119\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3613 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a120 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a120\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3643 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a121 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a121\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3673 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a122 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a122\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3703 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a123 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a123\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3733 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a124 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a124\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3763 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a125 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a125\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3793 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a126 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a126\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3823 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a127 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a127\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3853 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a128 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a128\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3883 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a129 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a129\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3913 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a130 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a130\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3943 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a131 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a131\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 3973 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a132 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a132\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4003 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a133 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a133\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4033 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a134 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a134\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4063 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a135 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a135\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4093 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a136 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a136\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4123 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a137 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a137\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4153 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a138 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a138\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4183 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a139 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a139\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4213 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a140 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a140\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4243 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a141 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a141\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4273 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a142 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a142\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4303 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a143 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a143\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4333 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a144 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a144\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4363 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a145 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a145\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4393 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a146 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a146\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4423 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a147 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a147\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4453 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a148 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a148\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4483 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a149 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a149\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4513 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a150 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a150\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4543 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a151 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a151\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4573 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a152 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a152\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4603 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a153 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a153\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4633 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a154 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a154\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4663 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a155 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a155\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4693 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a156 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a156\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4723 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a157 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a157\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4753 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a158 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a158\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4783 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a159 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a159\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4813 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a160 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a160\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4843 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a161 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a161\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4873 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a162 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a162\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4903 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a163 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a163\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4933 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a164 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a164\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4963 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a165 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a165\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 4993 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a166 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a166\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5023 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a167 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a167\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5053 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a168 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a168\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5083 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a169 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a169\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5113 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a170 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a170\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5143 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a171 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a171\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5173 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a172 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a172\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5203 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a173 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a173\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5233 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a174 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a174\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5263 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a175 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a175\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5293 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a176 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a176\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5323 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a177 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a177\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5353 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a178 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a178\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5383 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a179 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a179\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5413 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a180 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a180\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5443 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a181 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a181\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5473 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a182 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a182\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5503 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a183 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a183\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5533 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a184 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a184\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5563 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a185 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a185\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5593 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a186 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a186\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5623 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a187 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a187\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5653 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a188 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a188\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5683 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a189 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a189\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5713 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a190 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a190\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5743 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a191 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a191\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5773 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a192 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a192\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5803 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a193 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a193\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5833 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a194 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a194\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5863 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a195 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a195\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5893 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a196 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a196\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5923 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a197 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a197\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5953 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a198 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a198\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 5983 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a199 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a199\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6013 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a200 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a200\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6043 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a201 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a201\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6073 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a202 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a202\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6103 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a203 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a203\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6133 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a204 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a204\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6163 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a205 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a205\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6193 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a206 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a206\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6223 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a207 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a207\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6253 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a208 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a208\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6283 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a209 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a209\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6313 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a210 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a210\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6343 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a211 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a211\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6373 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a212 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a212\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6403 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a213 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a213\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6433 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a214 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a214\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6463 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a215 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a215\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6493 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a216 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a216\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6523 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a217 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a217\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6553 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a218 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a218\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6583 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a219 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a219\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6613 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a220 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a220\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6643 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a221 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a221\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6673 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a222 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a222\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6703 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a223 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a223\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6733 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""} { "Info" "IBAL_BAL_RAM_SLICE" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a224 " "RAM block slice \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|ram_block2a224\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 6763 2 0 } } { "altsyncram_mv14.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_mv14.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 1426 0 0 } } { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 396 0 0 } } { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 309 0 0 } }  } 0 270019 "RAM block slice \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705686 ""}  } {  } 0 270020 "Converted the following logical RAM block \"%1!s!\" slices to smaller maximum block depth of %2!d!" 0 0 "Quartus II" 0 -1 1538372705686 ""}  } {  } 0 270021 "Converted the following %1!d! logical RAM block slices to smaller depth" 0 0 "Quartus II" 0 -1 1538372705686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|altsyncram:ram_block2a0 " "Elaborated megafunction instantiation \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|altsyncram:ram_block2a0\"" {  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 43 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|altsyncram:ram_block2a0 " "Instantiated megafunction \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|altsyncram:\\stp_non_zero_ram_gen:stp_buffer_ram\|altsyncram_mv14:auto_generated\|altsyncram_ujq1:altsyncram1\|altsyncram:ram_block2a0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 225 " "Parameter \"WIDTH_A\" = \"225\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_A NONE " "Parameter \"BYTEENA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 225 " "Parameter \"WIDTH_B\" = \"225\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK1 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_REG_B UNUSED " "Parameter \"BYTEENA_REG_B\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_B NONE " "Parameter \"INDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_B NONE " "Parameter \"WRCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_ACLR_B NONE " "Parameter \"RDCONTROL_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTEENA_ACLR_B NONE " "Parameter \"BYTEENA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B NORMAL " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "BYTE_SIZE 8 " "Parameter \"BYTE_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE  " "Parameter \"INIT_FILE\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE_LAYOUT PORT_A " "Parameter \"INIT_FILE_LAYOUT\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMUM_DEPTH 512 " "Parameter \"MAXIMUM_DEPTH\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_RUNTIME_MOD NO " "Parameter \"ENABLE_RUNTIME_MOD\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_NAME UNUSED " "Parameter \"INSTANCE_NAME\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ENABLE_ECC FALSE " "Parameter \"ENABLE_ECC\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ECCSTATUS_REG UNREGISTERED " "Parameter \"ECCSTATUS_REG\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_A NORMAL " "Parameter \"CLOCK_ENABLE_CORE_A\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_CORE_B NORMAL " "Parameter \"CLOCK_ENABLE_CORE_B\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1538372705997 ""}  } { { "altsyncram_ujq1.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_ujq1.tdf" 43 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1538372705997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a424.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a424.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a424 " "Found entity 1: altsyncram_a424" {  } { { "altsyncram_a424.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/altsyncram_a424.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372706311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372706311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "decode_4oa.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372706496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372706496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_llb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_llb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_llb " "Found entity 1: mux_llb" {  } { { "mux_llb.tdf" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/mux_llb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1538372706689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1538372706689 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "CIC (6AF7_00BB) " "\"CIC (6AF7_00BB)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1538372708349 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1538372708349 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "CIC " "Messages from megafunction that supports OpenCore Plus feature CIC" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "CIC MegaCore will be disabled after the timeout is reached " "CIC MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1538372708897 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1538372708897 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1538372708897 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1538372708897 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1538372708899 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "19 " "19 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1538372708966 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[5\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[5\]\" and its non-tri-state driver." {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[13\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[13\]\" and its non-tri-state driver." {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1538372709261 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1538372709261 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1538372709261 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1538372709261 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" 73 -1 0 } } { "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" 71 -1 0 } } { "output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/output_files/cic-library/auk_dspip_avalon_streaming_controller_cic_130.vhd" 72 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1538372709413 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1538372709415 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372710543 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[5\]~synth " "Node \"GPIO_1\[5\]~synth\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372710543 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[13\]~synth " "Node \"GPIO_1\[13\]~synth\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372710543 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1538372710543 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] VCC " "Pin \"HEX7\[0\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] VCC " "Pin \"HEX7\[1\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372710544 "|mic_array_test_1|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538372710544 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "144 " "144 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1538372712706 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "signal_timing:signal_connections\|lpm_divide:Div0\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_20_result_int\[1\]~18 " "Logic cell \"signal_timing:signal_connections\|lpm_divide:Div0\|lpm_divide_rfm:auto_generated\|sign_div_unsign_5nh:divider\|alt_u_div_c5f:divider\|add_sub_20_result_int\[1\]~18\"" {  } { { "alt_u_div_c5f.tdf" "add_sub_20_result_int\[1\]~18" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/db/alt_u_div_c5f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372712755 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1538372712755 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1538372713457 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1538372713462 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1538372731471 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1538372740839 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1538372740839 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1538372740906 "|mic_array_test_1|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1538372740906 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 527 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 527 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1538372749100 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1538372749457 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372749457 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } { { "mic_array_test_1.v" "" { Text "//ad.monash.edu/home/User037/rzou3/Documents/2018 S2/ECE4094 - FYP/Code Documents/Quartus/pcb_v1_2018_1/mic_array_test_1_restored/mic_array_test_1.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1538372751684 "|mic_array_test_1|CLOCK_27"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1538372751684 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12758 " "Implemented 12758 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1538372751689 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1538372751689 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "36 " "Implemented 36 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1538372751689 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11710 " "Implemented 11710 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1538372751689 ""} { "Info" "ICUT_CUT_TM_RAMS" "900 " "Implemented 900 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1538372751689 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1538372751689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 122 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1538372752408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 01 15:45:52 2018 " "Processing ended: Mon Oct 01 15:45:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1538372752408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:26 " "Elapsed time: 00:01:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1538372752408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1538372752408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1538372752408 ""}
