{"vcs1":{"timestamp_begin":1681768954.963558755, "rt":0.15, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681768954.586334345}
{"VCS_COMP_START_TIME": 1681768954.586334345}
{"VCS_COMP_END_TIME": 1681768955.183754486}
{"VCS_USER_OPTIONS": "+lint=all -sverilog chip.sv datapath.sv IO.sv FSM.sv library.sv top.sv"}
{"vcs1": {"peak_mem": 322856}}
