// Seed: 125402340
module module_0 (
    id_1,
    id_2
);
  output tri1 id_2;
  input wire id_1;
  assign id_2 = id_1;
  assign id_2 = id_1(~-1);
  assign id_2 = 1;
  parameter id_3 = -1'h0;
  parameter id_4 = id_3;
endmodule
module module_1 #(
    parameter id_3 = 32'd52
) (
    id_1,
    id_2,
    _id_3
);
  input wire _id_3;
  output logic [7:0] id_2;
  input wire id_1;
  assign id_2[id_3] = 1'b0;
  logic id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  id_5 :
  assert property (@(posedge -1 - id_5) 1)
  else;
  logic id_6;
endmodule
