
*** Running vivado
    with args -log arm_cortex_m0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source arm_cortex_m0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Jul  2 14:44:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source arm_cortex_m0.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/ynsmr/final/final.srcs/utils_1/imports/synth_1/program_counter.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/ynsmr/final/final.srcs/utils_1/imports/synth_1/program_counter.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top arm_cortex_m0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11072
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 973.543 ; gain = 468.496
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'arm_cortex_m0' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:13]
INFO: [Synth 8-3491] module 'clock_divider' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/clock_divider.vhd:5' bound to instance 'ClockDivider' of component 'clock_divider' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:281]
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/Users/ynsmr/final/final.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/clock_divider.vhd:13]
INFO: [Synth 8-3491] module 'program_counter' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/program_counter.vhd:4' bound to instance 'ProgramCounter' of component 'program_counter' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:289]
INFO: [Synth 8-638] synthesizing module 'program_counter' [C:/Users/ynsmr/final/final.srcs/sources_1/new/program_counter.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'program_counter' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/program_counter.vhd:12]
INFO: [Synth 8-3491] module 'instruction_memory' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_memory.vhd:5' bound to instance 'InstructionMemory' of component 'instruction_memory' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:299]
INFO: [Synth 8-638] synthesizing module 'instruction_memory' [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_memory.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'instruction_memory' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_memory.vhd:11]
INFO: [Synth 8-3491] module 'adder' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/adder.vhd:5' bound to instance 'PCAdder' of component 'adder' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:307]
INFO: [Synth 8-638] synthesizing module 'adder' [C:/Users/ynsmr/final/final.srcs/sources_1/new/adder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'adder' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/adder.vhd:11]
INFO: [Synth 8-3491] module 'instruction_register' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_register.vhd:4' bound to instance 'InstructionRegister' of component 'instruction_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:315]
INFO: [Synth 8-638] synthesizing module 'instruction_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_register.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'instruction_register' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_register.vhd:12]
INFO: [Synth 8-3491] module 'instruction_decoder' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_decoder.vhd:4' bound to instance 'InstructionDecoder' of component 'instruction_decoder' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:325]
INFO: [Synth 8-638] synthesizing module 'instruction_decoder' [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_decoder.vhd:26]
INFO: [Synth 8-226] default block is never used [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_decoder.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'instruction_decoder' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/instruction_decoder.vhd:26]
INFO: [Synth 8-3491] module 'mux_2x1' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_2x1.vhd:4' bound to instance 'MuxRegSrc' of component 'mux_2x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:348]
INFO: [Synth 8-638] synthesizing module 'mux_2x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_2x1.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'mux_2x1' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_2x1.vhd:12]
INFO: [Synth 8-3491] module 'register_file' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/register_file.vhd:5' bound to instance 'RegisterFile' of component 'register_file' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:357]
INFO: [Synth 8-638] synthesizing module 'register_file' [C:/Users/ynsmr/final/final.srcs/sources_1/new/register_file.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'register_file' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/register_file.vhd:20]
INFO: [Synth 8-3491] module 'extender' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/extender.vhd:5' bound to instance 'ExtenderOp' of component 'extender' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:373]
INFO: [Synth 8-638] synthesizing module 'extender' [C:/Users/ynsmr/final/final.srcs/sources_1/new/extender.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'extender' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/extender.vhd:12]
INFO: [Synth 8-3491] module 'id_ex_register' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/id_ex_register.vhd:4' bound to instance 'IDEXRegisters' of component 'id_ex_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:381]
INFO: [Synth 8-638] synthesizing module 'id_ex_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/id_ex_register.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'id_ex_register' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/id_ex_register.vhd:39]
INFO: [Synth 8-3491] module 'mux_2x1' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_2x1.vhd:4' bound to instance 'MuxALUSrc' of component 'mux_2x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:417]
INFO: [Synth 8-3491] module 'alu' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/alu.vhd:5' bound to instance 'ALUOp' of component 'alu' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:426]
INFO: [Synth 8-638] synthesizing module 'alu' [C:/Users/ynsmr/final/final.srcs/sources_1/new/alu.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/alu.vhd:15]
INFO: [Synth 8-3491] module 'status_register' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/status_register.vhd:4' bound to instance 'StatusRegister' of component 'status_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:437]
INFO: [Synth 8-638] synthesizing module 'status_register' [C:/Users/ynsmr/final/final.srcs/sources_1/new/status_register.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'status_register' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/status_register.vhd:13]
INFO: [Synth 8-3491] module 'data_memory' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/data_memory.vhd:5' bound to instance 'DataMemory' of component 'data_memory' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:447]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/ynsmr/final/final.srcs/sources_1/new/data_memory.vhd:16]
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [C:/Users/ynsmr/final/final.srcs/sources_1/new/data_memory.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'data_memory' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/data_memory.vhd:16]
INFO: [Synth 8-3491] module 'mux_2x1' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_2x1.vhd:4' bound to instance 'MuxMemtoReg' of component 'mux_2x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:459]
INFO: [Synth 8-3491] module 'mux_3x1' declared at 'C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_3x1.vhd:4' bound to instance 'MuxPCSrc' of component 'mux_3x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:468]
INFO: [Synth 8-638] synthesizing module 'mux_3x1' [C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_3x1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux_3x1' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/mux_3x1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'arm_cortex_m0' (0#1) [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:13]
WARNING: [Synth 8-4767] Trying to implement RAM 'RAM_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "RAM_reg" dissolved into registers
WARNING: [Synth 8-7129] Port A[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module instruction_memory is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:50 . Memory (MB): peak = 1757.203 ; gain = 1252.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1757.203 ; gain = 1252.156
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1757.203 ; gain = 1252.156
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ynsmr/final/final.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/ynsmr/final/final.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ynsmr/final/final.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/arm_cortex_m0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/arm_cortex_m0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1995.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.427 . Memory (MB): peak = 1995.902 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1995.902 ; gain = 1490.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1995.902 ; gain = 1490.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:33 . Memory (MB): peak = 1995.902 ; gain = 1490.855
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'stall_signal_reg' [C:/Users/ynsmr/final/final.srcs/sources_1/new/arm_cortex_m0.vhd:260]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:10:23 ; elapsed = 00:11:06 . Memory (MB): peak = 1995.902 ; gain = 1490.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   33 Bit       Adders := 4     
	   4 Input   33 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 21    
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 4096  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Multipliers : 
	              32x32  Multipliers := 1     
+---Muxes : 
	   5 Input 32768 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 6149  
	   3 Input    8 Bit        Muxes := 1536  
	   5 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 1     
	   5 Input    5 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 6     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 20    
	   5 Input    4 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 11    
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 2     
	   5 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 55    
	   3 Input    1 Bit        Muxes := 5     
	   6 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-12192] Not enough pipeline registers after wide multiplier. Pipeline registers present is 0. Recommended levels of pipeline registers is 4. [C:/Users/ynsmr/final/final.srcs/sources_1/new/alu.vhd:116]
DSP Report: Generating DSP temp_result0, operation Mode is: A*B.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: Generating DSP temp_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: Generating DSP temp_result0, operation Mode is: A*B.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: Generating DSP temp_result0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
DSP Report: operator temp_result0 is absorbed into DSP temp_result0.
WARNING: [Synth 8-7129] Port A[31] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[30] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[29] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[28] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[27] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[26] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[25] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[24] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[23] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[22] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[21] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[20] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[19] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[18] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[17] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[16] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[14] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[13] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[12] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[11] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[10] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[9] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module instruction_memory is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[0] in module instruction_memory is either unconnected or has no load
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\InstructionRegister/IR_reg_reg[5] )
INFO: [Synth 8-3886] merging instance 'InstructionRegister/IR_reg_reg[12]' (FDCE) to 'InstructionRegister/IR_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[31]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[11]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[12]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[13]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[14]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[15]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[16]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[16]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[17]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[18]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[19]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[20]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[21]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[22]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[23]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[24]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[25]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[26]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[27]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[28]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEXRegisters/ExtImm_reg_reg[29]' (FDCE) to 'IDEXRegisters/ExtImm_reg_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEXRegisters/ExtImm_reg_reg[5] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:20:17 ; elapsed = 00:22:25 . Memory (MB): peak = 1995.902 ; gain = 1490.855
---------------------------------------------------------------------------------
 Sort Area is arm_cortex_m0__GC0 temp_result0_0 : 0 0 : 3101 5754 : Used 1 time 0
 Sort Area is arm_cortex_m0__GC0 temp_result0_0 : 0 1 : 2653 5754 : Used 1 time 0
 Sort Area is arm_cortex_m0__GC0 temp_result0_3 : 0 0 : 2634 5119 : Used 1 time 0
 Sort Area is arm_cortex_m0__GC0 temp_result0_3 : 0 1 : 2485 5119 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:20:59 ; elapsed = 00:23:11 . Memory (MB): peak = 2040.375 ; gain = 1535.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:24:49 ; elapsed = 00:27:10 . Memory (MB): peak = 2923.672 ; gain = 2418.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:29:39 ; elapsed = 00:32:56 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:34:33 ; elapsed = 00:38:02 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:34:35 ; elapsed = 00:38:04 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:35:11 ; elapsed = 00:38:41 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:35:13 ; elapsed = 00:38:43 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:36:05 ; elapsed = 00:39:35 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:36:06 ; elapsed = 00:39:37 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|alu         | A*B          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|alu         | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     2|
|2     |CARRY4  |    65|
|3     |DSP48E1 |     3|
|4     |LUT1    |     3|
|5     |LUT2    |  1549|
|6     |LUT3    | 24919|
|7     |LUT4    |  5919|
|8     |LUT5    | 58185|
|9     |LUT6    | 83579|
|10    |MUXF7   | 17541|
|11    |MUXF8   |  8768|
|12    |FDCE    |   785|
|13    |FDRE    | 32768|
|14    |LD      |     1|
|15    |IBUF    |     2|
|16    |OBUF    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:36:07 ; elapsed = 00:39:37 . Memory (MB): peak = 3001.426 ; gain = 2496.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:34:49 ; elapsed = 00:39:16 . Memory (MB): peak = 3001.426 ; gain = 2257.680
Synthesis Optimization Complete : Time (s): cpu = 00:36:07 ; elapsed = 00:39:44 . Memory (MB): peak = 3001.426 ; gain = 2496.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 26378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

Synth Design complete | Checksum: 5a5bb471
INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:41:18 ; elapsed = 00:45:17 . Memory (MB): peak = 3001.426 ; gain = 2703.355
Write ShapeDB Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.774 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ynsmr/final/final.runs/synth_1/arm_cortex_m0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:33 ; elapsed = 00:00:32 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_timing_summary -file synth_report_timing_summary_0.rpt -pb synth_report_timing_summary_0.pb -rpx synth_report_timing_summary_0.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:33 ; elapsed = 00:01:07 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file arm_cortex_m0_utilization_synth.rpt -pb arm_cortex_m0_utilization_synth.pb
generate_parallel_reports: Time (s): cpu = 00:01:34 ; elapsed = 00:01:08 . Memory (MB): peak = 3001.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul  2 15:31:25 2025...
