INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/RAM/RAM.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/RAM/RAM.srcs/sim_1/new/RAM_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/VivadoProjects/Ex1/RAM/RAM.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
