\doxysection{RCC AHB1\+ENR Bit Positions }
\hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s}{}\label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}


Bit positions for RCC AHB1\+ENR register.  


\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga811f4d5cc5195f553e5def9d463c9b8b}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOA\+\_\+\+EN\+\_\+\+Pos}}~0U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga527a7844cd64c157037ffe229f7402c3}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOB\+\_\+\+EN\+\_\+\+Pos}}~1U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga70425c360113928d486197928021b4ed}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOC\+\_\+\+EN\+\_\+\+Pos}}~2U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga6eeaa57106ccb4562268125640c45c65}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOD\+\_\+\+EN\+\_\+\+Pos}}~3U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4efa25c8a7f3f265ebf152909a3bbb01}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOE\+\_\+\+EN\+\_\+\+Pos}}~4U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8fb01108e25ca934874754f5f8058a1e}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOF\+\_\+\+EN\+\_\+\+Pos}}~5U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga89a8c02a6cf7e7163c75443fc8dd986a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOG\+\_\+\+EN\+\_\+\+Pos}}~6U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8dfa4d73180660c689959759719e3545}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOH\+\_\+\+EN\+\_\+\+Pos}}~7U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gacfa8506b84d49d3729954d3b0ca70be3}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOI\+\_\+\+EN\+\_\+\+Pos}}~8U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga3e201a6a4d91b8b5c52706abdd2f41ed}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Pos}}~12U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8e21f6b09e021275d79af8912b0c741c}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAM\+\_\+\+EN\+\_\+\+Pos}}~18U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga231b282fefdfae22691e1e98fabcf67a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATA\+\_\+\+EN\+\_\+\+Pos}}~20U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gae9ff9f33dcd026d8f9e8b2446b6f22ed}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+\_\+\+EN\+\_\+\+Pos}}~21U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga22d790f43242c4fa3555f4e6e690f6b6}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+\_\+\+EN\+\_\+\+Pos}}~22U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4739e985d709615549e3e5726562bf9a}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMAC\+\_\+\+EN\+\_\+\+Pos}}~25U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gab8725f831f0f95fbd1af648b58779f81}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTX\+\_\+\+EN\+\_\+\+Pos}}~26U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga36ce5c0f1cd641e5126e3b983e259be2}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRX\+\_\+\+EN\+\_\+\+Pos}}~27U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaac4460d59a69aae79218feb8e8fe37f3}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTP\+\_\+\+EN\+\_\+\+Pos}}~28U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga68addc00a020836338279dba119bf4bf}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHS\+\_\+\+EN\+\_\+\+Pos}}~30U
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaa7c134d4e4d115a55287439d3fa81c16}{RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPI\+\_\+\+EN\+\_\+\+Pos}}~31U
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit positions for RCC AHB1\+ENR register. 



\label{doc-define-members}
\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_doc-define-members}
\doxysubsection{Macro Definition Documentation}
\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8e21f6b09e021275d79af8912b0c741c}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos@{RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos}}
\index{RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos@{RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos}{RCC\_AHB1ENR\_BKPSRAM\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8e21f6b09e021275d79af8912b0c741c} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+BKPSRAM\+\_\+\+EN\+\_\+\+Pos~18U}

Backup SRAM clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00764}{764}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga231b282fefdfae22691e1e98fabcf67a}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_CCMDATA\_EN\_Pos@{RCC\_AHB1ENR\_CCMDATA\_EN\_Pos}}
\index{RCC\_AHB1ENR\_CCMDATA\_EN\_Pos@{RCC\_AHB1ENR\_CCMDATA\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_CCMDATA\_EN\_Pos}{RCC\_AHB1ENR\_CCMDATA\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga231b282fefdfae22691e1e98fabcf67a} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CCMDATA\+\_\+\+EN\+\_\+\+Pos~20U}

CCM Data RAM clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00765}{765}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga3e201a6a4d91b8b5c52706abdd2f41ed}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_CRC\_EN\_Pos@{RCC\_AHB1ENR\_CRC\_EN\_Pos}}
\index{RCC\_AHB1ENR\_CRC\_EN\_Pos@{RCC\_AHB1ENR\_CRC\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_CRC\_EN\_Pos}{RCC\_AHB1ENR\_CRC\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga3e201a6a4d91b8b5c52706abdd2f41ed} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+CRC\+\_\+\+EN\+\_\+\+Pos~12U}

CRC module clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00763}{763}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gae9ff9f33dcd026d8f9e8b2446b6f22ed}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_DMA1\_EN\_Pos@{RCC\_AHB1ENR\_DMA1\_EN\_Pos}}
\index{RCC\_AHB1ENR\_DMA1\_EN\_Pos@{RCC\_AHB1ENR\_DMA1\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_DMA1\_EN\_Pos}{RCC\_AHB1ENR\_DMA1\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gae9ff9f33dcd026d8f9e8b2446b6f22ed} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA1\+\_\+\+EN\+\_\+\+Pos~21U}

DMA1 clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00767}{767}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga22d790f43242c4fa3555f4e6e690f6b6}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_DMA2\_EN\_Pos@{RCC\_AHB1ENR\_DMA2\_EN\_Pos}}
\index{RCC\_AHB1ENR\_DMA2\_EN\_Pos@{RCC\_AHB1ENR\_DMA2\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_DMA2\_EN\_Pos}{RCC\_AHB1ENR\_DMA2\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga22d790f43242c4fa3555f4e6e690f6b6} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+DMA2\+\_\+\+EN\+\_\+\+Pos~22U}

DMA2 clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00768}{768}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4739e985d709615549e3e5726562bf9a}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_ETHMAC\_EN\_Pos@{RCC\_AHB1ENR\_ETHMAC\_EN\_Pos}}
\index{RCC\_AHB1ENR\_ETHMAC\_EN\_Pos@{RCC\_AHB1ENR\_ETHMAC\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_ETHMAC\_EN\_Pos}{RCC\_AHB1ENR\_ETHMAC\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4739e985d709615549e3e5726562bf9a} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMAC\+\_\+\+EN\+\_\+\+Pos~25U}

Ethernet MAC clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00770}{770}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaac4460d59a69aae79218feb8e8fe37f3}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos}}
\index{RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos}{RCC\_AHB1ENR\_ETHMACPTP\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaac4460d59a69aae79218feb8e8fe37f3} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACPTP\+\_\+\+EN\+\_\+\+Pos~28U}

Ethernet MAC PTP clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00773}{773}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga36ce5c0f1cd641e5126e3b983e259be2}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos}}
\index{RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos}{RCC\_AHB1ENR\_ETHMACRX\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga36ce5c0f1cd641e5126e3b983e259be2} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACRX\+\_\+\+EN\+\_\+\+Pos~27U}

Ethernet MAC RX clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00772}{772}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gab8725f831f0f95fbd1af648b58779f81}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos}}
\index{RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos@{RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos}{RCC\_AHB1ENR\_ETHMACTX\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gab8725f831f0f95fbd1af648b58779f81} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+ETHMACTX\+\_\+\+EN\+\_\+\+Pos~26U}

Ethernet MAC TX clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00771}{771}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga811f4d5cc5195f553e5def9d463c9b8b}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOA\_EN\_Pos@{RCC\_AHB1ENR\_GPIOA\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOA\_EN\_Pos@{RCC\_AHB1ENR\_GPIOA\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOA\_EN\_Pos}{RCC\_AHB1ENR\_GPIOA\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga811f4d5cc5195f553e5def9d463c9b8b} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOA\+\_\+\+EN\+\_\+\+Pos~0U}

GPIOA clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00753}{753}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga527a7844cd64c157037ffe229f7402c3}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOB\_EN\_Pos@{RCC\_AHB1ENR\_GPIOB\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOB\_EN\_Pos@{RCC\_AHB1ENR\_GPIOB\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOB\_EN\_Pos}{RCC\_AHB1ENR\_GPIOB\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga527a7844cd64c157037ffe229f7402c3} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOB\+\_\+\+EN\+\_\+\+Pos~1U}

GPIOB clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00754}{754}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga70425c360113928d486197928021b4ed}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOC\_EN\_Pos@{RCC\_AHB1ENR\_GPIOC\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOC\_EN\_Pos@{RCC\_AHB1ENR\_GPIOC\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOC\_EN\_Pos}{RCC\_AHB1ENR\_GPIOC\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga70425c360113928d486197928021b4ed} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOC\+\_\+\+EN\+\_\+\+Pos~2U}

GPIOC clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00755}{755}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga6eeaa57106ccb4562268125640c45c65}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOD\_EN\_Pos@{RCC\_AHB1ENR\_GPIOD\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOD\_EN\_Pos@{RCC\_AHB1ENR\_GPIOD\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOD\_EN\_Pos}{RCC\_AHB1ENR\_GPIOD\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga6eeaa57106ccb4562268125640c45c65} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOD\+\_\+\+EN\+\_\+\+Pos~3U}

GPIOD clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00756}{756}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4efa25c8a7f3f265ebf152909a3bbb01}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOE\_EN\_Pos@{RCC\_AHB1ENR\_GPIOE\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOE\_EN\_Pos@{RCC\_AHB1ENR\_GPIOE\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOE\_EN\_Pos}{RCC\_AHB1ENR\_GPIOE\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga4efa25c8a7f3f265ebf152909a3bbb01} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOE\+\_\+\+EN\+\_\+\+Pos~4U}

GPIOE clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00757}{757}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8fb01108e25ca934874754f5f8058a1e}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOF\_EN\_Pos@{RCC\_AHB1ENR\_GPIOF\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOF\_EN\_Pos@{RCC\_AHB1ENR\_GPIOF\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOF\_EN\_Pos}{RCC\_AHB1ENR\_GPIOF\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8fb01108e25ca934874754f5f8058a1e} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOF\+\_\+\+EN\+\_\+\+Pos~5U}

GPIOF clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00758}{758}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga89a8c02a6cf7e7163c75443fc8dd986a}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOG\_EN\_Pos@{RCC\_AHB1ENR\_GPIOG\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOG\_EN\_Pos@{RCC\_AHB1ENR\_GPIOG\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOG\_EN\_Pos}{RCC\_AHB1ENR\_GPIOG\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga89a8c02a6cf7e7163c75443fc8dd986a} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOG\+\_\+\+EN\+\_\+\+Pos~6U}

GPIOG clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00759}{759}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8dfa4d73180660c689959759719e3545}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOH\_EN\_Pos@{RCC\_AHB1ENR\_GPIOH\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOH\_EN\_Pos@{RCC\_AHB1ENR\_GPIOH\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOH\_EN\_Pos}{RCC\_AHB1ENR\_GPIOH\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga8dfa4d73180660c689959759719e3545} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOH\+\_\+\+EN\+\_\+\+Pos~7U}

GPIOH clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00760}{760}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gacfa8506b84d49d3729954d3b0ca70be3}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_GPIOI\_EN\_Pos@{RCC\_AHB1ENR\_GPIOI\_EN\_Pos}}
\index{RCC\_AHB1ENR\_GPIOI\_EN\_Pos@{RCC\_AHB1ENR\_GPIOI\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_GPIOI\_EN\_Pos}{RCC\_AHB1ENR\_GPIOI\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gacfa8506b84d49d3729954d3b0ca70be3} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+GPIOI\+\_\+\+EN\+\_\+\+Pos~8U}

GPIOI clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00761}{761}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga68addc00a020836338279dba119bf4bf}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_OTGHS\_EN\_Pos@{RCC\_AHB1ENR\_OTGHS\_EN\_Pos}}
\index{RCC\_AHB1ENR\_OTGHS\_EN\_Pos@{RCC\_AHB1ENR\_OTGHS\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_OTGHS\_EN\_Pos}{RCC\_AHB1ENR\_OTGHS\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_ga68addc00a020836338279dba119bf4bf} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHS\+\_\+\+EN\+\_\+\+Pos~30U}

USB OTG HS clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00775}{775}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

\Hypertarget{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaa7c134d4e4d115a55287439d3fa81c16}\index{RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}!RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos@{RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos}}
\index{RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos@{RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos}!RCC AHB1ENR Bit Positions@{RCC AHB1ENR Bit Positions}}
\doxysubsubsection{\texorpdfstring{RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos}{RCC\_AHB1ENR\_OTGHSULPI\_EN\_Pos}}
{\footnotesize\ttfamily \label{group___r_c_c___a_h_b1_e_n_r___b_i_t___p_o_s_gaa7c134d4e4d115a55287439d3fa81c16} 
\#define RCC\+\_\+\+AHB1\+ENR\+\_\+\+OTGHSULPI\+\_\+\+EN\+\_\+\+Pos~31U}

USB OTG HS ULPI clock enable 

Definition at line \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source_l00776}{776}} of file \mbox{\hyperlink{_s_t_m32_f4xx___d_r_i_v_e_r_s_2_inc_2stm32f407xx_8h_source}{stm32f407xx.\+h}}.

