# Written by BOOKSHELF2DEF on Sat Aug 13 16:53:29 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN fsm1_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2900.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 2290.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2900000 2290000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_10 CoreSite 0 1600000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_11 CoreSite 0 1760000 FS DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_12 CoreSite 0 1920000 N DO 2900 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_13 CoreSite 0 2080000 FS DO 2900 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 229 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 229 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 290 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 290 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 336 STEP 10 ;
GCELLGRID X 1 DO 427 STEP 10 ;

COMPONENTS 296 ;
- state_obs0_Pad PAD + FIXED ( 240000 2170000 ) N 
 ;
- state_obs1_Pad PAD + FIXED ( 1010000 2170000 ) N 
 ;
- clk_Pad PAD + FIXED ( 1770000 2170000 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 2800000 1640000 ) N 
 ;
- output1_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- input1_Pad PAD + FIXED ( 920000 0 ) N 
 ;
- input2_Pad PAD + FIXED ( 1680000 0 ) N 
 ;
- reset_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- DFFT_99__FPB_n291 LSmitll_DFFT + PLACED ( 365000 1325000 ) N 
 ;
- Split_162_state_obs0 LSmitll_SPLITT + PLACED ( 505000 1495000 ) N 
 ;
- XOR2T_55_n70 LSmitll_XORT + PLACED ( 1305000 1855000 ) N 
 ;
- Split_157_output1 LSmitll_SPLITT + PLACED ( 365000 365000 ) N 
 ;
- NOTT_8_n23 LSmitll_NOTT + PLACED ( 1975000 365000 ) N 
 ;
- NOTT_9_n24 LSmitll_NOTT + PLACED ( 975000 655000 ) N 
 ;
- AND2T_10_n25 LSmitll_AND2T + PLACED ( 1905000 655000 ) N 
 ;
- AND2T_20_n35 LSmitll_AND2T + PLACED ( 1555000 1495000 ) N 
 ;
- AND2T_21_n36 LSmitll_AND2T + PLACED ( 1305000 1155000 ) N 
 ;
- AND2T_30_n45 LSmitll_AND2T + PLACED ( 1735000 1155000 ) N 
 ;
- AND2T_22_n37 LSmitll_AND2T + PLACED ( 2065000 515000 ) N 
 ;
- AND2T_15_n30 LSmitll_AND2T + PLACED ( 1395000 1495000 ) N 
 ;
- AND2T_23_n38 LSmitll_AND2T + PLACED ( 505000 1665000 ) N 
 ;
- AND2T_16_n31 LSmitll_AND2T + PLACED ( 1665000 975000 ) N 
 ;
- AND2T_40_n55 LSmitll_AND2T + PLACED ( 525000 975000 ) N 
 ;
- AND2T_32_n47 LSmitll_AND2T + PLACED ( 2325000 1155000 ) N 
 ;
- AND2T_24_n39 LSmitll_AND2T + PLACED ( 1445000 795000 ) N 
 ;
- AND2T_17_n32 LSmitll_AND2T + PLACED ( 665000 515000 ) N 
 ;
- AND2T_41_n56 LSmitll_AND2T + PLACED ( 985000 1325000 ) N 
 ;
- AND2T_26_n41 LSmitll_AND2T + PLACED ( 1015000 795000 ) N 
 ;
- AND2T_50_n65 LSmitll_AND2T + PLACED ( 1575000 1155000 ) N 
 ;
- AND2T_35_n50 LSmitll_AND2T + PLACED ( 1395000 975000 ) N 
 ;
- AND2T_43_n58 LSmitll_AND2T + PLACED ( 825000 1325000 ) N 
 ;
- AND2T_36_n51 LSmitll_AND2T + PLACED ( 1235000 975000 ) N 
 ;
- AND2T_29_n44 LSmitll_AND2T + PLACED ( 865000 365000 ) N 
 ;
- AND2T_53_n68 LSmitll_AND2T + PLACED ( 1795000 1665000 ) N 
 ;
- AND2T_46_n61 LSmitll_AND2T + PLACED ( 505000 1325000 ) N 
 ;
- AND2T_38_n53 LSmitll_AND2T + PLACED ( 2075000 975000 ) N 
 ;
- AND2T_54_n69 LSmitll_AND2T + PLACED ( 1605000 1855000 ) N 
 ;
- AND2T_56_n71 LSmitll_AND2T + PLACED ( 1765000 1855000 ) N 
 ;
- AND2T_48_n63 LSmitll_AND2T + PLACED ( 2115000 1665000 ) N 
 ;
- AND2T_57_n72 LSmitll_AND2T + PLACED ( 475000 795000 ) N 
 ;
- AND2T_49_n64 LSmitll_AND2T + PLACED ( 2155000 1325000 ) N 
 ;
- OR2T_11_n26 LSmitll_OR2T + PLACED ( 505000 515000 ) N 
 ;
- OR2T_12_n27 LSmitll_OR2T + PLACED ( 2175000 655000 ) N 
 ;
- OR2T_31_n46 LSmitll_OR2T + PLACED ( 2005000 1155000 ) N 
 ;
- OR2T_25_n40 LSmitll_OR2T + PLACED ( 855000 795000 ) N 
 ;
- OR2T_33_n48 LSmitll_OR2T + PLACED ( 935000 975000 ) N 
 ;
- OR2T_42_n57 LSmitll_OR2T + PLACED ( 1145000 1325000 ) N 
 ;
- OR2T_34_n49 LSmitll_OR2T + PLACED ( 1175000 795000 ) N 
 ;
- OR2T_27_n42 LSmitll_OR2T + PLACED ( 1235000 515000 ) N 
 ;
- OR2T_19_n34 LSmitll_OR2T + PLACED ( 1605000 795000 ) N 
 ;
- OR2T_51_n66 LSmitll_OR2T + PLACED ( 1885000 1325000 ) N 
 ;
- OR2T_28_n43 LSmitll_OR2T + PLACED ( 965000 515000 ) N 
 ;
- OR2T_52_n67 LSmitll_OR2T + PLACED ( 2105000 1495000 ) N 
 ;
- OR2T_44_n59 LSmitll_OR2T + PLACED ( 665000 1325000 ) N 
 ;
- OR2T_45_n60 LSmitll_OR2T + PLACED ( 505000 1155000 ) N 
 ;
- OR2T_37_n52 LSmitll_OR2T + PLACED ( 2165000 1155000 ) N 
 ;
- OR2T_47_n62 LSmitll_OR2T + PLACED ( 1955000 1665000 ) N 
 ;
- OR2T_39_n54 LSmitll_OR2T + PLACED ( 365000 975000 ) N 
 ;
- NOTT_13_n28 LSmitll_NOTT + PLACED ( 885000 1665000 ) N 
 ;
- NOTT_14_n29 LSmitll_NOTT + PLACED ( 1145000 1855000 ) N 
 ;
- NOTT_18_n33 LSmitll_NOTT + PLACED ( 1495000 655000 ) N 
 ;
- DFFT_100__FPB_n292 LSmitll_DFFT + PLACED ( 975000 1495000 ) N 
 ;
- DFFT_101__FPB_n293 LSmitll_DFFT + PLACED ( 1255000 1495000 ) N 
 ;
- DFFT_110__FPB_n302 LSmitll_DFFT + PLACED ( 2375000 975000 ) N 
 ;
- DFFT_102__FPB_n294 LSmitll_DFFT + PLACED ( 1115000 1495000 ) N 
 ;
- DFFT_111__FPB_n303 LSmitll_DFFT + PLACED ( 665000 1155000 ) N 
 ;
- DFFT_103__FPB_n295 LSmitll_DFFT + PLACED ( 1965000 1495000 ) N 
 ;
- DFFT_120__FPB_n312 LSmitll_DFFT + PLACED ( 2315000 1855000 ) N 
 ;
- DFFT_112__FPB_n304 LSmitll_DFFT + PLACED ( 1985000 795000 ) N 
 ;
- DFFT_104__FPB_n296 LSmitll_DFFT + PLACED ( 1825000 1495000 ) N 
 ;
- DFFT_121__FPB_n313 LSmitll_DFFT + PLACED ( 365000 655000 ) N 
 ;
- DFFT_113__FPB_n305 LSmitll_DFFT + PLACED ( 2265000 1495000 ) N 
 ;
- DFFT_105__FPB_n297 LSmitll_DFFT + PLACED ( 1415000 1325000 ) N 
 ;
- DFFT_114__FPB_n306 LSmitll_DFFT + PLACED ( 2415000 1665000 ) N 
 ;
- DFFT_106__FPB_n298 LSmitll_DFFT + PLACED ( 365000 1155000 ) N 
 ;
- DFFT_115__FPB_n307 LSmitll_DFFT + PLACED ( 2275000 1665000 ) N 
 ;
- DFFT_107__FPB_n299 LSmitll_DFFT + PLACED ( 2235000 795000 ) N 
 ;
- DFFT_108__FPB_n300 LSmitll_DFFT + PLACED ( 2375000 795000 ) N 
 ;
- DFFT_116__FPB_n308 LSmitll_DFFT + PLACED ( 2065000 1855000 ) N 
 ;
- DFFT_109__FPB_n301 LSmitll_DFFT + PLACED ( 2515000 975000 ) N 
 ;
- DFFT_117__FPB_n309 LSmitll_DFFT + PLACED ( 1925000 1855000 ) N 
 ;
- DFFT_118__FPB_n310 LSmitll_DFFT + PLACED ( 755000 1855000 ) N 
 ;
- DFFT_119__FPB_n311 LSmitll_DFFT + PLACED ( 895000 1855000 ) N 
 ;
- DFFT_60__FBL_n252 LSmitll_DFFT + PLACED ( 615000 1495000 ) N 
 ;
- DFFT_61__FBL_n253 LSmitll_DFFT + PLACED ( 1515000 1665000 ) N 
 ;
- DFFT_62__FBL_n254 LSmitll_DFFT + PLACED ( 505000 1855000 ) N 
 ;
- DFFT_70__FPB_n262 LSmitll_DFFT + PLACED ( 1265000 1665000 ) N 
 ;
- DFFT_71__FPB_n263 LSmitll_DFFT + PLACED ( 1785000 515000 ) N 
 ;
- DFFT_63__FPB_n255 LSmitll_DFFT + PLACED ( 1655000 1665000 ) N 
 ;
- DFFT_80__FPB_n272 LSmitll_DFFT + PLACED ( 1585000 365000 ) N 
 ;
- DFFT_72__FPB_n264 LSmitll_DFFT + PLACED ( 1925000 515000 ) N 
 ;
- DFFT_64__FPB_n256 LSmitll_DFFT + PLACED ( 1465000 1855000 ) N 
 ;
- DFFT_81__FPB_n273 LSmitll_DFFT + PLACED ( 1445000 365000 ) N 
 ;
- DFFT_73__FPB_n265 LSmitll_DFFT + PLACED ( 2225000 515000 ) N 
 ;
- DFFT_65__FPB_n257 LSmitll_DFFT + PLACED ( 365000 1855000 ) N 
 ;
- DFFT_58__FBL_n250 LSmitll_DFFT + PLACED ( 725000 365000 ) N 
 ;
- DFFT_90__FPB_n282 LSmitll_DFFT + PLACED ( 795000 975000 ) N 
 ;
- DFFT_82__FPB_n274 LSmitll_DFFT + PLACED ( 1305000 365000 ) N 
 ;
- DFFT_74__FPB_n266 LSmitll_DFFT + PLACED ( 365000 1665000 ) N 
 ;
- DFFT_66__FPB_n258 LSmitll_DFFT + PLACED ( 1765000 655000 ) N 
 ;
- DFFT_59__FBL_n251 LSmitll_DFFT + PLACED ( 1055000 1155000 ) N 
 ;
- Split_122_n314 LSmitll_SPLITT + PLACED ( 755000 655000 ) N 
 ;
- Split_130_n322 LSmitll_SPLITT + PLACED ( 1275000 655000 ) N 
 ;
- Split_123_n315 LSmitll_SPLITT + PLACED ( 865000 655000 ) N 
 ;
- Split_131_n323 LSmitll_SPLITT + PLACED ( 2065000 655000 ) N 
 ;
- Split_124_n316 LSmitll_SPLITT + PLACED ( 505000 655000 ) N 
 ;
- Split_132_n324 LSmitll_SPLITT + PLACED ( 1875000 795000 ) N 
 ;
- Split_140_n332 LSmitll_SPLITT + PLACED ( 1195000 1155000 ) N 
 ;
- Split_125_n317 LSmitll_SPLITT + PLACED ( 1675000 515000 ) N 
 ;
- Split_133_n325 LSmitll_SPLITT + PLACED ( 365000 795000 ) N 
 ;
- Split_141_n333 LSmitll_SPLITT + PLACED ( 1555000 975000 ) N 
 ;
- Split_126_n318 LSmitll_SPLITT + PLACED ( 1655000 655000 ) N 
 ;
- Split_134_n326 LSmitll_SPLITT + PLACED ( 1825000 975000 ) N 
 ;
- Split_142_n334 LSmitll_SPLITT + PLACED ( 685000 975000 ) N 
 ;
- Split_150_n342 LSmitll_SPLITT + PLACED ( 2045000 1325000 ) N 
 ;
- Split_127_n319 LSmitll_SPLITT + PLACED ( 2135000 365000 ) N 
 ;
- Split_135_n327 LSmitll_SPLITT + PLACED ( 775000 1665000 ) N 
 ;
- Split_143_n335 LSmitll_SPLITT + PLACED ( 1385000 655000 ) N 
 ;
- Split_151_n343 LSmitll_SPLITT + PLACED ( 1555000 1325000 ) N 
 ;
- Split_128_n320 LSmitll_SPLITT + PLACED ( 1725000 365000 ) N 
 ;
- Split_136_n328 LSmitll_SPLITT + PLACED ( 665000 1665000 ) N 
 ;
- Split_144_n336 LSmitll_SPLITT + PLACED ( 1765000 795000 ) N 
 ;
- Split_152_n344 LSmitll_SPLITT + PLACED ( 2455000 1855000 ) N 
 ;
- Split_129_n321 LSmitll_SPLITT + PLACED ( 2125000 795000 ) N 
 ;
- Split_137_n329 LSmitll_SPLITT + PLACED ( 2205000 1855000 ) N 
 ;
- Split_145_n337 LSmitll_SPLITT + PLACED ( 1335000 795000 ) N 
 ;
- Split_153_n345 LSmitll_SPLITT + PLACED ( 635000 795000 ) N 
 ;
- Split_161_n353 LSmitll_SPLITT + PLACED ( 755000 1495000 ) N 
 ;
- Split_138_n330 LSmitll_SPLITT + PLACED ( 1045000 1665000 ) N 
 ;
- Split_146_n338 LSmitll_SPLITT + PLACED ( 1465000 1155000 ) N 
 ;
- Split_154_n346 LSmitll_SPLITT + PLACED ( 745000 795000 ) N 
 ;
- Split_139_n331 LSmitll_SPLITT + PLACED ( 1155000 1665000 ) N 
 ;
- Split_147_n339 LSmitll_SPLITT + PLACED ( 1895000 1155000 ) N 
 ;
- Split_155_n347 LSmitll_SPLITT + PLACED ( 1305000 1325000 ) N 
 ;
- Split_163_n355 LSmitll_SPLITT + PLACED ( 865000 1495000 ) N 
 ;
- Split_148_n340 LSmitll_SPLITT + PLACED ( 1775000 1325000 ) N 
 ;
- Split_156_n348 LSmitll_SPLITT + PLACED ( 615000 365000 ) N 
 ;
- Split_164_n356 LSmitll_SPLITT + PLACED ( 1405000 1665000 ) N 
 ;
- Split_149_n341 LSmitll_SPLITT + PLACED ( 1665000 1325000 ) N 
 ;
- Split_165_n357 LSmitll_SPLITT + PLACED ( 645000 1855000 ) N 
 ;
- Split_158_n350 LSmitll_SPLITT + PLACED ( 1125000 515000 ) N 
 ;
- Split_166_n358 LSmitll_SPLITT + PLACED ( 1035000 1855000 ) N 
 ;
- Split_159_n351 LSmitll_SPLITT + PLACED ( 945000 1155000 ) N 
 ;
- DFFT_91__FPB_n283 LSmitll_DFFT + PLACED ( 615000 655000 ) N 
 ;
- DFFT_83__FPB_n275 LSmitll_DFFT + PLACED ( 1165000 365000 ) N 
 ;
- DFFT_75__FPB_n267 LSmitll_DFFT + PLACED ( 1135000 655000 ) N 
 ;
- DFFT_67__FPB_n259 LSmitll_DFFT + PLACED ( 475000 365000 ) N 
 ;
- DFFT_68__FPB_n260 LSmitll_DFFT + PLACED ( 365000 515000 ) N 
 ;
- DFFT_92__FPB_n284 LSmitll_DFFT + PLACED ( 1935000 975000 ) N 
 ;
- DFFT_84__FPB_n276 LSmitll_DFFT + PLACED ( 1025000 365000 ) N 
 ;
- DFFT_76__FPB_n268 LSmitll_DFFT + PLACED ( 1395000 515000 ) N 
 ;
- DFFT_69__FPB_n261 LSmitll_DFFT + PLACED ( 2335000 655000 ) N 
 ;
- DFFT_93__FPB_n285 LSmitll_DFFT + PLACED ( 1835000 365000 ) N 
 ;
- DFFT_85__FPB_n277 LSmitll_DFFT + PLACED ( 2405000 1495000 ) N 
 ;
- DFFT_77__FPB_n269 LSmitll_DFFT + PLACED ( 1535000 515000 ) N 
 ;
- DFFT_78__FPB_n270 LSmitll_DFFT + PLACED ( 1095000 975000 ) N 
 ;
- DFFT_94__FPB_n286 LSmitll_DFFT + PLACED ( 2245000 365000 ) N 
 ;
- DFFT_86__FPB_n278 LSmitll_DFFT + PLACED ( 2455000 1325000 ) N 
 ;
- DFFT_79__FPB_n271 LSmitll_DFFT + PLACED ( 825000 515000 ) N 
 ;
- DFFT_95__FPB_n287 LSmitll_DFFT + PLACED ( 2505000 515000 ) N 
 ;
- DFFT_87__FPB_n279 LSmitll_DFFT + PLACED ( 2315000 1325000 ) N 
 ;
- DFFT_88__FPB_n280 LSmitll_DFFT + PLACED ( 2485000 1155000 ) N 
 ;
- DFFT_96__FPB_n288 LSmitll_DFFT + PLACED ( 2365000 515000 ) N 
 ;
- DFFT_89__FPB_n281 LSmitll_DFFT + PLACED ( 805000 1155000 ) N 
 ;
- DFFT_97__FPB_n289 LSmitll_DFFT + PLACED ( 2235000 975000 ) N 
 ;
- Split_160_state_obs1 LSmitll_SPLITT + PLACED ( 1715000 1495000 ) N 
 ;
- DFFT_98__FPB_n290 LSmitll_DFFT + PLACED ( 365000 1495000 ) N 
 ;
- SplitCLK_4_115 LSmitll_SPLITT + PLACED ( 2315000 1765000 ) N 
 ;
- SplitCLK_4_116 LSmitll_SPLITT + PLACED ( 2435000 1765000 ) N 
 ;
- SplitCLK_4_117 LSmitll_SPLITT + PLACED ( 2375000 1765000 ) N 
 ;
- SplitCLK_4_118 LSmitll_SPLITT + PLACED ( 2095000 1765000 ) N 
 ;
- SplitCLK_4_119 LSmitll_SPLITT + PLACED ( 2185000 1585000 ) N 
 ;
- SplitCLK_2_120 LSmitll_SPLITT + PLACED ( 2155000 1765000 ) FN 
 ;
- SplitCLK_6_121 LSmitll_SPLITT + PLACED ( 2215000 1765000 ) FS 
 ;
- SplitCLK_0_122 LSmitll_SPLITT + PLACED ( 2385000 1415000 ) S 
 ;
- SplitCLK_4_123 LSmitll_SPLITT + PLACED ( 2445000 1245000 ) N 
 ;
- SplitCLK_0_124 LSmitll_SPLITT + PLACED ( 2385000 1245000 ) S 
 ;
- SplitCLK_4_125 LSmitll_SPLITT + PLACED ( 2185000 1245000 ) N 
 ;
- SplitCLK_6_126 LSmitll_SPLITT + PLACED ( 2125000 1245000 ) FS 
 ;
- SplitCLK_4_127 LSmitll_SPLITT + PLACED ( 2245000 1245000 ) N 
 ;
- SplitCLK_0_128 LSmitll_SPLITT + PLACED ( 2245000 1585000 ) S 
 ;
- SplitCLK_0_129 LSmitll_SPLITT + PLACED ( 1845000 1935000 ) S 
 ;
- SplitCLK_4_130 LSmitll_SPLITT + PLACED ( 1905000 1765000 ) N 
 ;
- SplitCLK_0_131 LSmitll_SPLITT + PLACED ( 1845000 1765000 ) S 
 ;
- SplitCLK_4_132 LSmitll_SPLITT + PLACED ( 1535000 1935000 ) N 
 ;
- SplitCLK_2_133 LSmitll_SPLITT + PLACED ( 1605000 1935000 ) FN 
 ;
- SplitCLK_6_134 LSmitll_SPLITT + PLACED ( 1715000 1765000 ) FS 
 ;
- SplitCLK_4_135 LSmitll_SPLITT + PLACED ( 1955000 1585000 ) N 
 ;
- SplitCLK_4_136 LSmitll_SPLITT + PLACED ( 1735000 1415000 ) N 
 ;
- SplitCLK_0_137 LSmitll_SPLITT + PLACED ( 1775000 1585000 ) S 
 ;
- SplitCLK_4_138 LSmitll_SPLITT + PLACED ( 1535000 1585000 ) N 
 ;
- SplitCLK_2_139 LSmitll_SPLITT + PLACED ( 1595000 1585000 ) FN 
 ;
- SplitCLK_6_140 LSmitll_SPLITT + PLACED ( 1655000 1585000 ) FS 
 ;
- SplitCLK_6_141 LSmitll_SPLITT + PLACED ( 1715000 1585000 ) FS 
 ;
- SplitCLK_6_142 LSmitll_SPLITT + PLACED ( 1895000 1585000 ) FS 
 ;
- SplitCLK_4_143 LSmitll_SPLITT + PLACED ( 2495000 1065000 ) N 
 ;
- SplitCLK_4_144 LSmitll_SPLITT + PLACED ( 2375000 1065000 ) N 
 ;
- SplitCLK_6_145 LSmitll_SPLITT + PLACED ( 2435000 1065000 ) FS 
 ;
- SplitCLK_4_146 LSmitll_SPLITT + PLACED ( 2175000 885000 ) N 
 ;
- SplitCLK_2_147 LSmitll_SPLITT + PLACED ( 2115000 885000 ) FN 
 ;
- SplitCLK_4_148 LSmitll_SPLITT + PLACED ( 2345000 885000 ) N 
 ;
- SplitCLK_4_149 LSmitll_SPLITT + PLACED ( 2475000 585000 ) N 
 ;
- SplitCLK_4_150 LSmitll_SPLITT + PLACED ( 2295000 585000 ) N 
 ;
- SplitCLK_4_151 LSmitll_SPLITT + PLACED ( 2415000 585000 ) N 
 ;
- SplitCLK_4_152 LSmitll_SPLITT + PLACED ( 2235000 585000 ) N 
 ;
- SplitCLK_2_153 LSmitll_SPLITT + PLACED ( 2175000 585000 ) FN 
 ;
- SplitCLK_4_154 LSmitll_SPLITT + PLACED ( 2355000 585000 ) N 
 ;
- SplitCLK_0_155 LSmitll_SPLITT + PLACED ( 2285000 885000 ) S 
 ;
- SplitCLK_0_156 LSmitll_SPLITT + PLACED ( 1805000 1065000 ) S 
 ;
- SplitCLK_4_157 LSmitll_SPLITT + PLACED ( 1835000 725000 ) N 
 ;
- SplitCLK_0_158 LSmitll_SPLITT + PLACED ( 1825000 885000 ) S 
 ;
- SplitCLK_4_159 LSmitll_SPLITT + PLACED ( 1585000 885000 ) N 
 ;
- SplitCLK_6_160 LSmitll_SPLITT + PLACED ( 1525000 885000 ) FS 
 ;
- SplitCLK_6_161 LSmitll_SPLITT + PLACED ( 1765000 885000 ) FS 
 ;
- SplitCLK_0_162 LSmitll_SPLITT + PLACED ( 1855000 585000 ) S 
 ;
- SplitCLK_4_163 LSmitll_SPLITT + PLACED ( 1915000 445000 ) N 
 ;
- SplitCLK_0_164 LSmitll_SPLITT + PLACED ( 1855000 445000 ) S 
 ;
- SplitCLK_4_165 LSmitll_SPLITT + PLACED ( 1595000 445000 ) N 
 ;
- SplitCLK_6_166 LSmitll_SPLITT + PLACED ( 1535000 445000 ) FS 
 ;
- SplitCLK_4_167 LSmitll_SPLITT + PLACED ( 1725000 445000 ) N 
 ;
- SplitCLK_4_168 LSmitll_SPLITT + PLACED ( 1745000 725000 ) N 
 ;
- SplitCLK_4_169 LSmitll_SPLITT + PLACED ( 1905000 885000 ) N 
 ;
- SplitCLK_0_170 LSmitll_SPLITT + PLACED ( 1895000 1245000 ) S 
 ;
- SplitCLK_4_171 LSmitll_SPLITT + PLACED ( 1305000 1765000 ) N 
 ;
- SplitCLK_4_172 LSmitll_SPLITT + PLACED ( 1325000 1585000 ) N 
 ;
- SplitCLK_4_173 LSmitll_SPLITT + PLACED ( 1365000 1765000 ) N 
 ;
- SplitCLK_0_174 LSmitll_SPLITT + PLACED ( 1025000 1935000 ) S 
 ;
- SplitCLK_4_175 LSmitll_SPLITT + PLACED ( 1115000 1765000 ) N 
 ;
- SplitCLK_6_176 LSmitll_SPLITT + PLACED ( 1055000 1765000 ) FS 
 ;
- SplitCLK_6_177 LSmitll_SPLITT + PLACED ( 1175000 1765000 ) FS 
 ;
- SplitCLK_4_178 LSmitll_SPLITT + PLACED ( 1285000 1415000 ) N 
 ;
- SplitCLK_4_179 LSmitll_SPLITT + PLACED ( 1185000 1245000 ) N 
 ;
- SplitCLK_0_180 LSmitll_SPLITT + PLACED ( 1195000 1415000 ) S 
 ;
- SplitCLK_4_181 LSmitll_SPLITT + PLACED ( 975000 1415000 ) N 
 ;
- SplitCLK_2_182 LSmitll_SPLITT + PLACED ( 1035000 1415000 ) FN 
 ;
- SplitCLK_4_183 LSmitll_SPLITT + PLACED ( 1135000 1415000 ) N 
 ;
- SplitCLK_0_184 LSmitll_SPLITT + PLACED ( 1105000 1585000 ) S 
 ;
- SplitCLK_0_185 LSmitll_SPLITT + PLACED ( 635000 1935000 ) S 
 ;
- SplitCLK_4_186 LSmitll_SPLITT + PLACED ( 615000 1765000 ) N 
 ;
- SplitCLK_4_187 LSmitll_SPLITT + PLACED ( 675000 1765000 ) N 
 ;
- SplitCLK_4_188 LSmitll_SPLITT + PLACED ( 425000 1765000 ) N 
 ;
- SplitCLK_2_189 LSmitll_SPLITT + PLACED ( 365000 1765000 ) FN 
 ;
- SplitCLK_6_190 LSmitll_SPLITT + PLACED ( 565000 1765000 ) FS 
 ;
- SplitCLK_0_191 LSmitll_SPLITT + PLACED ( 585000 1415000 ) S 
 ;
- SplitCLK_4_192 LSmitll_SPLITT + PLACED ( 735000 1245000 ) N 
 ;
- SplitCLK_0_193 LSmitll_SPLITT + PLACED ( 645000 1245000 ) S 
 ;
- SplitCLK_4_194 LSmitll_SPLITT + PLACED ( 495000 1245000 ) N 
 ;
- SplitCLK_2_195 LSmitll_SPLITT + PLACED ( 435000 1245000 ) FN 
 ;
- SplitCLK_4_196 LSmitll_SPLITT + PLACED ( 585000 1245000 ) N 
 ;
- SplitCLK_2_197 LSmitll_SPLITT + PLACED ( 585000 1585000 ) FN 
 ;
- SplitCLK_6_198 LSmitll_SPLITT + PLACED ( 835000 1585000 ) FS 
 ;
- SplitCLK_4_199 LSmitll_SPLITT + PLACED ( 1315000 1065000 ) N 
 ;
- SplitCLK_4_200 LSmitll_SPLITT + PLACED ( 1155000 885000 ) N 
 ;
- SplitCLK_0_201 LSmitll_SPLITT + PLACED ( 1165000 1065000 ) S 
 ;
- SplitCLK_4_202 LSmitll_SPLITT + PLACED ( 1015000 1065000 ) N 
 ;
- SplitCLK_2_203 LSmitll_SPLITT + PLACED ( 1075000 1065000 ) FN 
 ;
- SplitCLK_2_204 LSmitll_SPLITT + PLACED ( 1225000 1065000 ) FN 
 ;
- SplitCLK_4_205 LSmitll_SPLITT + PLACED ( 1315000 585000 ) N 
 ;
- SplitCLK_4_206 LSmitll_SPLITT + PLACED ( 1235000 445000 ) N 
 ;
- SplitCLK_0_207 LSmitll_SPLITT + PLACED ( 1235000 585000 ) S 
 ;
- SplitCLK_4_208 LSmitll_SPLITT + PLACED ( 975000 585000 ) N 
 ;
- SplitCLK_2_209 LSmitll_SPLITT + PLACED ( 1035000 585000 ) FN 
 ;
- SplitCLK_4_210 LSmitll_SPLITT + PLACED ( 1165000 585000 ) N 
 ;
- SplitCLK_0_211 LSmitll_SPLITT + PLACED ( 1165000 725000 ) S 
 ;
- SplitCLK_0_212 LSmitll_SPLITT + PLACED ( 665000 1065000 ) S 
 ;
- SplitCLK_4_213 LSmitll_SPLITT + PLACED ( 725000 885000 ) N 
 ;
- SplitCLK_0_214 LSmitll_SPLITT + PLACED ( 665000 885000 ) S 
 ;
- SplitCLK_4_215 LSmitll_SPLITT + PLACED ( 425000 885000 ) N 
 ;
- SplitCLK_2_216 LSmitll_SPLITT + PLACED ( 365000 885000 ) FN 
 ;
- SplitCLK_6_217 LSmitll_SPLITT + PLACED ( 585000 885000 ) FS 
 ;
- SplitCLK_4_218 LSmitll_SPLITT + PLACED ( 745000 585000 ) N 
 ;
- SplitCLK_4_219 LSmitll_SPLITT + PLACED ( 795000 445000 ) N 
 ;
- SplitCLK_4_220 LSmitll_SPLITT + PLACED ( 805000 585000 ) N 
 ;
- SplitCLK_4_221 LSmitll_SPLITT + PLACED ( 435000 585000 ) N 
 ;
- SplitCLK_2_222 LSmitll_SPLITT + PLACED ( 495000 585000 ) FN 
 ;
- SplitCLK_4_223 LSmitll_SPLITT + PLACED ( 675000 585000 ) N 
 ;
- SplitCLK_2_224 LSmitll_SPLITT + PLACED ( 675000 725000 ) FN 
 ;
- SplitCLK_4_225 LSmitll_SPLITT + PLACED ( 885000 725000 ) N 
 ;
- SplitCLK_2_226 LSmitll_SPLITT + PLACED ( 875000 1245000 ) FN 
 ;
- SplitCLK_2_227 LSmitll_SPLITT + PLACED ( 2075000 585000 ) FN 
 ;
- SplitCLK_4_228 LSmitll_SPLITT + PLACED ( 1025000 885000 ) N 
 ;
- SplitCLK_4_229 LSmitll_SPLITT + PLACED ( 1585000 1245000 ) N 
 ;
- SplitCLK_2_230 LSmitll_SPLITT + PLACED ( 835000 1415000 ) FN 
 ;
- SplitCLK_2_231 LSmitll_SPLITT + PLACED ( 2015000 1245000 ) FN 
 ;
- SplitCLK_4_232 LSmitll_SPLITT + PLACED ( 1505000 725000 ) N 
 ;
- SplitCLK_2_233 LSmitll_SPLITT + PLACED ( 1995000 885000 ) FN 
 ;
- SplitCLK_4_234 LSmitll_SPLITT + PLACED ( 375000 725000 ) N 
 ;
- SplitCLK_2_235 LSmitll_SPLITT + PLACED ( 375000 1245000 ) FN 
 ;
- SplitCLK_4_236 LSmitll_SPLITT + PLACED ( 1655000 1765000 ) N 
 ;
- SplitCLK_2_237 LSmitll_SPLITT + PLACED ( 1455000 445000 ) FN 
 ;
- SplitCLK_4_238 LSmitll_SPLITT + PLACED ( 475000 445000 ) N 
 ;
- SplitCLK_4_239 LSmitll_SPLITT + PLACED ( 1035000 445000 ) N 
 ;
- SplitCLK_4_240 LSmitll_SPLITT + PLACED ( 375000 1585000 ) N 
 ;
- SplitCLK_0_241 LSmitll_SPLITT + PLACED ( 1385000 1245000 ) S 
 ;
- Split_HOLD_294 LSmitll_SPLITT + PLACED ( 1205000 1495000 ) N 
 ;
- Split_HOLD_295 LSmitll_SPLITT + PLACED ( 965000 795000 ) N 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 450 ;
- net0
  ( state_obs0_Pad a ) ( Split_162_state_obs0 q1 )
+ ROUTED M1 ( 300000 2240000 ) ( 400000 * ) VIA12 
  NEW M2 ( 400000 2240000 ) ( * 1970000 ) ( 410000 * ) ( * 1750000 ) VIA12 
  NEW M1 ( 410000 1750000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 1750000 ) ( * 1510000 ) ( 540000 * ) ;
- net1
  ( state_obs1_Pad a ) ( Split_160_state_obs1 q1 )
+ ROUTED M1 ( 1070000 2240000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 2240000 ) ( * 1510000 ) ( 1750000 * ) ;
- net2
  ( AND2T_15_n30 q ) ( Split_140_n332 a )
+ ROUTED M2 ( 1210000 1210000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 1210000 1350000 ) ( 1480000 * ) VIA12 
  NEW M2 ( 1480000 1350000 ) ( * 1510000 ) ;
- net3
  ( AND2T_16_n31 q ) ( Split_142_n334 a )
+ ROUTED M2 ( 1750000 990000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1750000 980000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 980000 ) ( * 1030000 ) ( 700000 * ) ;
- net4
  ( NOTT_8_n23 q ) ( Split_127_n319 a )
+ ROUTED M2 ( 2060000 380000 ) ( * 420000 ) VIA12 
  NEW M1 ( 2060000 420000 ) ( 2150000 * ) VIA12 ;
- net5
  ( OR2T_25_n40 q ) ( Split_HOLD_295 a )
+ ROUTED M2 ( 980000 850000 ) ( * 840000 ) VIA12 
  NEW M1 ( 980000 840000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 840000 ) ( * 810000 ) ;
- net6
  ( AND2T_17_n32 q ) ( DFFT_79__FPB_n271 a )
+ ROUTED M2 ( 840000 530000 ) VIA12 
  NEW M1 ( 840000 530000 ) ( 750000 * ) VIA12 ;
- net7
  ( NOTT_9_n24 q ) ( Split_130_n322 a )
+ ROUTED M2 ( 1060000 670000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1060000 710000 ) ( 1290000 * ) VIA12 ;
- net8
  ( AND2T_26_n41 q ) ( OR2T_27_n42 a )
+ ROUTED M2 ( 1100000 810000 ) ( * 800000 ) VIA12 
  NEW M1 ( 1100000 800000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 800000 ) ( * 500000 ) VIA12 
  NEW M1 ( 1170000 500000 ) ( 1240000 * ) VIA12 
  NEW M2 ( 1240000 500000 ) ( * 530000 ) ( 1250000 * ) ;
- net9
  ( NOTT_18_n33 q ) ( Split_143_n335 a )
+ ROUTED M2 ( 1400000 710000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1400000 700000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 700000 ) ( * 670000 ) ;
- net10
  ( AND2T_10_n25 q ) ( Split_132_n324 a )
+ ROUTED M2 ( 1990000 670000 ) ( * 680000 ) VIA12 
  NEW M1 ( 1990000 680000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 680000 ) ( * 850000 ) ( 1890000 * ) ;
- net11
  ( AND2T_35_n50 q ) ( AND2T_36_n51 a )
+ ROUTED M2 ( 1480000 990000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 1480000 1020000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 1020000 ) ( * 990000 ) ;
- net12
  ( OR2T_27_n42 q ) ( OR2T_28_n43 a )
+ ROUTED M2 ( 1320000 530000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1320000 550000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 550000 ) ( * 530000 ) ;
- net13
  ( OR2T_19_n34 q ) ( AND2T_21_n36 b )
+ ROUTED M2 ( 1390000 1210000 ) VIA12 
  NEW M1 ( 1390000 1210000 ) ( 1460000 * ) VIA12 
  NEW M2 ( 1460000 1210000 ) ( * 1590000 ) VIA12 
  NEW M1 ( 1460000 1590000 ) ( 1610000 * ) VIA12 
  NEW M2 ( 1610000 1590000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1610000 860000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 860000 ) ( * 810000 ) ( 1690000 * ) ;
- net14
  ( OR2T_11_n26 q ) ( AND2T_17_n32 b )
+ ROUTED M2 ( 750000 570000 ) ( * 550000 ) VIA12 
  NEW M1 ( 750000 550000 ) ( 590000 * ) ( * 530000 ) VIA12 ;
- net15
  ( AND2T_36_n51 q ) ( DFFT_92__FPB_n284 a )
+ ROUTED M2 ( 1950000 990000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1950000 1000000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 1000000 ) ( * 990000 ) ;
- net16
  ( OR2T_28_n43 q ) ( AND2T_29_n44 a )
+ ROUTED M2 ( 1050000 530000 ) ( * 520000 ) VIA12 
  NEW M1 ( 1050000 520000 ) ( 870000 * ) VIA12 
  NEW M2 ( 870000 520000 ) ( * 380000 ) ( 880000 * ) ;
- net17
  ( AND2T_20_n35 q ) ( AND2T_21_n36 a )
+ ROUTED M2 ( 1640000 1510000 ) ( * 1220000 ) VIA12 
  NEW M1 ( 1640000 1220000 ) ( 1310000 * ) VIA12 
  NEW M2 ( 1310000 1220000 ) ( * 1170000 ) ( 1320000 * ) ;
- net18
  ( OR2T_12_n27 q ) ( Split_134_n326 a )
+ ROUTED M2 ( 1840000 1030000 ) ( * 1000000 ) ( 1850000 * ) ( * 880000 ) VIA12 
  NEW M1 ( 1850000 880000 ) ( 2120000 * ) VIA12 
  NEW M2 ( 2120000 880000 ) ( * 690000 ) VIA12 
  NEW M1 ( 2120000 690000 ) ( 2260000 * ) ( * 670000 ) VIA12 ;
- net19
  ( OR2T_45_n60 q ) ( AND2T_46_n61 a )
+ ROUTED M2 ( 590000 1170000 ) ( * 1200000 ) ( 580000 * ) ( * 1340000 ) VIA12 
  NEW M1 ( 580000 1340000 ) ( 520000 * ) VIA12 ;
- net20
  ( OR2T_37_n52 q ) ( AND2T_38_n53 a )
+ ROUTED M2 ( 2250000 1170000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 2250000 1090000 ) ( 2100000 * ) VIA12 
  NEW M2 ( 2100000 1090000 ) ( * 990000 ) ( 2090000 * ) ;
- net21
  ( AND2T_29_n44 q ) ( DFFT_58__FBL_n250 a )
+ ROUTED M2 ( 950000 380000 ) VIA12 
  NEW M1 ( 950000 380000 ) ( 740000 * ) VIA12 ;
- net22
  ( AND2T_21_n36 q ) ( Split_146_n338 a )
+ ROUTED M2 ( 1480000 1210000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1480000 1200000 ) ( 1390000 * ) VIA12 
  NEW M2 ( 1390000 1200000 ) ( * 1170000 ) ;
- net23
  ( NOTT_13_n28 q ) ( Split_135_n327 a )
+ ROUTED M2 ( 790000 1720000 ) ( * 1700000 ) VIA12 
  NEW M1 ( 790000 1700000 ) ( 970000 * ) VIA12 
  NEW M2 ( 970000 1700000 ) ( * 1680000 ) ;
- net24
  ( AND2T_46_n61 q ) ( DFFT_60__FBL_n252 a )
+ ROUTED M2 ( 590000 1340000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 590000 1350000 ) ( 630000 * ) VIA12 
  NEW M2 ( 630000 1350000 ) ( * 1510000 ) ;
- net25
  ( AND2T_38_n53 q ) ( DFFT_59__FBL_n251 a )
+ ROUTED M2 ( 1070000 1170000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1070000 1130000 ) ( 1650000 * ) VIA12 
  NEW M2 ( 1650000 1130000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 1650000 1020000 ) ( 2160000 * ) VIA12 
  NEW M2 ( 2160000 1020000 ) ( * 990000 ) ;
- net26
  ( AND2T_30_n45 q ) ( OR2T_31_n46 a )
+ ROUTED M2 ( 2020000 1170000 ) VIA12 
  NEW M1 ( 2020000 1170000 ) ( 1820000 * ) VIA12 ;
- net27
  ( AND2T_22_n37 q ) ( OR2T_27_n42 b )
+ ROUTED M2 ( 2150000 530000 ) ( * 540000 ) VIA12 
  NEW M1 ( 2150000 540000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 540000 ) ( * 570000 ) ;
- net28
  ( NOTT_14_n29 q ) ( Split_138_n330 a )
+ ROUTED M2 ( 1230000 1870000 ) ( * 1860000 ) ( 1260000 * ) ( * 1720000 ) VIA12 
  NEW M1 ( 1260000 1720000 ) ( 1060000 * ) VIA12 ;
- net29
  ( AND2T_54_n69 a ) ( XOR2T_55_n70 q )
+ ROUTED M2 ( 1620000 1870000 ) VIA12 
  NEW M1 ( 1620000 1870000 ) ( 1390000 * ) VIA12 ;
- net30
  ( OR2T_47_n62 q ) ( AND2T_48_n63 a )
+ ROUTED M2 ( 2130000 1680000 ) ( * 1690000 ) VIA12 
  NEW M1 ( 2130000 1690000 ) ( 2040000 * ) VIA12 
  NEW M2 ( 2040000 1690000 ) ( * 1680000 ) ;
- net31
  ( OR2T_39_n54 q ) ( AND2T_40_n55 a )
+ ROUTED M2 ( 540000 990000 ) VIA12 
  NEW M1 ( 540000 990000 ) ( 450000 * ) VIA12 ;
- net32
  ( OR2T_31_n46 q ) ( AND2T_32_n47 a )
+ ROUTED M2 ( 2090000 1170000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 2090000 1180000 ) ( 2170000 * ) ( * 1190000 ) ( 2180000 * ) ( * 1210000 ) ( 2210000 * ) ( * 1220000 ) ( 2330000 * ) VIA12 
  NEW M2 ( 2330000 1220000 ) ( * 1170000 ) ( 2340000 * ) ;
- net33
  ( AND2T_23_n38 q ) ( Split_149_n341 a )
+ ROUTED M2 ( 590000 1680000 ) ( * 1520000 ) VIA12 
  NEW M1 ( 590000 1520000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 1520000 ) ( * 1380000 ) ;
- net34
  ( AND2T_56_n71 q ) ( DFFT_64__FPB_n256 a )
+ ROUTED M2 ( 1480000 1870000 ) ( * 1890000 ) VIA12 
  NEW M1 ( 1480000 1890000 ) ( 1840000 * ) VIA12 
  NEW M2 ( 1840000 1890000 ) ( * 1870000 ) ( 1850000 * ) ;
- net35
  ( AND2T_48_n63 q ) ( Split_152_n344 a )
+ ROUTED M2 ( 2470000 1910000 ) ( * 1880000 ) VIA12 
  NEW M1 ( 2470000 1880000 ) ( 2870000 * ) VIA12 
  NEW M2 ( 2870000 1880000 ) ( * 1790000 ) VIA12 
  NEW M1 ( 2870000 1790000 ) ( 1710000 * ) VIA12 
  NEW M2 ( 1710000 1790000 ) ( * 1670000 ) VIA12 
  NEW M1 ( 1710000 1670000 ) ( 2200000 * ) ( * 1680000 ) VIA12 ;
- net36
  ( AND2T_40_n55 q ) ( DFFT_106__FPB_n298 a )
+ ROUTED M2 ( 380000 1170000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 380000 1040000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 1040000 ) ( * 990000 ) ( 610000 * ) ;
- net37
  ( AND2T_32_n47 q ) ( OR2T_37_n52 a )
+ ROUTED M2 ( 2410000 1170000 ) VIA12 
  NEW M1 ( 2410000 1170000 ) ( 2180000 * ) VIA12 ;
- net38
  ( AND2T_24_n39 q ) ( XOR2T_55_n70 a )
+ ROUTED M2 ( 1320000 1910000 ) ( * 1920000 ) VIA12 
  NEW M1 ( 1320000 1920000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 1920000 ) ( * 810000 ) ( 1530000 * ) ;
- net39
  ( AND2T_57_n72 q ) ( Split_153_n345 a )
+ ROUTED M2 ( 650000 850000 ) ( * 830000 ) VIA12 
  NEW M1 ( 650000 830000 ) ( 560000 * ) ( * 810000 ) VIA12 ;
- net40
  ( AND2T_49_n64 q ) ( DFFT_113__FPB_n305 a )
+ ROUTED M2 ( 2240000 1340000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 2240000 1350000 ) ( 2270000 * ) VIA12 
  NEW M2 ( 2270000 1350000 ) ( * 1510000 ) ( 2280000 * ) ;
- net41
  ( AND2T_41_n56 q ) ( OR2T_44_n59 b )
+ ROUTED M2 ( 1070000 1340000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 1070000 1330000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 1330000 ) ( * 1380000 ) ( 680000 * ) ;
- net42
  ( OR2T_33_n48 q ) ( AND2T_36_n51 b )
+ ROUTED M2 ( 1020000 990000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1020000 1000000 ) ( 1310000 * ) VIA12 
  NEW M2 ( 1310000 1000000 ) ( * 1030000 ) ( 1320000 * ) ;
- net43
  ( AND2T_50_n65 q ) ( OR2T_51_n66 a )
+ ROUTED M2 ( 1900000 1340000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1900000 1200000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 1200000 ) ( * 1170000 ) ;
- net44
  ( OR2T_42_n57 q ) ( AND2T_43_n58 a )
+ ROUTED M2 ( 840000 1340000 ) ( * 1370000 ) ( 830000 * ) ( * 1390000 ) VIA12 
  NEW M1 ( 830000 1390000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 1390000 ) ( * 1340000 ) ( 1230000 * ) ;
- net45
  ( OR2T_34_n49 q ) ( AND2T_35_n50 b )
+ ROUTED M2 ( 1480000 1030000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1480000 1090000 ) ( 1220000 * ) VIA12 
  NEW M2 ( 1220000 1090000 ) ( * 990000 ) ( 1230000 * ) ( * 850000 ) ( 1240000 * ) ( * 810000 ) ( 1260000 * ) ;
- net46
  ( OR2T_51_n66 q ) ( OR2T_52_n67 a )
+ ROUTED M2 ( 2120000 1510000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 2120000 1350000 ) ( 1970000 * ) VIA12 
  NEW M2 ( 1970000 1350000 ) ( * 1340000 ) ;
- net47
  ( AND2T_43_n58 q ) ( OR2T_44_n59 a )
+ ROUTED M2 ( 910000 1340000 ) VIA12 
  NEW M1 ( 910000 1340000 ) ( 680000 * ) VIA12 ;
- net48
  ( OR2T_52_n67 q ) ( AND2T_53_n68 a )
+ ROUTED M2 ( 1810000 1680000 ) ( * 1660000 ) VIA12 
  NEW M1 ( 1810000 1660000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1660000 ) ( * 1530000 ) VIA12 
  NEW M1 ( 1430000 1530000 ) ( 2190000 * ) VIA12 
  NEW M2 ( 2190000 1530000 ) ( * 1510000 ) ;
- net49
  ( OR2T_44_n59 q ) ( OR2T_45_n60 a )
+ ROUTED M2 ( 520000 1170000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 520000 1200000 ) ( 740000 * ) VIA12 
  NEW M2 ( 740000 1200000 ) ( * 1340000 ) ( 750000 * ) ;
- net50
  ( AND2T_53_n68 q ) ( DFFT_63__FPB_n255 a )
+ ROUTED M2 ( 1670000 1680000 ) ( * 1710000 ) VIA12 
  NEW M1 ( 1670000 1710000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 1710000 ) ( * 1680000 ) ( 1880000 * ) ;
- net51
  ( AND2T_54_n69 q ) ( AND2T_56_n71 a )
+ ROUTED M2 ( 1780000 1870000 ) VIA12 
  NEW M1 ( 1780000 1870000 ) ( 1690000 * ) VIA12 ;
- net52
  ( DFFT_93__FPB_n285 a ) ( Split_128_n320 q0 )
+ ROUTED M2 ( 1850000 380000 ) VIA12 
  NEW M1 ( 1850000 380000 ) ( 1740000 * ) VIA12 ;
- net53
  ( DFFT_112__FPB_n304 a ) ( Split_129_n321 q0 )
+ ROUTED M2 ( 2140000 810000 ) VIA12 
  NEW M1 ( 2140000 810000 ) ( 2000000 * ) VIA12 ;
- net54
  ( Split_122_n314 q0 ) ( Split_124_n316 a )
+ ROUTED M2 ( 520000 710000 ) ( * 700000 ) VIA12 
  NEW M1 ( 520000 700000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 700000 ) ( * 670000 ) ;
- net55
  ( Split_138_n330 q0 ) ( Split_139_n331 a )
+ ROUTED M2 ( 1170000 1720000 ) ( * 1710000 ) VIA12 
  NEW M1 ( 1170000 1710000 ) ( 1060000 * ) VIA12 
  NEW M2 ( 1060000 1710000 ) ( * 1680000 ) ;
- net56
  ( Split_130_n322 q0 ) ( Split_131_n323 a )
+ ROUTED M2 ( 2080000 710000 ) ( * 690000 ) VIA12 
  NEW M1 ( 2080000 690000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 690000 ) ( * 670000 ) ;
- net57
  ( AND2T_20_n35 a ) ( Split_139_n331 q0 )
+ ROUTED M2 ( 1570000 1510000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 1570000 1450000 ) ( 1170000 * ) VIA12 
  NEW M2 ( 1170000 1450000 ) ( * 1680000 ) ;
- net58
  ( OR2T_12_n27 a ) ( Split_131_n323 q0 )
+ ROUTED M2 ( 2190000 670000 ) VIA12 
  NEW M1 ( 2190000 670000 ) ( 2080000 * ) VIA12 ;
- net59
  ( DFFT_75__FPB_n267 a ) ( Split_123_n315 q0 )
+ ROUTED M2 ( 1150000 670000 ) ( * 690000 ) VIA12 
  NEW M1 ( 1150000 690000 ) ( 880000 * ) ( * 670000 ) VIA12 ;
- net60
  ( DFFT_121__FPB_n313 a ) ( Split_124_n316 q0 )
+ ROUTED M2 ( 520000 670000 ) VIA12 
  NEW M1 ( 520000 670000 ) ( 380000 * ) VIA12 ;
- net61
  ( Split_132_n324 q0 ) ( Split_133_n325 a )
+ ROUTED M2 ( 380000 850000 ) ( * 870000 ) VIA12 
  NEW M1 ( 380000 870000 ) ( 1880000 * ) VIA12 
  NEW M2 ( 1880000 870000 ) ( * 810000 ) ( 1890000 * ) ;
- net62
  ( Split_140_n332 q0 ) ( Split_141_n333 a )
+ ROUTED M2 ( 1570000 1030000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 1570000 1260000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 1260000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1370000 1200000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 1200000 ) ( * 1170000 ) ;
- net63
  ( OR2T_51_n66 b ) ( Split_148_n340 q0 )
+ ROUTED M2 ( 1900000 1380000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1900000 1360000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 1360000 ) ( * 1340000 ) ;
- net64
  ( Split_149_n341 q0 ) ( Split_151_n343 a )
+ ROUTED M2 ( 1570000 1380000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1570000 1360000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 1360000 ) ( * 1340000 ) ;
- net65
  ( Split_125_n317 q0 ) ( Split_126_n318 a )
+ ROUTED M2 ( 1670000 710000 ) ( * 680000 ) VIA12 
  NEW M1 ( 1670000 680000 ) ( 1760000 * ) VIA12 
  NEW M2 ( 1760000 680000 ) ( * 530000 ) VIA12 
  NEW M1 ( 1760000 530000 ) ( 1690000 * ) VIA12 ;
- net66
  ( AND2T_35_n50 a ) ( Split_141_n333 q0 )
+ ROUTED M2 ( 1570000 990000 ) VIA12 
  NEW M1 ( 1570000 990000 ) ( 1410000 * ) VIA12 ;
- net67
  ( OR2T_39_n54 a ) ( Split_133_n325 q0 )
+ ROUTED M2 ( 380000 990000 ) ( * 980000 ) VIA12 
  NEW M1 ( 380000 980000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 980000 ) ( * 810000 ) VIA12 
  NEW M1 ( 300000 810000 ) ( 380000 * ) VIA12 ;
- net68
  ( DFFT_76__FPB_n268 a ) ( Split_158_n350 q0 )
+ ROUTED M2 ( 1410000 530000 ) VIA12 
  NEW M1 ( 1410000 530000 ) ( 1140000 * ) VIA12 ;
- net69
  ( AND2T_49_n64 a ) ( Split_150_n342 q0 )
+ ROUTED M2 ( 2170000 1340000 ) VIA12 
  NEW M1 ( 2170000 1340000 ) ( 2060000 * ) VIA12 ;
- net70
  ( DFFT_66__FPB_n258 a ) ( Split_126_n318 q0 )
+ ROUTED M2 ( 1780000 670000 ) VIA12 
  NEW M1 ( 1780000 670000 ) ( 1670000 * ) VIA12 ;
- net71
  ( AND2T_40_n55 b ) ( Split_142_n334 q0 )
+ ROUTED M2 ( 610000 1030000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 610000 1020000 ) ( 560000 * ) ( * 1000000 ) ( 700000 * ) ( * 990000 ) VIA12 ;
- net72
  ( AND2T_30_n45 b ) ( Split_134_n326 q0 )
+ ROUTED M2 ( 1820000 1210000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 1820000 1180000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 1180000 ) ( * 990000 ) VIA12 
  NEW M1 ( 1730000 990000 ) ( 1840000 * ) VIA12 ;
- net73
  ( Split_143_n335 q0 ) ( Split_145_n337 a )
+ ROUTED M2 ( 1350000 850000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1350000 820000 ) ( 1480000 * ) VIA12 
  NEW M2 ( 1480000 820000 ) ( * 670000 ) VIA12 
  NEW M1 ( 1480000 670000 ) ( 1400000 * ) VIA12 ;
- net74
  ( Split_135_n327 q0 ) ( Split_137_n329 a )
+ ROUTED M2 ( 790000 1680000 ) ( * 1690000 ) ( 800000 * ) ( * 1880000 ) VIA12 
  NEW M1 ( 800000 1880000 ) ( 2210000 * ) VIA12 
  NEW M2 ( 2210000 1880000 ) ( * 1910000 ) ( 2220000 * ) ;
- net75
  ( Split_127_n319 q0 ) ( Split_129_n321 a )
+ ROUTED M2 ( 2140000 850000 ) ( * 840000 ) VIA12 
  NEW M1 ( 2140000 840000 ) ( 2230000 * ) VIA12 
  NEW M2 ( 2230000 840000 ) ( * 380000 ) VIA12 
  NEW M1 ( 2230000 380000 ) ( 2150000 * ) VIA12 ;
- net76
  ( Split_159_n351 q0 ) ( Split_160_state_obs1 a )
+ ROUTED M2 ( 960000 1170000 ) ( * 1200000 ) ( 950000 * ) ( * 1570000 ) VIA12 
  NEW M1 ( 950000 1570000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 1570000 ) ( * 1550000 ) ;
- net77
  ( DFFT_105__FPB_n297 a ) ( Split_151_n343 q0 )
+ ROUTED M2 ( 1570000 1340000 ) VIA12 
  NEW M1 ( 1570000 1340000 ) ( 1430000 * ) VIA12 ;
- net78
  ( DFFT_120__FPB_n312 a ) ( Split_152_n344 q0 )
+ ROUTED M2 ( 2470000 1870000 ) VIA12 
  NEW M1 ( 2470000 1870000 ) ( 2330000 * ) VIA12 ;
- net79
  ( AND2T_24_n39 a ) ( Split_144_n336 q0 )
+ ROUTED M2 ( 1780000 810000 ) ( * 840000 ) VIA12 
  NEW M1 ( 1780000 840000 ) ( 1470000 * ) VIA12 
  NEW M2 ( 1470000 840000 ) ( * 810000 ) ( 1460000 * ) ;
- net80
  ( AND2T_23_n38 a ) ( Split_136_n328 q0 )
+ ROUTED M2 ( 680000 1680000 ) VIA12 
  NEW M1 ( 680000 1680000 ) ( 520000 * ) VIA12 ;
- net81
  ( Split_161_n353 q0 ) ( Split_163_n355 a )
+ ROUTED M2 ( 880000 1550000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 880000 1540000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 1540000 ) ( * 1510000 ) ;
- net82
  ( Split_153_n345 q0 ) ( Split_155_n347 a )
+ ROUTED M2 ( 1320000 1380000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1320000 1360000 ) ( 500000 * ) VIA12 
  NEW M2 ( 500000 1360000 ) ( * 840000 ) VIA12 
  NEW M1 ( 500000 840000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 840000 ) ( * 810000 ) ( 650000 * ) ;
- net83
  ( DFFT_116__FPB_n308 a ) ( Split_137_n329 q0 )
+ ROUTED M2 ( 2220000 1870000 ) VIA12 
  NEW M1 ( 2220000 1870000 ) ( 2080000 * ) VIA12 ;
- net84
  ( AND2T_57_n72 a ) ( Split_145_n337 q0 )
+ ROUTED M2 ( 490000 810000 ) ( * 610000 ) ( 480000 * ) ( * 590000 ) VIA12 
  NEW M1 ( 480000 590000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 590000 ) ( * 810000 ) ( 1350000 * ) ;
- net85
  ( Split_146_n338 q0 ) ( Split_148_n340 a )
+ ROUTED M2 ( 1480000 1170000 ) ( * 1180000 ) ( 1490000 * ) ( * 1480000 ) VIA12 
  NEW M1 ( 1490000 1480000 ) ( 1780000 * ) VIA12 
  NEW M2 ( 1780000 1480000 ) ( * 1380000 ) ( 1790000 * ) ;
- net86
  ( OR2T_33_n48 a ) ( Split_154_n346 q0 )
+ ROUTED M2 ( 950000 990000 ) ( * 830000 ) VIA12 
  NEW M1 ( 950000 830000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 830000 ) ( * 810000 ) ;
- net87
  ( DFFT_103__FPB_n295 a ) ( Split_163_n355 q0 )
+ ROUTED M2 ( 880000 1510000 ) ( * 1530000 ) VIA12 
  NEW M1 ( 880000 1530000 ) ( 1200000 * ) VIA12 
  NEW M2 ( 1200000 1530000 ) ( * 1580000 ) VIA12 
  NEW M1 ( 1200000 1580000 ) ( 1970000 * ) VIA12 
  NEW M2 ( 1970000 1580000 ) ( * 1510000 ) ( 1980000 * ) ;
- net88
  ( AND2T_49_n64 b ) ( Split_155_n347 q0 )
+ ROUTED M2 ( 1320000 1340000 ) ( * 1350000 ) ( 1310000 * ) ( * 1750000 ) VIA12 
  NEW M1 ( 1310000 1750000 ) ( 2240000 * ) VIA12 
  NEW M2 ( 2240000 1750000 ) ( * 1380000 ) ;
- net89
  ( OR2T_31_n46 b ) ( Split_147_n339 q0 )
+ ROUTED M2 ( 2020000 1210000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 2020000 1200000 ) ( 1910000 * ) VIA12 
  NEW M2 ( 1910000 1200000 ) ( * 1170000 ) ;
- net90
  ( Split_156_n348 q0 ) ( Split_158_n350 a )
+ ROUTED M2 ( 630000 380000 ) ( * 410000 ) ( 640000 * ) ( * 540000 ) VIA12 
  NEW M1 ( 640000 540000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 540000 ) ( * 570000 ) ;
- net91
  ( DFFT_70__FPB_n262 a ) ( Split_164_n356 q0 )
+ ROUTED M2 ( 1420000 1680000 ) VIA12 
  NEW M1 ( 1420000 1680000 ) ( 1280000 * ) VIA12 ;
- net92
  ( Split_165_n357 q0 ) ( Split_166_n358 a )
+ ROUTED M2 ( 1050000 1910000 ) ( * 1900000 ) VIA12 
  NEW M1 ( 1050000 1900000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 1900000 ) ( * 1870000 ) ( 660000 * ) ;
- net93
  ( DFFT_74__FPB_n266 a ) ( Split_166_n358 q0 )
+ ROUTED M2 ( 1050000 1870000 ) ( * 1710000 ) VIA12 
  NEW M1 ( 1050000 1710000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1710000 ) ( * 1680000 ) ;
- net94
  ( reset_Pad a ) ( NOTT_8_n23 a )
+ ROUTED M2 ( 50000 510000 ) ( * 400000 ) VIA12 
  NEW M1 ( 50000 400000 ) ( 1990000 * ) VIA12 
  NEW M2 ( 1990000 400000 ) ( * 420000 ) ;
- net95
  ( DFFT_80__FPB_n272 a ) ( Split_128_n320 q1 )
+ ROUTED M2 ( 1760000 380000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1760000 410000 ) ( 1600000 * ) VIA12 
  NEW M2 ( 1600000 410000 ) ( * 380000 ) ;
- net96
  ( DFFT_107__FPB_n299 a ) ( Split_129_n321 q1 )
+ ROUTED M2 ( 2250000 810000 ) VIA12 
  NEW M1 ( 2250000 810000 ) ( 2160000 * ) VIA12 ;
- net97
  ( OR2T_47_n62 a ) ( Split_138_n330 q1 )
+ ROUTED M2 ( 1080000 1680000 ) ( * 1700000 ) VIA12 
  NEW M1 ( 1080000 1700000 ) ( 1970000 * ) VIA12 
  NEW M2 ( 1970000 1700000 ) ( * 1680000 ) ;
- net98
  ( Split_123_n315 a ) ( Split_122_n314 q1 )
+ ROUTED M2 ( 790000 670000 ) ( * 710000 ) VIA12 
  NEW M1 ( 790000 710000 ) ( 880000 * ) VIA12 ;
- net99
  ( OR2T_19_n34 b ) ( Split_130_n322 q1 )
+ ROUTED M2 ( 1310000 670000 ) ( * 850000 ) VIA12 
  NEW M1 ( 1310000 850000 ) ( 1620000 * ) VIA12 ;
- net100
  ( AND2T_15_n30 a ) ( Split_139_n331 q1 )
+ ROUTED M2 ( 1190000 1680000 ) ( * 1670000 ) VIA12 
  NEW M1 ( 1190000 1670000 ) ( 1260000 * ) VIA12 
  NEW M2 ( 1260000 1670000 ) ( * 1530000 ) VIA12 
  NEW M1 ( 1260000 1530000 ) ( 1410000 * ) VIA12 
  NEW M2 ( 1410000 1530000 ) ( * 1510000 ) ;
- net101
  ( NOTT_9_n24 a ) ( Split_123_n315 q1 )
+ ROUTED M2 ( 900000 670000 ) ( * 710000 ) VIA12 
  NEW M1 ( 900000 710000 ) ( 990000 * ) VIA12 ;
- net102
  ( AND2T_10_n25 a ) ( Split_131_n323 q1 )
+ ROUTED M2 ( 2100000 670000 ) ( * 700000 ) VIA12 
  NEW M1 ( 2100000 700000 ) ( 1920000 * ) VIA12 
  NEW M2 ( 1920000 700000 ) ( * 670000 ) ;
- net103
  ( AND2T_41_n56 a ) ( Split_148_n340 q1 )
+ ROUTED M2 ( 1810000 1340000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 1810000 1250000 ) ( 1000000 * ) VIA12 
  NEW M2 ( 1000000 1250000 ) ( * 1340000 ) ;
- net104
  ( DFFT_91__FPB_n283 a ) ( Split_124_n316 q1 )
+ ROUTED M2 ( 630000 670000 ) VIA12 
  NEW M1 ( 630000 670000 ) ( 540000 * ) VIA12 ;
- net105
  ( AND2T_50_n65 b ) ( Split_132_n324 q1 )
+ ROUTED M2 ( 1910000 810000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1910000 1160000 ) ( 1670000 * ) VIA12 
  NEW M2 ( 1670000 1160000 ) ( * 1210000 ) ( 1660000 * ) ;
- net106
  ( AND2T_50_n65 a ) ( Split_140_n332 q1 )
+ ROUTED M2 ( 1590000 1170000 ) VIA12 
  NEW M1 ( 1590000 1170000 ) ( 1230000 * ) VIA12 ;
- net107
  ( Split_150_n342 a ) ( Split_149_n341 q1 )
+ ROUTED M2 ( 2060000 1380000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 2060000 1450000 ) ( 1710000 * ) VIA12 
  NEW M2 ( 1710000 1450000 ) ( * 1340000 ) ( 1700000 * ) ;
- net108
  ( DFFT_69__FPB_n261 a ) ( Split_125_n317 q1 )
+ ROUTED M2 ( 1710000 530000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1710000 1150000 ) ( 2200000 * ) VIA12 
  NEW M2 ( 2200000 1150000 ) ( * 50000 ) VIA12 
  NEW M1 ( 2200000 50000 ) ( 2350000 * ) VIA12 
  NEW M2 ( 2350000 50000 ) ( * 670000 ) ;
- net109
  ( OR2T_11_n26 a ) ( Split_133_n325 q1 )
+ ROUTED M2 ( 400000 810000 ) ( * 540000 ) VIA12 
  NEW M1 ( 400000 540000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 540000 ) ( * 530000 ) ;
- net110
  ( AND2T_16_n31 a ) ( Split_141_n333 q1 )
+ ROUTED M2 ( 1680000 990000 ) VIA12 
  NEW M1 ( 1680000 990000 ) ( 1590000 * ) VIA12 ;
- net111
  ( DFFT_71__FPB_n263 a ) ( Split_158_n350 q1 )
+ ROUTED M2 ( 1160000 530000 ) ( * 140000 ) VIA12 
  NEW M1 ( 1160000 140000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 140000 ) ( * 530000 ) ( 1800000 * ) ;
- net112
  ( NOTT_18_n33 a ) ( Split_126_n318 q1 )
+ ROUTED M2 ( 1690000 670000 ) ( * 660000 ) VIA12 
  NEW M1 ( 1690000 660000 ) ( 1500000 * ) VIA12 
  NEW M2 ( 1500000 660000 ) ( * 710000 ) ( 1510000 * ) ;
- net113
  ( AND2T_16_n31 b ) ( Split_134_n326 q1 )
+ ROUTED M2 ( 1750000 1030000 ) VIA12 
  NEW M1 ( 1750000 1030000 ) ( 1860000 * ) VIA12 
  NEW M2 ( 1860000 1030000 ) ( * 990000 ) ;
- net114
  ( AND2T_17_n32 a ) ( Split_142_n334 q1 )
+ ROUTED M2 ( 680000 530000 ) ( * 540000 ) ( 710000 * ) ( * 590000 ) ( 720000 * ) ( * 990000 ) ;
- net115
  ( AND2T_30_n45 a ) ( Split_150_n342 q1 )
+ ROUTED M2 ( 2080000 1340000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 2080000 1190000 ) ( 1750000 * ) VIA12 
  NEW M2 ( 1750000 1190000 ) ( * 1170000 ) ;
- net116
  ( DFFT_89__FPB_n281 a ) ( Split_159_n351 q1 )
+ ROUTED M2 ( 980000 1170000 ) VIA12 
  NEW M1 ( 980000 1170000 ) ( 820000 * ) VIA12 ;
- net117
  ( Split_128_n320 a ) ( Split_127_n319 q1 )
+ ROUTED M2 ( 2170000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 2170000 390000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 390000 ) ( * 420000 ) ;
- net118
  ( Split_136_n328 a ) ( Split_135_n327 q1 )
+ ROUTED M2 ( 680000 1720000 ) VIA12 
  NEW M1 ( 680000 1720000 ) ( 810000 * ) VIA12 
  NEW M2 ( 810000 1720000 ) ( * 1680000 ) ;
- net119
  ( Split_144_n336 a ) ( Split_143_n335 q1 )
+ ROUTED M2 ( 1780000 850000 ) VIA12 
  NEW M1 ( 1780000 850000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 850000 ) ( * 830000 ) VIA12 
  NEW M1 ( 1630000 830000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 830000 ) ( * 670000 ) ;
- net120
  ( DFFT_78__FPB_n270 a ) ( Split_151_n343 q1 )
+ ROUTED M2 ( 1110000 990000 ) ( * 1020000 ) ( 1120000 * ) ( * 1050000 ) VIA12 
  NEW M1 ( 1120000 1050000 ) ( 2040000 * ) VIA12 
  NEW M2 ( 2040000 1050000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 2040000 1340000 ) ( 1590000 * ) VIA12 ;
- net121
  ( AND2T_15_n30 b ) ( Split_136_n328 q1 )
+ ROUTED M2 ( 700000 1680000 ) ( * 1690000 ) VIA12 
  NEW M1 ( 700000 1690000 ) ( 870000 * ) VIA12 
  NEW M2 ( 870000 1690000 ) ( * 1760000 ) VIA12 
  NEW M1 ( 870000 1760000 ) ( 1480000 * ) VIA12 
  NEW M2 ( 1480000 1760000 ) ( * 1550000 ) ;
- net122
  ( OR2T_19_n34 a ) ( Split_144_n336 q1 )
+ ROUTED M2 ( 1800000 810000 ) VIA12 
  NEW M1 ( 1800000 810000 ) ( 1620000 * ) VIA12 ;
- net123
  ( DFFT_114__FPB_n306 a ) ( Split_152_n344 q1 )
+ ROUTED M2 ( 2490000 1870000 ) ( * 1720000 ) VIA12 
  NEW M1 ( 2490000 1720000 ) ( 2440000 * ) VIA12 
  NEW M2 ( 2440000 1720000 ) ( * 1680000 ) ( 2430000 * ) ;
- net124
  ( OR2T_47_n62 b ) ( Split_137_n329 q1 )
+ ROUTED M2 ( 1970000 1720000 ) ( * 1860000 ) VIA12 
  NEW M1 ( 1970000 1860000 ) ( 2230000 * ) ( * 1870000 ) ( 2240000 * ) VIA12 ;
- net125
  ( OR2T_34_n49 a ) ( Split_145_n337 q1 )
+ ROUTED M2 ( 1370000 810000 ) VIA12 
  NEW M1 ( 1370000 810000 ) ( 1190000 * ) VIA12 ;
- net126
  ( Split_154_n346 a ) ( Split_153_n345 q1 )
+ ROUTED M2 ( 670000 810000 ) ( * 850000 ) VIA12 
  NEW M1 ( 670000 850000 ) ( 760000 * ) VIA12 ;
- net127
  ( Split_162_state_obs0 a ) ( Split_161_n353 q1 )
+ ROUTED M2 ( 790000 1510000 ) ( * 1620000 ) VIA12 
  NEW M1 ( 790000 1620000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 1620000 ) ( * 1550000 ) ;
- net128
  ( Split_147_n339 a ) ( Split_146_n338 q1 )
+ ROUTED M2 ( 1500000 1170000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1500000 1210000 ) ( 1910000 * ) VIA12 ;
- net129
  ( OR2T_25_n40 a ) ( Split_154_n346 q1 )
+ ROUTED M2 ( 870000 810000 ) VIA12 
  NEW M1 ( 870000 810000 ) ( 780000 * ) VIA12 ;
- net130
  ( AND2T_22_n37 a ) ( Split_147_n339 q1 )
+ ROUTED M2 ( 1930000 1170000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1930000 580000 ) ( 2070000 * ) VIA12 
  NEW M2 ( 2070000 580000 ) ( * 530000 ) ( 2080000 * ) ;
- net131
  ( OR2T_42_n57 a ) ( Split_155_n347 q1 )
+ ROUTED M2 ( 1340000 1340000 ) VIA12 
  NEW M1 ( 1340000 1340000 ) ( 1160000 * ) VIA12 ;
- net132
  ( DFFT_100__FPB_n292 a ) ( Split_163_n355 q1 )
+ ROUTED M2 ( 990000 1510000 ) VIA12 
  NEW M1 ( 990000 1510000 ) ( 900000 * ) VIA12 ;
- net133
  ( Split_157_output1 a ) ( Split_156_n348 q1 )
+ ROUTED M2 ( 650000 380000 ) ( * 500000 ) VIA12 
  NEW M1 ( 650000 500000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 500000 ) ( * 420000 ) ( 380000 * ) ;
- net134
  ( NOTT_13_n28 a ) ( Split_164_n356 q1 )
+ ROUTED M2 ( 1440000 1680000 ) ( * 1690000 ) VIA12 
  NEW M1 ( 1440000 1690000 ) ( 900000 * ) VIA12 
  NEW M2 ( 900000 1690000 ) ( * 1720000 ) ;
- net135
  ( DFFT_118__FPB_n310 a ) ( Split_165_n357 q1 )
+ ROUTED M2 ( 770000 1870000 ) VIA12 
  NEW M1 ( 770000 1870000 ) ( 680000 * ) VIA12 ;
- net136
  ( NOTT_14_n29 a ) ( Split_166_n358 q1 )
+ ROUTED M2 ( 1070000 1870000 ) ( * 1910000 ) VIA12 
  NEW M1 ( 1070000 1910000 ) ( 1160000 * ) VIA12 ;
- net137
  ( input1_Pad a ) ( Split_122_n314 a )
+ ROUTED M1 ( 960000 80000 ) ( 850000 * ) VIA12 
  NEW M2 ( 850000 80000 ) ( * 720000 ) VIA12 
  NEW M1 ( 850000 720000 ) ( 770000 * ) ( * 710000 ) VIA12 ;
- net138
  ( input2_Pad a ) ( Split_125_n317 a )
+ ROUTED M2 ( 1690000 570000 ) ( * 540000 ) ( 1680000 * ) ( * 130000 ) ( 1670000 * ) ( * 80000 ) ( 1720000 * ) ;
- net139
  ( DFFT_67__FPB_n259 a ) ( Split_157_output1 q0 )
+ ROUTED M2 ( 490000 380000 ) VIA12 
  NEW M1 ( 490000 380000 ) ( 380000 * ) VIA12 ;
- net140
  ( DFFT_58__FBL_n250 q ) ( Split_156_n348 a )
+ ROUTED M2 ( 630000 420000 ) VIA12 
  NEW M1 ( 630000 420000 ) ( 790000 * ) VIA12 
  NEW M2 ( 790000 420000 ) ( * 380000 ) ;
- net141
  ( DFFT_59__FBL_n251 q ) ( Split_159_n351 a )
+ ROUTED M2 ( 960000 1210000 ) VIA12 
  NEW M1 ( 960000 1210000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 1210000 ) ( * 1170000 ) ;
- net142
  ( DFFT_60__FBL_n252 q ) ( Split_161_n353 a )
+ ROUTED M2 ( 680000 1510000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 680000 1550000 ) ( 770000 * ) VIA12 ;
- net143
  ( DFFT_61__FBL_n253 q ) ( Split_164_n356 a )
+ ROUTED M2 ( 1420000 1720000 ) ( * 1710000 ) VIA12 
  NEW M1 ( 1420000 1710000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 1710000 ) ( * 1680000 ) ;
- net144
  ( DFFT_62__FBL_n254 q ) ( Split_165_n357 a )
+ ROUTED M2 ( 570000 1870000 ) ( * 1910000 ) VIA12 
  NEW M1 ( 570000 1910000 ) ( 660000 * ) VIA12 ;
- net145
  ( DFFT_108__FPB_n300 q ) ( DFFT_109__FPB_n301 a )
+ ROUTED M2 ( 2440000 810000 ) ( * 820000 ) VIA12 
  NEW M1 ( 2440000 820000 ) ( 2530000 * ) VIA12 
  NEW M2 ( 2530000 820000 ) ( * 990000 ) ;
- net146
  ( DFFT_109__FPB_n301 q ) ( DFFT_110__FPB_n302 a )
+ ROUTED M2 ( 2580000 990000 ) VIA12 
  NEW M1 ( 2580000 990000 ) ( 2390000 * ) VIA12 ;
- net147
  ( DFFT_118__FPB_n310 q ) ( DFFT_119__FPB_n311 a )
+ ROUTED M2 ( 910000 1870000 ) VIA12 
  NEW M1 ( 910000 1870000 ) ( 820000 * ) VIA12 ;
- net148
  ( DFFT_110__FPB_n302 q ) ( DFFT_111__FPB_n303 a )
+ ROUTED M2 ( 2440000 990000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 2440000 1140000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 1140000 ) ( * 1170000 ) ;
- net149
  ( XOR2T_55_n70 b ) ( DFFT_119__FPB_n311 q )
+ ROUTED M2 ( 960000 1870000 ) ( * 1890000 ) VIA12 
  NEW M1 ( 960000 1890000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 1890000 ) ( * 1870000 ) ;
- net150
  ( AND2T_46_n61 b ) ( DFFT_111__FPB_n303 q )
+ ROUTED M2 ( 730000 1170000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 730000 1450000 ) ( 590000 * ) VIA12 
  NEW M2 ( 590000 1450000 ) ( * 1380000 ) ;
- net151
  ( AND2T_56_n71 b ) ( DFFT_120__FPB_n312 q )
+ ROUTED M2 ( 2380000 1870000 ) ( * 1970000 ) VIA12 
  NEW M1 ( 2380000 1970000 ) ( 1850000 * ) VIA12 
  NEW M2 ( 1850000 1970000 ) ( * 1910000 ) ;
- net152
  ( AND2T_48_n63 b ) ( DFFT_112__FPB_n304 q )
+ ROUTED M2 ( 2050000 810000 ) ( * 1200000 ) ( 2060000 * ) ( * 1330000 ) VIA12 
  NEW M1 ( 2060000 1330000 ) ( 2680000 * ) VIA12 
  NEW M2 ( 2680000 1330000 ) ( * 1700000 ) VIA12 
  NEW M1 ( 2680000 1700000 ) ( 2200000 * ) ( * 1720000 ) VIA12 ;
- net153
  ( AND2T_57_n72 b ) ( DFFT_121__FPB_n313 q )
+ ROUTED M2 ( 430000 670000 ) ( * 1160000 ) ( 420000 * ) ( * 1320000 ) VIA12 
  NEW M1 ( 420000 1320000 ) ( 550000 * ) VIA12 
  NEW M2 ( 550000 1320000 ) ( * 850000 ) ( 560000 * ) ;
- net154
  ( OR2T_52_n67 b ) ( DFFT_113__FPB_n305 q )
+ ROUTED M2 ( 2330000 1510000 ) ( * 1620000 ) VIA12 
  NEW M1 ( 2330000 1620000 ) ( 2130000 * ) VIA12 
  NEW M2 ( 2130000 1620000 ) ( * 1550000 ) ( 2120000 * ) ;
- net155
  ( DFFT_114__FPB_n306 q ) ( DFFT_115__FPB_n307 a )
+ ROUTED M2 ( 2480000 1680000 ) VIA12 
  NEW M1 ( 2480000 1680000 ) ( 2290000 * ) VIA12 ;
- net156
  ( AND2T_53_n68 b ) ( DFFT_115__FPB_n307 q )
+ ROUTED M2 ( 2340000 1680000 ) ( * 1760000 ) VIA12 
  NEW M1 ( 2340000 1760000 ) ( 1890000 * ) VIA12 
  NEW M2 ( 1890000 1760000 ) ( * 1720000 ) ( 1880000 * ) ;
- net157
  ( DFFT_116__FPB_n308 q ) ( DFFT_117__FPB_n309 a )
+ ROUTED M2 ( 2130000 1870000 ) ( * 1890000 ) VIA12 
  NEW M1 ( 2130000 1890000 ) ( 1940000 * ) VIA12 
  NEW M2 ( 1940000 1890000 ) ( * 1870000 ) ;
- net158
  ( OR2T_11_n26 b ) ( DFFT_68__FPB_n260 q )
+ ROUTED M2 ( 430000 530000 ) ( * 570000 ) VIA12 
  NEW M1 ( 430000 570000 ) ( 520000 * ) VIA12 ;
- net159
  ( AND2T_54_n69 b ) ( DFFT_117__FPB_n309 q )
+ ROUTED M2 ( 1990000 1870000 ) ( * 2000000 ) VIA12 
  NEW M1 ( 1990000 2000000 ) ( 1690000 * ) VIA12 
  NEW M2 ( 1690000 2000000 ) ( * 1910000 ) ;
- net160
  ( OR2T_12_n27 b ) ( DFFT_69__FPB_n261 q )
+ ROUTED M2 ( 2190000 710000 ) ( * 700000 ) VIA12 
  NEW M1 ( 2190000 700000 ) ( 2400000 * ) VIA12 
  NEW M2 ( 2400000 700000 ) ( * 670000 ) ;
- net161
  ( AND2T_26_n41 b ) ( DFFT_78__FPB_n270 q )
+ ROUTED M2 ( 1100000 850000 ) ( * 990000 ) VIA12 
  NEW M1 ( 1100000 990000 ) ( 1160000 * ) VIA12 ;
- net162
  ( AND2T_20_n35 b ) ( DFFT_70__FPB_n262 q )
+ ROUTED M2 ( 1640000 1550000 ) ( * 1560000 ) VIA12 
  NEW M1 ( 1640000 1560000 ) ( 1330000 * ) VIA12 
  NEW M2 ( 1330000 1560000 ) ( * 1680000 ) ;
- net163
  ( DFFT_71__FPB_n263 q ) ( DFFT_72__FPB_n264 a )
+ ROUTED M2 ( 1940000 530000 ) VIA12 
  NEW M1 ( 1940000 530000 ) ( 1850000 * ) VIA12 ;
- net164
  ( DFFT_61__FBL_n253 a ) ( DFFT_63__FPB_n255 q )
+ ROUTED M2 ( 1720000 1680000 ) VIA12 
  NEW M1 ( 1720000 1680000 ) ( 1530000 * ) VIA12 ;
- net165
  ( OR2T_28_n43 b ) ( DFFT_79__FPB_n271 q )
+ ROUTED M2 ( 890000 530000 ) ( * 570000 ) VIA12 
  NEW M1 ( 890000 570000 ) ( 980000 * ) VIA12 ;
- net166
  ( DFFT_80__FPB_n272 q ) ( DFFT_81__FPB_n273 a )
+ ROUTED M2 ( 1650000 380000 ) VIA12 
  NEW M1 ( 1650000 380000 ) ( 1460000 * ) VIA12 ;
- net167
  ( DFFT_72__FPB_n264 q ) ( DFFT_73__FPB_n265 a )
+ ROUTED M2 ( 2240000 530000 ) VIA12 
  NEW M1 ( 2240000 530000 ) ( 1990000 * ) VIA12 ;
- net168
  ( DFFT_64__FPB_n256 q ) ( DFFT_65__FPB_n257 a )
+ ROUTED M2 ( 1530000 1870000 ) ( * 1830000 ) VIA12 
  NEW M1 ( 1530000 1830000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 1830000 ) ( * 1870000 ) ( 380000 * ) ;
- net169
  ( AND2T_32_n47 b ) ( DFFT_88__FPB_n280 q )
+ ROUTED M2 ( 2550000 1170000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 2550000 1160000 ) ( 2400000 * ) VIA12 
  NEW M2 ( 2400000 1160000 ) ( * 1210000 ) ( 2410000 * ) ;
- net170
  ( DFFT_89__FPB_n281 q ) ( DFFT_90__FPB_n282 a )
+ ROUTED M2 ( 810000 990000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 810000 1000000 ) ( 870000 * ) VIA12 
  NEW M2 ( 870000 1000000 ) ( * 1170000 ) ;
- net171
  ( DFFT_81__FPB_n273 q ) ( DFFT_82__FPB_n274 a )
+ ROUTED M2 ( 1510000 380000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1510000 410000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 410000 ) ( * 380000 ) ;
- net172
  ( DFFT_62__FBL_n254 a ) ( DFFT_65__FPB_n257 q )
+ ROUTED M2 ( 520000 1870000 ) VIA12 
  NEW M1 ( 520000 1870000 ) ( 430000 * ) VIA12 ;
- net173
  ( AND2T_22_n37 b ) ( DFFT_73__FPB_n265 q )
+ ROUTED M2 ( 2150000 570000 ) ( * 560000 ) VIA12 
  NEW M1 ( 2150000 560000 ) ( 2290000 * ) VIA12 
  NEW M2 ( 2290000 560000 ) ( * 530000 ) ;
- net174
  ( DFFT_98__FPB_n290 q ) ( DFFT_99__FPB_n291 a )
+ ROUTED M2 ( 430000 1510000 ) ( * 1360000 ) ( 390000 * ) ( * 1340000 ) ( 380000 * ) ;
- net175
  ( DFFT_82__FPB_n274 q ) ( DFFT_83__FPB_n275 a )
+ ROUTED M2 ( 1370000 380000 ) VIA12 
  NEW M1 ( 1370000 380000 ) ( 1180000 * ) VIA12 ;
- net176
  ( OR2T_33_n48 b ) ( DFFT_90__FPB_n282 q )
+ ROUTED M2 ( 860000 990000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 860000 1030000 ) ( 950000 * ) VIA12 ;
- net177
  ( AND2T_23_n38 b ) ( DFFT_74__FPB_n266 q )
+ ROUTED M2 ( 430000 1680000 ) ( * 1700000 ) VIA12 
  NEW M1 ( 430000 1700000 ) ( 590000 * ) VIA12 
  NEW M2 ( 590000 1700000 ) ( * 1720000 ) ;
- net178
  ( AND2T_10_n25 b ) ( DFFT_66__FPB_n258 q )
+ ROUTED M2 ( 1990000 710000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1990000 790000 ) ( 1830000 * ) VIA12 
  NEW M2 ( 1830000 790000 ) ( * 670000 ) ;
- net179
  ( DFFT_83__FPB_n275 q ) ( DFFT_84__FPB_n276 a )
+ ROUTED M2 ( 1230000 380000 ) ( * 410000 ) VIA12 
  NEW M1 ( 1230000 410000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 410000 ) ( * 380000 ) ( 1040000 * ) ;
- net180
  ( DFFT_67__FPB_n259 q ) ( DFFT_68__FPB_n260 a )
+ ROUTED M2 ( 380000 530000 ) ( * 520000 ) VIA12 
  NEW M1 ( 380000 520000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 520000 ) ( * 380000 ) ;
- net181
  ( OR2T_39_n54 b ) ( DFFT_99__FPB_n291 q )
+ ROUTED M2 ( 430000 1340000 ) ( * 1220000 ) ( 440000 * ) ( * 1030000 ) VIA12 
  NEW M1 ( 440000 1030000 ) ( 380000 * ) VIA12 ;
- net182
  ( OR2T_34_n49 b ) ( DFFT_91__FPB_n283 q )
+ ROUTED M2 ( 680000 670000 ) ( * 820000 ) VIA12 
  NEW M1 ( 680000 820000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 820000 ) ( * 850000 ) ;
- net183
  ( AND2T_24_n39 b ) ( DFFT_75__FPB_n267 q )
+ ROUTED M2 ( 1200000 670000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1200000 620000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 620000 ) ( * 800000 ) VIA12 
  NEW M1 ( 1810000 800000 ) ( 1540000 * ) VIA12 
  NEW M2 ( 1540000 800000 ) ( * 850000 ) ( 1530000 * ) ;
- net184
  ( DFFT_100__FPB_n292 q ) ( Split_HOLD_294 a )
+ ROUTED M2 ( 1220000 1550000 ) ( * 1630000 ) VIA12 
  NEW M1 ( 1220000 1630000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1630000 ) ( * 1510000 ) ;
- net185
  ( DFFT_76__FPB_n268 q ) ( DFFT_77__FPB_n269 a )
+ ROUTED M2 ( 1550000 530000 ) VIA12 
  NEW M1 ( 1550000 530000 ) ( 1460000 * ) VIA12 ;
- net186
  ( OR2T_37_n52 b ) ( DFFT_92__FPB_n284 q )
+ ROUTED M2 ( 2000000 990000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 2000000 1000000 ) ( 2260000 * ) VIA12 
  NEW M2 ( 2260000 1000000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 2260000 1180000 ) ( 2180000 * ) VIA12 
  NEW M2 ( 2180000 1180000 ) ( * 1210000 ) ;
- net187
  ( AND2T_29_n44 b ) ( DFFT_84__FPB_n276 q )
+ ROUTED M2 ( 950000 420000 ) VIA12 
  NEW M1 ( 950000 420000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 420000 ) ( * 380000 ) ;
- net188
  ( DFFT_101__FPB_n293 q ) ( DFFT_102__FPB_n294 a )
+ ROUTED M2 ( 1320000 1510000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 1320000 1540000 ) ( 1130000 * ) VIA12 
  NEW M2 ( 1130000 1540000 ) ( * 1510000 ) ;
- net189
  ( DFFT_93__FPB_n285 q ) ( DFFT_94__FPB_n286 a )
+ ROUTED M2 ( 1900000 380000 ) ( * 390000 ) ( 1930000 * ) ( * 410000 ) VIA12 
  NEW M1 ( 1930000 410000 ) ( 2260000 * ) VIA12 
  NEW M2 ( 2260000 410000 ) ( * 380000 ) ;
- net190
  ( DFFT_85__FPB_n277 q ) ( DFFT_86__FPB_n278 a )
+ ROUTED M2 ( 2470000 1510000 ) ( * 1500000 ) VIA12 
  NEW M1 ( 2470000 1500000 ) ( 2550000 * ) VIA12 
  NEW M2 ( 2550000 1500000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 2550000 1340000 ) ( 2470000 * ) VIA12 ;
- net191
  ( OR2T_25_n40 b ) ( DFFT_77__FPB_n269 q )
+ ROUTED M2 ( 1600000 530000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1600000 860000 ) ( 870000 * ) ( * 850000 ) VIA12 ;
- net192
  ( DFFT_94__FPB_n286 q ) ( DFFT_95__FPB_n287 a )
+ ROUTED M2 ( 2310000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 2310000 390000 ) ( 2520000 * ) VIA12 
  NEW M2 ( 2520000 390000 ) ( * 530000 ) ;
- net193
  ( DFFT_86__FPB_n278 q ) ( DFFT_87__FPB_n279 a )
+ ROUTED M2 ( 2520000 1340000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 2520000 1360000 ) ( 2330000 * ) ( * 1340000 ) VIA12 ;
- net194
  ( AND2T_41_n56 b ) ( DFFT_102__FPB_n294 q )
+ ROUTED M2 ( 1070000 1380000 ) VIA12 
  NEW M1 ( 1070000 1380000 ) ( 1180000 * ) VIA12 
  NEW M2 ( 1180000 1380000 ) ( * 1510000 ) ;
- net195
  ( DFFT_103__FPB_n295 q ) ( DFFT_104__FPB_n296 a )
+ ROUTED M2 ( 2030000 1510000 ) VIA12 
  NEW M1 ( 2030000 1510000 ) ( 1840000 * ) VIA12 ;
- net196
  ( DFFT_95__FPB_n287 q ) ( DFFT_96__FPB_n288 a )
+ ROUTED M2 ( 2570000 530000 ) VIA12 
  NEW M1 ( 2570000 530000 ) ( 2380000 * ) VIA12 ;
- net197
  ( DFFT_87__FPB_n279 q ) ( DFFT_88__FPB_n280 a )
+ ROUTED M2 ( 2500000 1170000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 2500000 1180000 ) ( 2430000 * ) VIA12 
  NEW M2 ( 2430000 1180000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 2430000 1340000 ) ( 2380000 * ) VIA12 ;
- net198
  ( DFFT_96__FPB_n288 q ) ( DFFT_97__FPB_n289 a )
+ ROUTED M2 ( 2250000 990000 ) ( * 1020000 ) ( 2240000 * ) ( * 1040000 ) VIA12 
  NEW M1 ( 2240000 1040000 ) ( 2420000 * ) VIA12 
  NEW M2 ( 2420000 1040000 ) ( * 530000 ) ( 2430000 * ) ;
- net199
  ( OR2T_42_n57 b ) ( DFFT_104__FPB_n296 q )
+ ROUTED M2 ( 1890000 1510000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 1890000 1330000 ) ( 1150000 * ) VIA12 
  NEW M2 ( 1150000 1330000 ) ( * 1380000 ) ( 1160000 * ) ;
- net200
  ( AND2T_43_n58 b ) ( DFFT_105__FPB_n297 q )
+ ROUTED M2 ( 910000 1380000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 910000 1370000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1370000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1040000 1190000 ) ( 1470000 * ) VIA12 
  NEW M2 ( 1470000 1190000 ) ( * 1340000 ) ( 1480000 * ) ;
- net201
  ( AND2T_38_n53 b ) ( DFFT_97__FPB_n289 q )
+ ROUTED M2 ( 2160000 1030000 ) VIA12 
  NEW M1 ( 2160000 1030000 ) ( 2290000 * ) VIA12 
  NEW M2 ( 2290000 1030000 ) ( * 990000 ) ( 2300000 * ) ;
- net202
  ( OR2T_45_n60 b ) ( DFFT_106__FPB_n298 q )
+ ROUTED M2 ( 430000 1170000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 430000 1210000 ) ( 520000 * ) VIA12 ;
- net203
  ( DFFT_107__FPB_n299 q ) ( DFFT_108__FPB_n300 a )
+ ROUTED M2 ( 2390000 810000 ) VIA12 
  NEW M1 ( 2390000 810000 ) ( 2300000 * ) VIA12 ;
- net204
  ( DFFT_98__FPB_n290 a ) ( Split_162_state_obs0 q0 )
+ ROUTED M2 ( 520000 1510000 ) VIA12 
  NEW M1 ( 520000 1510000 ) ( 380000 * ) VIA12 ;
- net205
  ( DFFT_85__FPB_n277 a ) ( Split_160_state_obs1 q0 )
+ ROUTED M2 ( 2420000 1510000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 2420000 1540000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 1540000 ) ( * 1510000 ) ;
- net206
  ( output1_Pad a ) ( Split_157_output1 q1 )
+ ROUTED M1 ( 210000 80000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 80000 ) ( * 380000 ) ( 400000 * ) ;
- net207
  ( SplitCLK_0_241 q0 ) ( SplitCLK_0_170 a )
+ ROUTED M2 ( 1420000 1300000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 1420000 1290000 ) ( 1930000 * ) VIA12 
  NEW M2 ( 1930000 1290000 ) ( * 1260000 ) ;
- net208
  ( SplitCLK_0_241 q1 ) ( SplitCLK_2_226 a )
+ ROUTED M2 ( 1400000 1300000 ) VIA12 
  NEW M1 ( 1400000 1300000 ) ( 910000 * ) VIA12 ;
- net209
  ( SplitCLK_4_240 q0 ) ( DFFT_98__FPB_n290 clk )
+ ROUTED M2 ( 380000 1550000 ) ( * 1600000 ) ( 390000 * ) ;
- net210
  ( SplitCLK_4_239 q0 ) ( DFFT_84__FPB_n276 clk )
+ ROUTED M2 ( 1040000 420000 ) ( * 460000 ) ( 1050000 * ) ;
- net211
  ( SplitCLK_4_238 q0 ) ( DFFT_67__FPB_n259 clk )
+ ROUTED M2 ( 490000 460000 ) ( * 420000 ) ;
- net212
  ( SplitCLK_2_237 q0 ) ( DFFT_81__FPB_n273 clk )
+ ROUTED M2 ( 1460000 420000 ) ( * 450000 ) ( 1480000 * ) ( * 460000 ) ( 1490000 * ) ;
- net213
  ( SplitCLK_4_236 q0 ) ( DFFT_63__FPB_n255 clk )
+ ROUTED M2 ( 1670000 1780000 ) ( * 1720000 ) ;
- net214
  ( SplitCLK_2_235 q0 ) ( DFFT_106__FPB_n298 clk )
+ ROUTED M2 ( 380000 1210000 ) ( * 1250000 ) ( 400000 * ) ( * 1260000 ) ( 410000 * ) ;
- net215
  ( SplitCLK_4_234 q0 ) ( DFFT_121__FPB_n313 clk )
+ ROUTED M2 ( 380000 710000 ) ( * 740000 ) ( 390000 * ) ;
- net216
  ( SplitCLK_2_233 q0 ) ( DFFT_112__FPB_n304 clk )
+ ROUTED M2 ( 2000000 850000 ) ( * 890000 ) ( 2020000 * ) ( * 900000 ) ( 2030000 * ) ;
- net217
  ( SplitCLK_4_232 q0 ) ( NOTT_18_n33 clk )
+ ROUTED M2 ( 1510000 670000 ) ( * 700000 ) ( 1520000 * ) ( * 740000 ) ;
- net218
  ( SplitCLK_2_231 q0 ) ( OR2T_31_n46 clk )
+ ROUTED M2 ( 2050000 1260000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 2050000 1210000 ) ( 2090000 * ) VIA12 ;
- net219
  ( SplitCLK_2_230 q0 ) ( AND2T_43_n58 clk )
+ ROUTED M2 ( 840000 1380000 ) ( * 1420000 ) ( 860000 * ) ( * 1430000 ) ( 870000 * ) ;
- net220
  ( SplitCLK_4_229 q0 ) ( AND2T_50_n65 clk )
+ ROUTED M2 ( 1590000 1210000 ) ( * 1260000 ) ( 1600000 * ) ;
- net221
  ( SplitCLK_4_228 q0 ) ( AND2T_26_n41 clk )
+ ROUTED M2 ( 1030000 850000 ) ( * 900000 ) ( 1040000 * ) ;
- net222
  ( SplitCLK_2_227 q0 ) ( AND2T_22_n37 clk )
+ ROUTED M2 ( 2080000 570000 ) ( * 590000 ) ( 2100000 * ) ( * 600000 ) ( 2110000 * ) ;
- net223
  ( SplitCLK_2_226 q1 ) ( SplitCLK_6_198 a )
+ ROUTED M2 ( 850000 1600000 ) ( * 1590000 ) ( 880000 * ) ( * 1560000 ) ( 890000 * ) ( * 1260000 ) ;
- net224
  ( SplitCLK_2_226 q0 ) ( SplitCLK_4_225 a )
+ ROUTED M2 ( 900000 780000 ) ( * 1260000 ) ( 910000 * ) ;
- net225
  ( SplitCLK_4_225 q1 ) ( SplitCLK_0_211 a )
+ ROUTED M2 ( 1200000 740000 ) VIA12 
  NEW M1 ( 1200000 740000 ) ( 920000 * ) VIA12 ;
- net226
  ( SplitCLK_4_225 q0 ) ( SplitCLK_2_224 a )
+ ROUTED M2 ( 710000 780000 ) ( * 760000 ) VIA12 
  NEW M1 ( 710000 760000 ) ( 900000 * ) ( * 740000 ) VIA12 ;
- net227
  ( SplitCLK_2_224 q1 ) ( SplitCLK_6_217 a )
+ ROUTED M2 ( 600000 900000 ) ( * 740000 ) VIA12 
  NEW M1 ( 600000 740000 ) ( 690000 * ) VIA12 ;
- net228
  ( SplitCLK_2_224 q0 ) ( SplitCLK_4_223 a )
+ ROUTED M2 ( 710000 740000 ) ( * 640000 ) ( 690000 * ) ;
- net229
  ( SplitCLK_4_223 q1 ) ( SplitCLK_4_220 a )
+ ROUTED M2 ( 820000 640000 ) ( * 650000 ) VIA12 
  NEW M1 ( 820000 650000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 650000 ) ( * 620000 ) ( 700000 * ) ( * 600000 ) ( 710000 * ) ;
- net230
  ( SplitCLK_4_223 q0 ) ( SplitCLK_2_222 a )
+ ROUTED M2 ( 530000 640000 ) ( * 630000 ) VIA12 
  NEW M1 ( 530000 630000 ) ( 670000 * ) ( * 620000 ) ( 690000 * ) ( * 610000 ) VIA12 
  NEW M2 ( 690000 610000 ) ( * 600000 ) ;
- net231
  ( SplitCLK_2_222 q0 ) ( SplitCLK_4_238 a )
+ ROUTED M2 ( 490000 500000 ) ( * 600000 ) VIA12 
  NEW M1 ( 490000 600000 ) ( 530000 * ) VIA12 ;
- net232
  ( SplitCLK_2_222 q1 ) ( SplitCLK_4_221 a )
+ ROUTED M2 ( 450000 640000 ) ( * 630000 ) VIA12 
  NEW M1 ( 450000 630000 ) ( 510000 * ) VIA12 
  NEW M2 ( 510000 630000 ) ( * 600000 ) ;
- net233
  ( SplitCLK_4_221 q1 ) ( OR2T_11_n26 clk )
+ ROUTED M2 ( 470000 600000 ) ( * 680000 ) VIA12 
  NEW M1 ( 470000 680000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 680000 ) ( * 570000 ) ( 590000 * ) ;
- net234
  ( SplitCLK_4_221 q0 ) ( DFFT_68__FPB_n260 clk )
+ ROUTED M2 ( 380000 570000 ) ( * 600000 ) VIA12 
  NEW M1 ( 380000 600000 ) ( 450000 * ) VIA12 ;
- net235
  ( SplitCLK_4_220 q0 ) ( SplitCLK_4_218 a )
+ ROUTED M2 ( 760000 640000 ) VIA12 
  NEW M1 ( 760000 640000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 640000 ) ( * 600000 ) VIA12 
  NEW M1 ( 670000 600000 ) ( 820000 * ) VIA12 ;
- net236
  ( SplitCLK_4_220 q1 ) ( SplitCLK_4_219 a )
+ ROUTED M2 ( 810000 500000 ) ( * 590000 ) ( 840000 * ) ( * 600000 ) ;
- net237
  ( SplitCLK_4_219 q1 ) ( AND2T_29_n44 clk )
+ ROUTED M2 ( 830000 460000 ) ( * 420000 ) VIA12 
  NEW M1 ( 830000 420000 ) ( 880000 * ) VIA12 ;
- net238
  ( SplitCLK_4_219 q0 ) ( DFFT_58__FBL_n250 clk )
+ ROUTED M2 ( 740000 420000 ) ( * 460000 ) VIA12 
  NEW M1 ( 740000 460000 ) ( 810000 * ) VIA12 ;
- net239
  ( SplitCLK_4_218 q0 ) ( AND2T_17_n32 clk )
+ ROUTED M2 ( 680000 570000 ) ( * 580000 ) VIA12 
  NEW M1 ( 680000 580000 ) ( 760000 * ) VIA12 
  NEW M2 ( 760000 580000 ) ( * 600000 ) ;
- net240
  ( SplitCLK_4_218 q1 ) ( DFFT_79__FPB_n271 clk )
+ ROUTED M2 ( 780000 600000 ) ( * 570000 ) VIA12 
  NEW M1 ( 780000 570000 ) ( 840000 * ) VIA12 ;
- net241
  ( SplitCLK_6_217 q0 ) ( SplitCLK_0_214 a )
+ ROUTED M2 ( 700000 900000 ) ( * 920000 ) VIA12 
  NEW M1 ( 700000 920000 ) ( 600000 * ) ( * 940000 ) VIA12 ;
- net242
  ( SplitCLK_6_217 q1 ) ( SplitCLK_2_216 a )
+ ROUTED M2 ( 620000 940000 ) ( * 900000 ) VIA12 
  NEW M1 ( 620000 900000 ) ( 410000 * ) VIA12 
  NEW M2 ( 410000 900000 ) ( * 940000 ) ( 400000 * ) ;
- net243
  ( SplitCLK_2_216 q0 ) ( SplitCLK_4_234 a )
+ ROUTED M2 ( 390000 780000 ) ( * 900000 ) ( 400000 * ) ;
- net244
  ( SplitCLK_2_216 q1 ) ( SplitCLK_4_215 a )
+ ROUTED M2 ( 380000 900000 ) ( * 940000 ) VIA12 
  NEW M1 ( 380000 940000 ) ( 440000 * ) VIA12 ;
- net245
  ( SplitCLK_4_215 q1 ) ( AND2T_57_n72 clk )
+ ROUTED M2 ( 460000 900000 ) ( * 850000 ) ( 490000 * ) ;
- net246
  ( SplitCLK_4_215 q0 ) ( OR2T_39_n54 clk )
+ ROUTED M2 ( 440000 900000 ) ( * 930000 ) VIA12 
  NEW M1 ( 440000 930000 ) ( 520000 * ) VIA12 
  NEW M2 ( 520000 930000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 520000 1030000 ) ( 450000 * ) VIA12 ;
- net247
  ( SplitCLK_0_214 q0 ) ( SplitCLK_0_212 a )
+ ROUTED M2 ( 700000 1080000 ) ( * 1040000 ) ( 710000 * ) ( * 940000 ) ( 700000 * ) ;
- net248
  ( SplitCLK_0_214 q1 ) ( SplitCLK_4_213 a )
+ ROUTED M2 ( 740000 940000 ) VIA12 
  NEW M1 ( 740000 940000 ) ( 680000 * ) VIA12 ;
- net249
  ( SplitCLK_4_213 q1 ) ( OR2T_25_n40 clk )
+ ROUTED M2 ( 760000 900000 ) ( * 890000 ) VIA12 
  NEW M1 ( 760000 890000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 890000 ) ( * 850000 ) ;
- net250
  ( SplitCLK_4_213 q0 ) ( DFFT_91__FPB_n283 clk )
+ ROUTED M2 ( 630000 710000 ) ( * 900000 ) VIA12 
  NEW M1 ( 630000 900000 ) ( 740000 * ) VIA12 ;
- net251
  ( SplitCLK_0_212 q0 ) ( AND2T_40_n55 clk )
+ ROUTED M2 ( 540000 1030000 ) ( * 1120000 ) VIA12 
  NEW M1 ( 540000 1120000 ) ( 700000 * ) VIA12 ;
- net252
  ( SplitCLK_0_212 q1 ) ( DFFT_90__FPB_n282 clk )
+ ROUTED M2 ( 680000 1120000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 680000 1030000 ) ( 810000 * ) VIA12 ;
- net253
  ( SplitCLK_0_211 q0 ) ( SplitCLK_2_204 a )
+ ROUTED M2 ( 1200000 780000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1200000 1070000 ) ( 1250000 * ) VIA12 
  NEW M2 ( 1250000 1070000 ) ( * 1120000 ) ( 1260000 * ) ;
- net254
  ( SplitCLK_0_211 q1 ) ( SplitCLK_4_210 a )
+ ROUTED M2 ( 1180000 780000 ) ( * 640000 ) ;
- net255
  ( SplitCLK_4_210 q1 ) ( SplitCLK_0_207 a )
+ ROUTED M2 ( 1270000 600000 ) VIA12 
  NEW M1 ( 1270000 600000 ) ( 1200000 * ) VIA12 ;
- net256
  ( SplitCLK_4_210 q0 ) ( SplitCLK_2_209 a )
+ ROUTED M2 ( 1070000 640000 ) ( * 610000 ) VIA12 
  NEW M1 ( 1070000 610000 ) ( 1180000 * ) VIA12 
  NEW M2 ( 1180000 610000 ) ( * 600000 ) ;
- net257
  ( SplitCLK_2_209 q0 ) ( SplitCLK_4_239 a )
+ ROUTED M2 ( 1050000 500000 ) ( * 510000 ) ( 1060000 * ) ( * 600000 ) ( 1070000 * ) ;
- net258
  ( SplitCLK_2_209 q1 ) ( SplitCLK_4_208 a )
+ ROUTED M2 ( 990000 640000 ) VIA12 
  NEW M1 ( 990000 640000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 640000 ) ( * 600000 ) ;
- net259
  ( SplitCLK_4_208 q0 ) ( NOTT_9_n24 clk )
+ ROUTED M2 ( 990000 600000 ) ( * 630000 ) VIA12 
  NEW M1 ( 990000 630000 ) ( 1070000 * ) ( * 660000 ) ( 990000 * ) ( * 670000 ) VIA12 ;
- net260
  ( SplitCLK_4_208 q1 ) ( OR2T_28_n43 clk )
+ ROUTED M2 ( 1010000 600000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1010000 570000 ) ( 1050000 * ) VIA12 ;
- net261
  ( SplitCLK_0_207 q0 ) ( SplitCLK_4_205 a )
+ ROUTED M2 ( 1330000 640000 ) VIA12 
  NEW M1 ( 1330000 640000 ) ( 1270000 * ) VIA12 ;
- net262
  ( SplitCLK_0_207 q1 ) ( SplitCLK_4_206 a )
+ ROUTED M2 ( 1250000 640000 ) ( * 720000 ) VIA12 
  NEW M1 ( 1250000 720000 ) ( 1340000 * ) VIA12 
  NEW M2 ( 1340000 720000 ) ( * 500000 ) VIA12 
  NEW M1 ( 1340000 500000 ) ( 1250000 * ) VIA12 ;
- net263
  ( SplitCLK_4_206 q1 ) ( DFFT_82__FPB_n274 clk )
+ ROUTED M2 ( 1270000 460000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1270000 420000 ) ( 1320000 * ) VIA12 ;
- net264
  ( SplitCLK_4_206 q0 ) ( DFFT_83__FPB_n275 clk )
+ ROUTED M2 ( 1180000 420000 ) ( * 460000 ) VIA12 
  NEW M1 ( 1180000 460000 ) ( 1250000 * ) VIA12 ;
- net265
  ( SplitCLK_4_205 q0 ) ( OR2T_27_n42 clk )
+ ROUTED M2 ( 1320000 570000 ) ( * 600000 ) ( 1330000 * ) ;
- net266
  ( SplitCLK_4_205 q1 ) ( DFFT_76__FPB_n268 clk )
+ ROUTED M2 ( 1350000 600000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1350000 570000 ) ( 1410000 * ) VIA12 ;
- net267
  ( SplitCLK_2_204 q0 ) ( SplitCLK_0_201 a )
+ ROUTED M2 ( 1260000 1080000 ) VIA12 
  NEW M1 ( 1260000 1080000 ) ( 1200000 * ) VIA12 ;
- net268
  ( SplitCLK_2_204 q1 ) ( SplitCLK_2_203 a )
+ ROUTED M2 ( 1110000 1120000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1110000 1110000 ) ( 1240000 * ) VIA12 
  NEW M2 ( 1240000 1110000 ) ( * 1080000 ) ;
- net269
  ( SplitCLK_2_203 q0 ) ( SplitCLK_4_228 a )
+ ROUTED M2 ( 1040000 940000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 1040000 1080000 ) ( 1110000 * ) VIA12 ;
- net270
  ( SplitCLK_2_203 q1 ) ( SplitCLK_4_202 a )
+ ROUTED M2 ( 1030000 1120000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1030000 1110000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 1110000 ) ( * 1080000 ) ( 1090000 * ) ;
- net271
  ( SplitCLK_4_202 q0 ) ( OR2T_33_n48 clk )
+ ROUTED M2 ( 1020000 1030000 ) ( * 1080000 ) ( 1030000 * ) ;
- net272
  ( SplitCLK_4_202 q1 ) ( DFFT_78__FPB_n270 clk )
+ ROUTED M2 ( 1050000 1080000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1050000 1030000 ) ( 1110000 * ) VIA12 ;
- net273
  ( SplitCLK_0_201 q0 ) ( SplitCLK_4_199 a )
+ ROUTED M2 ( 1330000 1120000 ) VIA12 
  NEW M1 ( 1330000 1120000 ) ( 1200000 * ) VIA12 ;
- net274
  ( SplitCLK_0_201 q1 ) ( SplitCLK_4_200 a )
+ ROUTED M2 ( 1170000 940000 ) ( * 1120000 ) ( 1180000 * ) ;
- net275
  ( SplitCLK_4_200 q1 ) ( OR2T_34_n49 clk )
+ ROUTED M2 ( 1190000 900000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1190000 890000 ) ( 1260000 * ) VIA12 
  NEW M2 ( 1260000 890000 ) ( * 850000 ) ;
- net276
  ( SplitCLK_4_200 q0 ) ( DFFT_75__FPB_n267 clk )
+ ROUTED M2 ( 1150000 710000 ) ( * 900000 ) ( 1170000 * ) ;
- net277
  ( SplitCLK_4_199 q1 ) ( AND2T_35_n50 clk )
+ ROUTED M2 ( 1350000 1080000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1350000 1030000 ) ( 1410000 * ) VIA12 ;
- net278
  ( SplitCLK_4_199 q0 ) ( AND2T_36_n51 clk )
+ ROUTED M2 ( 1250000 1030000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1250000 1040000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 1040000 ) ( * 1080000 ) ( 1330000 * ) ;
- net279
  ( SplitCLK_6_198 q0 ) ( SplitCLK_0_184 a )
+ ROUTED M2 ( 850000 1640000 ) ( * 1610000 ) VIA12 
  NEW M1 ( 850000 1610000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 1610000 ) ( * 1600000 ) ;
- net280
  ( SplitCLK_6_198 q1 ) ( SplitCLK_2_197 a )
+ ROUTED M2 ( 870000 1640000 ) VIA12 
  NEW M1 ( 870000 1640000 ) ( 620000 * ) VIA12 ;
- net281
  ( SplitCLK_2_197 q1 ) ( SplitCLK_6_190 a )
+ ROUTED M2 ( 580000 1780000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 580000 1600000 ) ( 600000 * ) VIA12 ;
- net282
  ( SplitCLK_2_197 q0 ) ( SplitCLK_4_196 a )
+ ROUTED M2 ( 600000 1300000 ) ( * 1370000 ) VIA12 
  NEW M1 ( 600000 1370000 ) ( 700000 * ) VIA12 
  NEW M2 ( 700000 1370000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 700000 1600000 ) ( 620000 * ) VIA12 ;
- net283
  ( SplitCLK_4_196 q1 ) ( SplitCLK_0_193 a )
+ ROUTED M2 ( 680000 1260000 ) VIA12 
  NEW M1 ( 680000 1260000 ) ( 620000 * ) VIA12 ;
- net284
  ( SplitCLK_4_196 q0 ) ( SplitCLK_2_195 a )
+ ROUTED M2 ( 600000 1260000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 600000 1270000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 1270000 ) ( * 1300000 ) ( 470000 * ) ;
- net285
  ( SplitCLK_2_195 q0 ) ( SplitCLK_2_235 a )
+ ROUTED M2 ( 410000 1300000 ) ( * 1290000 ) VIA12 
  NEW M1 ( 410000 1290000 ) ( 470000 * ) VIA12 
  NEW M2 ( 470000 1290000 ) ( * 1260000 ) ;
- net286
  ( SplitCLK_2_195 q1 ) ( SplitCLK_4_194 a )
+ ROUTED M2 ( 450000 1260000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 450000 1300000 ) ( 510000 * ) VIA12 ;
- net287
  ( SplitCLK_4_194 q0 ) ( DFFT_99__FPB_n291 clk )
+ ROUTED M2 ( 510000 1260000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 510000 1280000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 1280000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 300000 1450000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1450000 ) ( * 1380000 ) ;
- net288
  ( SplitCLK_4_194 q1 ) ( OR2T_45_n60 clk )
+ ROUTED M2 ( 530000 1260000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 530000 1210000 ) ( 590000 * ) VIA12 ;
- net289
  ( SplitCLK_0_193 q0 ) ( SplitCLK_0_191 a )
+ ROUTED M2 ( 620000 1430000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 620000 1420000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 1420000 ) ( * 1300000 ) ( 680000 * ) ;
- net290
  ( SplitCLK_0_193 q1 ) ( SplitCLK_4_192 a )
+ ROUTED M2 ( 750000 1300000 ) VIA12 
  NEW M1 ( 750000 1300000 ) ( 660000 * ) VIA12 ;
- net291
  ( SplitCLK_4_192 q0 ) ( DFFT_111__FPB_n303 clk )
+ ROUTED M2 ( 680000 1210000 ) ( * 1220000 ) VIA12 
  NEW M1 ( 680000 1220000 ) ( 750000 * ) VIA12 
  NEW M2 ( 750000 1220000 ) ( * 1260000 ) ;
- net292
  ( SplitCLK_4_192 q1 ) ( DFFT_89__FPB_n281 clk )
+ ROUTED M2 ( 770000 1260000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 770000 1210000 ) ( 820000 * ) VIA12 ;
- net293
  ( SplitCLK_0_191 q0 ) ( AND2T_46_n61 clk )
+ ROUTED M2 ( 520000 1380000 ) ( * 1470000 ) VIA12 
  NEW M1 ( 520000 1470000 ) ( 620000 * ) VIA12 ;
- net294
  ( SplitCLK_0_191 q1 ) ( OR2T_44_n59 clk )
+ ROUTED M2 ( 600000 1470000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 600000 1380000 ) ( 750000 * ) VIA12 ;
- net295
  ( SplitCLK_6_190 q0 ) ( SplitCLK_4_187 a )
+ ROUTED M2 ( 690000 1820000 ) ( * 1810000 ) VIA12 
  NEW M1 ( 690000 1810000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 1810000 ) ( * 1820000 ) ;
- net296
  ( SplitCLK_6_190 q1 ) ( SplitCLK_2_189 a )
+ ROUTED M2 ( 400000 1820000 ) ( * 1840000 ) VIA12 
  NEW M1 ( 400000 1840000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 1840000 ) ( * 1820000 ) ;
- net297
  ( SplitCLK_2_189 q0 ) ( SplitCLK_4_240 a )
+ ROUTED M2 ( 390000 1640000 ) ( * 1780000 ) ( 400000 * ) ;
- net298
  ( SplitCLK_2_189 q1 ) ( SplitCLK_4_188 a )
+ ROUTED M2 ( 380000 1780000 ) ( * 1820000 ) VIA12 
  NEW M1 ( 380000 1820000 ) ( 440000 * ) VIA12 ;
- net299
  ( SplitCLK_4_188 q0 ) ( DFFT_65__FPB_n257 clk )
+ ROUTED M2 ( 380000 1910000 ) ( * 1880000 ) VIA12 
  NEW M1 ( 380000 1880000 ) ( 300000 * ) VIA12 
  NEW M2 ( 300000 1880000 ) ( * 1800000 ) VIA12 
  NEW M1 ( 300000 1800000 ) ( 440000 * ) ( * 1780000 ) VIA12 ;
- net300
  ( SplitCLK_4_188 q1 ) ( DFFT_74__FPB_n266 clk )
+ ROUTED M2 ( 380000 1720000 ) ( * 1730000 ) VIA12 
  NEW M1 ( 380000 1730000 ) ( 460000 * ) VIA12 
  NEW M2 ( 460000 1730000 ) ( * 1780000 ) ;
- net301
  ( SplitCLK_4_187 q1 ) ( SplitCLK_0_185 a )
+ ROUTED M2 ( 670000 1950000 ) ( * 1940000 ) ( 700000 * ) ( * 1780000 ) ( 710000 * ) ;
- net302
  ( SplitCLK_4_187 q0 ) ( SplitCLK_4_186 a )
+ ROUTED M2 ( 630000 1820000 ) VIA12 
  NEW M1 ( 630000 1820000 ) ( 550000 * ) ( * 1790000 ) ( 690000 * ) ( * 1780000 ) VIA12 ;
- net303
  ( SplitCLK_4_186 q0 ) ( AND2T_23_n38 clk )
+ ROUTED M2 ( 520000 1720000 ) ( * 1730000 ) VIA12 
  NEW M1 ( 520000 1730000 ) ( 620000 * ) VIA12 
  NEW M2 ( 620000 1730000 ) ( * 1780000 ) ( 630000 * ) ;
- net304
  ( SplitCLK_4_186 q1 ) ( DFFT_60__FBL_n252 clk )
+ ROUTED M2 ( 630000 1550000 ) ( * 1560000 ) ( 640000 * ) ( * 1780000 ) ( 650000 * ) ;
- net305
  ( SplitCLK_0_185 q0 ) ( DFFT_118__FPB_n310 clk )
+ ROUTED M2 ( 670000 1990000 ) ( * 1980000 ) VIA12 
  NEW M1 ( 670000 1980000 ) ( 770000 * ) VIA12 
  NEW M2 ( 770000 1980000 ) ( * 1910000 ) ;
- net306
  ( SplitCLK_0_185 q1 ) ( DFFT_62__FBL_n254 clk )
+ ROUTED M2 ( 520000 1910000 ) ( * 1990000 ) VIA12 
  NEW M1 ( 520000 1990000 ) ( 650000 * ) VIA12 ;
- net307
  ( SplitCLK_0_184 q0 ) ( SplitCLK_6_177 a )
+ ROUTED M2 ( 1140000 1640000 ) ( * 1630000 ) ( 1130000 * ) ( * 1600000 ) VIA12 
  NEW M1 ( 1130000 1600000 ) ( 1180000 * ) VIA12 
  NEW M2 ( 1180000 1600000 ) ( * 1780000 ) ( 1190000 * ) ;
- net308
  ( SplitCLK_0_184 q1 ) ( SplitCLK_4_183 a )
+ ROUTED M2 ( 1120000 1640000 ) ( * 1470000 ) ( 1150000 * ) ;
- net309
  ( SplitCLK_4_183 q1 ) ( SplitCLK_0_180 a )
+ ROUTED M2 ( 1230000 1430000 ) VIA12 
  NEW M1 ( 1230000 1430000 ) ( 1170000 * ) VIA12 ;
- net310
  ( SplitCLK_4_183 q0 ) ( SplitCLK_2_182 a )
+ ROUTED M2 ( 1150000 1430000 ) ( * 1450000 ) VIA12 
  NEW M1 ( 1150000 1450000 ) ( 1070000 * ) VIA12 
  NEW M2 ( 1070000 1450000 ) ( * 1470000 ) ;
- net311
  ( SplitCLK_2_182 q0 ) ( SplitCLK_2_230 a )
+ ROUTED M2 ( 1070000 1430000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 1070000 1440000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 1440000 ) ( * 1470000 ) ( 870000 * ) ;
- net312
  ( SplitCLK_2_182 q1 ) ( SplitCLK_4_181 a )
+ ROUTED M2 ( 990000 1470000 ) VIA12 
  NEW M1 ( 990000 1470000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 1470000 ) ( * 1430000 ) ;
- net313
  ( SplitCLK_4_181 q1 ) ( AND2T_41_n56 clk )
+ ROUTED M2 ( 1000000 1380000 ) ( * 1430000 ) ( 1010000 * ) ;
- net314
  ( SplitCLK_4_181 q0 ) ( DFFT_100__FPB_n292 clk )
+ ROUTED M2 ( 990000 1430000 ) ( * 1460000 ) VIA12 
  NEW M1 ( 990000 1460000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 1460000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 1080000 1550000 ) ( 990000 * ) VIA12 ;
- net315
  ( SplitCLK_0_180 q0 ) ( SplitCLK_4_178 a )
+ ROUTED M2 ( 1300000 1470000 ) VIA12 
  NEW M1 ( 1300000 1470000 ) ( 1230000 * ) VIA12 ;
- net316
  ( SplitCLK_0_180 q1 ) ( SplitCLK_4_179 a )
+ ROUTED M2 ( 1200000 1300000 ) ( * 1470000 ) ( 1210000 * ) ;
- net317
  ( SplitCLK_4_179 q1 ) ( AND2T_21_n36 clk )
+ ROUTED M2 ( 1220000 1260000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1220000 1210000 ) ( 1320000 * ) VIA12 ;
- net318
  ( SplitCLK_4_179 q0 ) ( DFFT_59__FBL_n251 clk )
+ ROUTED M2 ( 1070000 1210000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 1070000 1260000 ) ( 1200000 * ) VIA12 ;
- net319
  ( SplitCLK_4_178 q0 ) ( OR2T_42_n57 clk )
+ ROUTED M2 ( 1230000 1380000 ) ( * 1390000 ) VIA12 
  NEW M1 ( 1230000 1390000 ) ( 1300000 * ) VIA12 
  NEW M2 ( 1300000 1390000 ) ( * 1430000 ) ;
- net320
  ( SplitCLK_4_178 q1 ) ( DFFT_105__FPB_n297 clk )
+ ROUTED M2 ( 1320000 1430000 ) ( * 1420000 ) VIA12 
  NEW M1 ( 1320000 1420000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1420000 ) ( * 1380000 ) ;
- net321
  ( SplitCLK_6_177 q0 ) ( SplitCLK_4_173 a )
+ ROUTED M2 ( 1190000 1820000 ) ( * 1830000 ) ( 1210000 * ) ( * 1900000 ) VIA12 
  NEW M1 ( 1210000 1900000 ) ( 1380000 * ) VIA12 
  NEW M2 ( 1380000 1900000 ) ( * 1820000 ) ;
- net322
  ( SplitCLK_6_177 q1 ) ( SplitCLK_6_176 a )
+ ROUTED M2 ( 1070000 1780000 ) ( * 1790000 ) VIA12 
  NEW M1 ( 1070000 1790000 ) ( 1210000 * ) VIA12 
  NEW M2 ( 1210000 1790000 ) ( * 1820000 ) ;
- net323
  ( SplitCLK_6_176 q1 ) ( SplitCLK_0_174 a )
+ ROUTED M2 ( 1060000 1950000 ) ( * 1940000 ) ( 1080000 * ) ( * 1820000 ) ( 1090000 * ) ;
- net324
  ( SplitCLK_6_176 q0 ) ( SplitCLK_4_175 a )
+ ROUTED M2 ( 1130000 1820000 ) VIA12 
  NEW M1 ( 1130000 1820000 ) ( 1070000 * ) VIA12 ;
- net325
  ( SplitCLK_4_175 q0 ) ( NOTT_13_n28 clk )
+ ROUTED M2 ( 900000 1680000 ) VIA12 
  NEW M1 ( 900000 1680000 ) ( 1120000 * ) VIA12 
  NEW M2 ( 1120000 1680000 ) ( * 1780000 ) ( 1130000 * ) ;
- net326
  ( SplitCLK_4_175 q1 ) ( DFFT_102__FPB_n294 clk )
+ ROUTED M2 ( 1130000 1550000 ) ( * 1560000 ) ( 1140000 * ) ( * 1590000 ) ( 1150000 * ) ( * 1780000 ) ;
- net327
  ( SplitCLK_0_174 q0 ) ( NOTT_14_n29 clk )
+ ROUTED M2 ( 1060000 1990000 ) ( * 2070000 ) VIA12 
  NEW M1 ( 1060000 2070000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 2070000 ) ( * 1870000 ) VIA12 
  NEW M1 ( 980000 1870000 ) ( 1160000 * ) VIA12 ;
- net328
  ( SplitCLK_0_174 q1 ) ( DFFT_119__FPB_n311 clk )
+ ROUTED M2 ( 910000 1910000 ) ( * 1990000 ) VIA12 
  NEW M1 ( 910000 1990000 ) ( 1040000 * ) VIA12 ;
- net329
  ( SplitCLK_4_173 q0 ) ( SplitCLK_4_171 a )
+ ROUTED M2 ( 1320000 1820000 ) ( * 1810000 ) VIA12 
  NEW M1 ( 1320000 1810000 ) ( 1240000 * ) ( * 1790000 ) ( 1380000 * ) ( * 1780000 ) VIA12 ;
- net330
  ( SplitCLK_4_173 q1 ) ( SplitCLK_4_172 a )
+ ROUTED M2 ( 1340000 1640000 ) ( * 1650000 ) VIA12 
  NEW M1 ( 1340000 1650000 ) ( 1400000 * ) VIA12 
  NEW M2 ( 1400000 1650000 ) ( * 1780000 ) ;
- net331
  ( SplitCLK_4_172 q1 ) ( AND2T_15_n30 clk )
+ ROUTED M2 ( 1360000 1600000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 1360000 1550000 ) ( 1410000 * ) VIA12 ;
- net332
  ( SplitCLK_4_172 q0 ) ( DFFT_101__FPB_n293 clk )
+ ROUTED M2 ( 1270000 1550000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 1270000 1600000 ) ( 1340000 * ) VIA12 ;
- net333
  ( SplitCLK_4_171 q1 ) ( XOR2T_55_n70 clk )
+ ROUTED M2 ( 1340000 1780000 ) ( * 1910000 ) VIA12 
  NEW M1 ( 1340000 1910000 ) ( 1390000 * ) VIA12 ;
- net334
  ( SplitCLK_4_171 q0 ) ( DFFT_70__FPB_n262 clk )
+ ROUTED M2 ( 1280000 1720000 ) ( * 1730000 ) VIA12 
  NEW M1 ( 1280000 1730000 ) ( 1320000 * ) VIA12 
  NEW M2 ( 1320000 1730000 ) ( * 1780000 ) ;
- net335
  ( SplitCLK_0_170 q0 ) ( SplitCLK_6_142 a )
+ ROUTED M2 ( 1930000 1300000 ) ( * 1600000 ) ( 1910000 * ) ;
- net336
  ( SplitCLK_0_170 q1 ) ( SplitCLK_4_169 a )
+ ROUTED M2 ( 1910000 1300000 ) ( * 1220000 ) ( 1920000 * ) ( * 940000 ) ;
- net337
  ( SplitCLK_4_169 q1 ) ( SplitCLK_0_155 a )
+ ROUTED M2 ( 1940000 900000 ) ( * 890000 ) ( 1980000 * ) ( * 830000 ) VIA12 
  NEW M1 ( 1980000 830000 ) ( 2310000 * ) VIA12 
  NEW M2 ( 2310000 830000 ) ( * 900000 ) ( 2320000 * ) ;
- net338
  ( SplitCLK_4_169 q0 ) ( SplitCLK_4_168 a )
+ ROUTED M2 ( 1760000 780000 ) ( * 770000 ) VIA12 
  NEW M1 ( 1760000 770000 ) ( 1830000 * ) ( * 730000 ) ( 1920000 * ) VIA12 
  NEW M2 ( 1920000 730000 ) ( * 900000 ) ;
- net339
  ( SplitCLK_4_168 q1 ) ( SplitCLK_6_161 a )
+ ROUTED M2 ( 1780000 740000 ) ( * 800000 ) ( 1770000 * ) ( * 900000 ) ( 1780000 * ) ;
- net340
  ( SplitCLK_4_168 q0 ) ( SplitCLK_4_167 a )
+ ROUTED M2 ( 1740000 500000 ) ( * 740000 ) ( 1760000 * ) ;
- net341
  ( SplitCLK_4_167 q1 ) ( SplitCLK_0_164 a )
+ ROUTED M2 ( 1760000 460000 ) ( * 470000 ) VIA12 
  NEW M1 ( 1760000 470000 ) ( 1850000 * ) VIA12 
  NEW M2 ( 1850000 470000 ) ( * 510000 ) ( 1880000 * ) ( * 460000 ) ( 1890000 * ) ;
- net342
  ( SplitCLK_4_167 q0 ) ( SplitCLK_6_166 a )
+ ROUTED M2 ( 1550000 460000 ) ( * 470000 ) VIA12 
  NEW M1 ( 1550000 470000 ) ( 1600000 * ) ( * 480000 ) ( 1740000 * ) ( * 460000 ) VIA12 ;
- net343
  ( SplitCLK_6_166 q1 ) ( SplitCLK_2_237 a )
+ ROUTED M2 ( 1570000 500000 ) ( * 580000 ) VIA12 
  NEW M1 ( 1570000 580000 ) ( 1500000 * ) VIA12 
  NEW M2 ( 1500000 580000 ) ( * 500000 ) ( 1490000 * ) ;
- net344
  ( SplitCLK_6_166 q0 ) ( SplitCLK_4_165 a )
+ ROUTED M2 ( 1610000 500000 ) VIA12 
  NEW M1 ( 1610000 500000 ) ( 1550000 * ) VIA12 ;
- net345
  ( SplitCLK_4_165 q0 ) ( DFFT_80__FPB_n272 clk )
+ ROUTED M2 ( 1600000 420000 ) ( * 460000 ) ( 1610000 * ) ;
- net346
  ( SplitCLK_4_165 q1 ) ( DFFT_77__FPB_n269 clk )
+ ROUTED M2 ( 1550000 570000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1550000 560000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 560000 ) ( * 460000 ) ( 1630000 * ) ;
- net347
  ( SplitCLK_0_164 q0 ) ( SplitCLK_0_162 a )
+ ROUTED M2 ( 1890000 500000 ) ( * 600000 ) ;
- net348
  ( SplitCLK_0_164 q1 ) ( SplitCLK_4_163 a )
+ ROUTED M2 ( 1930000 500000 ) VIA12 
  NEW M1 ( 1930000 500000 ) ( 1870000 * ) VIA12 ;
- net349
  ( SplitCLK_4_163 q1 ) ( NOTT_8_n23 clk )
+ ROUTED M2 ( 1950000 460000 ) ( * 380000 ) VIA12 
  NEW M1 ( 1950000 380000 ) ( 1990000 * ) VIA12 ;
- net350
  ( SplitCLK_4_163 q0 ) ( DFFT_93__FPB_n285 clk )
+ ROUTED M2 ( 1850000 420000 ) ( * 460000 ) VIA12 
  NEW M1 ( 1850000 460000 ) ( 1930000 * ) VIA12 ;
- net351
  ( SplitCLK_0_162 q0 ) ( DFFT_71__FPB_n263 clk )
+ ROUTED M2 ( 1800000 570000 ) ( * 640000 ) VIA12 
  NEW M1 ( 1800000 640000 ) ( 1890000 * ) VIA12 ;
- net352
  ( SplitCLK_0_162 q1 ) ( DFFT_72__FPB_n264 clk )
+ ROUTED M2 ( 1870000 640000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1870000 570000 ) ( 1940000 * ) VIA12 ;
- net353
  ( SplitCLK_6_161 q0 ) ( SplitCLK_0_158 a )
+ ROUTED M2 ( 1780000 940000 ) ( * 930000 ) VIA12 
  NEW M1 ( 1780000 930000 ) ( 1710000 * ) ( * 910000 ) ( 1860000 * ) ( * 900000 ) VIA12 ;
- net354
  ( SplitCLK_6_161 q1 ) ( SplitCLK_6_160 a )
+ ROUTED M2 ( 1800000 940000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1800000 950000 ) ( 1530000 * ) VIA12 
  NEW M2 ( 1530000 950000 ) ( * 900000 ) ( 1540000 * ) ;
- net355
  ( SplitCLK_6_160 q1 ) ( SplitCLK_4_232 a )
+ ROUTED M2 ( 1520000 780000 ) ( * 790000 ) ( 1550000 * ) ( * 940000 ) ( 1560000 * ) ;
- net356
  ( SplitCLK_6_160 q0 ) ( SplitCLK_4_159 a )
+ ROUTED M2 ( 1600000 940000 ) VIA12 
  NEW M1 ( 1600000 940000 ) ( 1540000 * ) VIA12 ;
- net357
  ( SplitCLK_4_159 q0 ) ( AND2T_24_n39 clk )
+ ROUTED M2 ( 1460000 850000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1460000 900000 ) ( 1600000 * ) VIA12 ;
- net358
  ( SplitCLK_4_159 q1 ) ( OR2T_19_n34 clk )
+ ROUTED M2 ( 1620000 900000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1620000 890000 ) ( 1690000 * ) VIA12 
  NEW M2 ( 1690000 890000 ) ( * 850000 ) ;
- net359
  ( SplitCLK_0_158 q0 ) ( SplitCLK_0_156 a )
+ ROUTED M2 ( 1840000 1080000 ) VIA12 
  NEW M1 ( 1840000 1080000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 1080000 ) ( * 940000 ) VIA12 
  NEW M1 ( 1790000 940000 ) ( 1860000 * ) VIA12 ;
- net360
  ( SplitCLK_0_158 q1 ) ( SplitCLK_4_157 a )
+ ROUTED M2 ( 1840000 940000 ) ( * 780000 ) ( 1850000 * ) ;
- net361
  ( SplitCLK_4_157 q1 ) ( AND2T_10_n25 clk )
+ ROUTED M2 ( 1870000 740000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1870000 710000 ) ( 1920000 * ) VIA12 ;
- net362
  ( SplitCLK_4_157 q0 ) ( DFFT_66__FPB_n258 clk )
+ ROUTED M2 ( 1780000 710000 ) ( * 720000 ) VIA12 
  NEW M1 ( 1780000 720000 ) ( 1850000 * ) VIA12 
  NEW M2 ( 1850000 720000 ) ( * 740000 ) ;
- net363
  ( SplitCLK_0_156 q0 ) ( AND2T_16_n31 clk )
+ ROUTED M2 ( 1680000 1030000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1680000 1040000 ) ( 1750000 * ) VIA12 
  NEW M2 ( 1750000 1040000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1750000 1070000 ) ( 1830000 * ) VIA12 
  NEW M2 ( 1830000 1070000 ) ( * 1120000 ) ( 1840000 * ) ;
- net364
  ( SplitCLK_0_156 q1 ) ( DFFT_92__FPB_n284 clk )
+ ROUTED M2 ( 1820000 1120000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 1820000 1110000 ) ( 1950000 * ) VIA12 
  NEW M2 ( 1950000 1110000 ) ( * 1030000 ) ;
- net365
  ( SplitCLK_0_155 q0 ) ( SplitCLK_4_148 a )
+ ROUTED M2 ( 2360000 940000 ) VIA12 
  NEW M1 ( 2360000 940000 ) ( 2320000 * ) VIA12 ;
- net366
  ( SplitCLK_0_155 q1 ) ( SplitCLK_4_154 a )
+ ROUTED M2 ( 2370000 640000 ) ( * 970000 ) VIA12 
  NEW M1 ( 2370000 970000 ) ( 2310000 * ) VIA12 
  NEW M2 ( 2310000 970000 ) ( * 940000 ) ( 2300000 * ) ;
- net367
  ( SplitCLK_4_154 q1 ) ( SplitCLK_4_151 a )
+ ROUTED M2 ( 2390000 600000 ) ( * 640000 ) VIA12 
  NEW M1 ( 2390000 640000 ) ( 2430000 * ) VIA12 ;
- net368
  ( SplitCLK_4_154 q0 ) ( SplitCLK_2_153 a )
+ ROUTED M2 ( 2370000 600000 ) ( * 610000 ) VIA12 
  NEW M1 ( 2370000 610000 ) ( 2220000 * ) VIA12 
  NEW M2 ( 2220000 610000 ) ( * 640000 ) ( 2210000 * ) ;
- net369
  ( SplitCLK_2_153 q0 ) ( SplitCLK_2_227 a )
+ ROUTED M2 ( 2110000 640000 ) ( * 620000 ) VIA12 
  NEW M1 ( 2110000 620000 ) ( 2210000 * ) ( * 600000 ) VIA12 ;
- net370
  ( SplitCLK_2_153 q1 ) ( SplitCLK_4_152 a )
+ ROUTED M2 ( 2190000 600000 ) ( * 640000 ) VIA12 
  NEW M1 ( 2190000 640000 ) ( 2250000 * ) VIA12 ;
- net371
  ( SplitCLK_4_152 q0 ) ( OR2T_12_n27 clk )
+ ROUTED M2 ( 2250000 600000 ) ( * 630000 ) ( 2260000 * ) ( * 660000 ) ( 2250000 * ) ( * 710000 ) ( 2260000 * ) ;
- net372
  ( SplitCLK_4_152 q1 ) ( DFFT_73__FPB_n265 clk )
+ ROUTED M2 ( 2240000 570000 ) ( * 590000 ) ( 2260000 * ) ( * 600000 ) ( 2270000 * ) ;
- net373
  ( SplitCLK_4_151 q1 ) ( SplitCLK_4_149 a )
+ ROUTED M2 ( 2450000 600000 ) ( * 640000 ) VIA12 
  NEW M1 ( 2450000 640000 ) ( 2490000 * ) VIA12 ;
- net374
  ( SplitCLK_4_151 q0 ) ( SplitCLK_4_150 a )
+ ROUTED M2 ( 2430000 600000 ) ( * 610000 ) VIA12 
  NEW M1 ( 2430000 610000 ) ( 2380000 * ) VIA12 
  NEW M2 ( 2380000 610000 ) ( * 640000 ) VIA12 
  NEW M1 ( 2380000 640000 ) ( 2310000 * ) VIA12 ;
- net375
  ( SplitCLK_4_150 q0 ) ( DFFT_94__FPB_n286 clk )
+ ROUTED M2 ( 2260000 420000 ) ( * 430000 ) ( 2300000 * ) ( * 600000 ) ( 2310000 * ) ;
- net376
  ( SplitCLK_4_150 q1 ) ( DFFT_96__FPB_n288 clk )
+ ROUTED M2 ( 2330000 600000 ) ( * 570000 ) VIA12 
  NEW M1 ( 2330000 570000 ) ( 2380000 * ) VIA12 ;
- net377
  ( SplitCLK_4_149 q0 ) ( DFFT_69__FPB_n261 clk )
+ ROUTED M2 ( 2350000 710000 ) ( * 680000 ) ( 2340000 * ) ( * 620000 ) VIA12 
  NEW M1 ( 2340000 620000 ) ( 2490000 * ) ( * 600000 ) VIA12 ;
- net378
  ( SplitCLK_4_149 q1 ) ( DFFT_95__FPB_n287 clk )
+ ROUTED M2 ( 2510000 600000 ) ( * 570000 ) ( 2520000 * ) ;
- net379
  ( SplitCLK_4_148 q1 ) ( SplitCLK_6_145 a )
+ ROUTED M2 ( 2380000 900000 ) ( * 910000 ) VIA12 
  NEW M1 ( 2380000 910000 ) ( 2450000 * ) VIA12 
  NEW M2 ( 2450000 910000 ) ( * 1080000 ) ;
- net380
  ( SplitCLK_4_148 q0 ) ( SplitCLK_2_147 a )
+ ROUTED M2 ( 2360000 900000 ) ( * 910000 ) VIA12 
  NEW M1 ( 2360000 910000 ) ( 2140000 * ) VIA12 
  NEW M2 ( 2140000 910000 ) ( * 940000 ) ( 2150000 * ) ;
- net381
  ( SplitCLK_2_147 q0 ) ( SplitCLK_2_233 a )
+ ROUTED M2 ( 2030000 940000 ) ( * 920000 ) VIA12 
  NEW M1 ( 2030000 920000 ) ( 2150000 * ) VIA12 
  NEW M2 ( 2150000 920000 ) ( * 900000 ) ;
- net382
  ( SplitCLK_2_147 q1 ) ( SplitCLK_4_146 a )
+ ROUTED M2 ( 2130000 900000 ) ( * 940000 ) VIA12 
  NEW M1 ( 2130000 940000 ) ( 2190000 * ) VIA12 ;
- net383
  ( SplitCLK_4_146 q0 ) ( AND2T_38_n53 clk )
+ ROUTED M2 ( 2090000 1030000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 2090000 1010000 ) ( 2180000 * ) VIA12 
  NEW M2 ( 2180000 1010000 ) ( * 900000 ) ( 2190000 * ) ;
- net384
  ( SplitCLK_4_146 q1 ) ( DFFT_107__FPB_n299 clk )
+ ROUTED M2 ( 2210000 900000 ) ( * 850000 ) VIA12 
  NEW M1 ( 2210000 850000 ) ( 2250000 * ) VIA12 ;
- net385
  ( SplitCLK_6_145 q0 ) ( SplitCLK_4_143 a )
+ ROUTED M2 ( 2510000 1120000 ) VIA12 
  NEW M1 ( 2510000 1120000 ) ( 2450000 * ) VIA12 ;
- net386
  ( SplitCLK_6_145 q1 ) ( SplitCLK_4_144 a )
+ ROUTED M2 ( 2470000 1120000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 2470000 1200000 ) ( 2390000 * ) VIA12 
  NEW M2 ( 2390000 1200000 ) ( * 1120000 ) ;
- net387
  ( SplitCLK_4_144 q1 ) ( DFFT_108__FPB_n300 clk )
+ ROUTED M2 ( 2390000 850000 ) ( * 860000 ) ( 2400000 * ) ( * 1080000 ) ( 2410000 * ) ;
- net388
  ( SplitCLK_4_144 q0 ) ( DFFT_97__FPB_n289 clk )
+ ROUTED M2 ( 2250000 1030000 ) ( * 1080000 ) VIA12 
  NEW M1 ( 2250000 1080000 ) ( 2390000 * ) VIA12 ;
- net389
  ( SplitCLK_4_143 q0 ) ( DFFT_110__FPB_n302 clk )
+ ROUTED M2 ( 2390000 1030000 ) VIA12 
  NEW M1 ( 2390000 1030000 ) ( 2500000 * ) VIA12 
  NEW M2 ( 2500000 1030000 ) ( * 1080000 ) ( 2510000 * ) ;
- net390
  ( SplitCLK_4_143 q1 ) ( DFFT_109__FPB_n301 clk )
+ ROUTED M2 ( 2530000 1080000 ) ( * 1030000 ) ;
- net391
  ( SplitCLK_6_142 q0 ) ( SplitCLK_0_128 a )
+ ROUTED M2 ( 1910000 1640000 ) ( * 1610000 ) VIA12 
  NEW M1 ( 1910000 1610000 ) ( 2280000 * ) ( * 1600000 ) VIA12 ;
- net392
  ( SplitCLK_6_142 q1 ) ( SplitCLK_6_141 a )
+ ROUTED M2 ( 1930000 1640000 ) ( * 1650000 ) VIA12 
  NEW M1 ( 1930000 1650000 ) ( 1720000 * ) VIA12 
  NEW M2 ( 1720000 1650000 ) ( * 1600000 ) ( 1730000 * ) ;
- net393
  ( SplitCLK_6_141 q0 ) ( SplitCLK_6_134 a )
+ ROUTED M2 ( 1730000 1640000 ) ( * 1780000 ) ;
- net394
  ( SplitCLK_6_141 q1 ) ( SplitCLK_6_140 a )
+ ROUTED M2 ( 1670000 1600000 ) ( * 1610000 ) VIA12 
  NEW M1 ( 1670000 1610000 ) ( 1750000 * ) VIA12 
  NEW M2 ( 1750000 1610000 ) ( * 1640000 ) ;
- net395
  ( SplitCLK_6_140 q0 ) ( SplitCLK_0_137 a )
+ ROUTED M2 ( 1810000 1600000 ) VIA12 
  NEW M1 ( 1810000 1600000 ) ( 1680000 * ) VIA12 
  NEW M2 ( 1680000 1600000 ) ( * 1640000 ) ( 1670000 * ) ;
- net396
  ( SplitCLK_6_140 q1 ) ( SplitCLK_2_139 a )
+ ROUTED M2 ( 1690000 1640000 ) VIA12 
  NEW M1 ( 1690000 1640000 ) ( 1630000 * ) VIA12 ;
- net397
  ( SplitCLK_2_139 q0 ) ( SplitCLK_4_229 a )
+ ROUTED M2 ( 1600000 1300000 ) ( * 1310000 ) VIA12 
  NEW M1 ( 1600000 1310000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1310000 ) ( * 1600000 ) ( 1630000 * ) ;
- net398
  ( SplitCLK_2_139 q1 ) ( SplitCLK_4_138 a )
+ ROUTED M2 ( 1550000 1640000 ) ( * 1630000 ) VIA12 
  NEW M1 ( 1550000 1630000 ) ( 1610000 * ) VIA12 
  NEW M2 ( 1610000 1630000 ) ( * 1600000 ) ;
- net399
  ( SplitCLK_4_138 q1 ) ( AND2T_20_n35 clk )
+ ROUTED M2 ( 1570000 1600000 ) ( * 1550000 ) ;
- net400
  ( SplitCLK_4_138 q0 ) ( DFFT_61__FBL_n253 clk )
+ ROUTED M2 ( 1530000 1720000 ) ( * 1690000 ) VIA12 
  NEW M1 ( 1530000 1690000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 1690000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 1640000 1600000 ) ( 1550000 * ) VIA12 ;
- net401
  ( SplitCLK_0_137 q0 ) ( SplitCLK_4_135 a )
+ ROUTED M2 ( 1970000 1640000 ) VIA12 
  NEW M1 ( 1970000 1640000 ) ( 1810000 * ) VIA12 ;
- net402
  ( SplitCLK_0_137 q1 ) ( SplitCLK_4_136 a )
+ ROUTED M2 ( 1750000 1470000 ) VIA12 
  NEW M1 ( 1750000 1470000 ) ( 1790000 * ) VIA12 
  NEW M2 ( 1790000 1470000 ) ( * 1640000 ) ;
- net403
  ( SplitCLK_4_136 q0 ) ( AND2T_30_n45 clk )
+ ROUTED M2 ( 1750000 1430000 ) ( * 1210000 ) ;
- net404
  ( SplitCLK_4_136 q1 ) ( OR2T_51_n66 clk )
+ ROUTED M2 ( 1770000 1430000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 1770000 1380000 ) ( 1970000 * ) VIA12 ;
- net405
  ( SplitCLK_4_135 q1 ) ( DFFT_103__FPB_n295 clk )
+ ROUTED M2 ( 1980000 1550000 ) ( * 1600000 ) ( 1990000 * ) ;
- net406
  ( SplitCLK_4_135 q0 ) ( DFFT_104__FPB_n296 clk )
+ ROUTED M2 ( 1840000 1550000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 1840000 1600000 ) ( 1970000 * ) VIA12 ;
- net407
  ( SplitCLK_6_134 q0 ) ( SplitCLK_0_131 a )
+ ROUTED M2 ( 1730000 1820000 ) ( * 1830000 ) VIA12 
  NEW M1 ( 1730000 1830000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 1830000 ) ( * 1780000 ) ( 1880000 * ) ;
- net408
  ( SplitCLK_6_134 q1 ) ( SplitCLK_2_133 a )
+ ROUTED M2 ( 1640000 1990000 ) ( * 1980000 ) VIA12 
  NEW M1 ( 1640000 1980000 ) ( 1750000 * ) VIA12 
  NEW M2 ( 1750000 1980000 ) ( * 1820000 ) ;
- net409
  ( SplitCLK_2_133 q0 ) ( SplitCLK_4_236 a )
+ ROUTED M2 ( 1640000 1950000 ) ( * 1820000 ) ( 1670000 * ) ;
- net410
  ( SplitCLK_2_133 q1 ) ( SplitCLK_4_132 a )
+ ROUTED M2 ( 1550000 1990000 ) ( * 1980000 ) VIA12 
  NEW M1 ( 1550000 1980000 ) ( 1620000 * ) VIA12 
  NEW M2 ( 1620000 1980000 ) ( * 1950000 ) ;
- net411
  ( SplitCLK_4_132 q1 ) ( AND2T_54_n69 clk )
+ ROUTED M2 ( 1570000 1950000 ) ( * 1910000 ) VIA12 
  NEW M1 ( 1570000 1910000 ) ( 1620000 * ) VIA12 ;
- net412
  ( SplitCLK_4_132 q0 ) ( DFFT_64__FPB_n256 clk )
+ ROUTED M2 ( 1480000 1910000 ) ( * 1950000 ) VIA12 
  NEW M1 ( 1480000 1950000 ) ( 1550000 * ) VIA12 ;
- net413
  ( SplitCLK_0_131 q0 ) ( SplitCLK_0_129 a )
+ ROUTED M2 ( 1880000 1820000 ) ( * 1950000 ) ;
- net414
  ( SplitCLK_0_131 q1 ) ( SplitCLK_4_130 a )
+ ROUTED M2 ( 1920000 1820000 ) VIA12 
  NEW M1 ( 1920000 1820000 ) ( 1860000 * ) VIA12 ;
- net415
  ( SplitCLK_4_130 q0 ) ( AND2T_53_n68 clk )
+ ROUTED M2 ( 1810000 1720000 ) ( * 1780000 ) VIA12 
  NEW M1 ( 1810000 1780000 ) ( 1920000 * ) VIA12 ;
- net416
  ( SplitCLK_4_130 q1 ) ( OR2T_47_n62 clk )
+ ROUTED M2 ( 1940000 1780000 ) ( * 1720000 ) VIA12 
  NEW M1 ( 1940000 1720000 ) ( 2040000 * ) VIA12 ;
- net417
  ( SplitCLK_0_129 q0 ) ( AND2T_56_n71 clk )
+ ROUTED M2 ( 1780000 1910000 ) ( * 1990000 ) VIA12 
  NEW M1 ( 1780000 1990000 ) ( 1880000 * ) VIA12 ;
- net418
  ( SplitCLK_0_129 q1 ) ( DFFT_117__FPB_n309 clk )
+ ROUTED M2 ( 1860000 1990000 ) ( * 1910000 ) VIA12 
  NEW M1 ( 1860000 1910000 ) ( 1940000 * ) VIA12 ;
- net419
  ( SplitCLK_0_128 q0 ) ( SplitCLK_6_121 a )
+ ROUTED M2 ( 2230000 1780000 ) ( * 1640000 ) VIA12 
  NEW M1 ( 2230000 1640000 ) ( 2280000 * ) VIA12 ;
- net420
  ( SplitCLK_0_128 q1 ) ( SplitCLK_4_127 a )
+ ROUTED M2 ( 2260000 1640000 ) ( * 1300000 ) ;
- net421
  ( SplitCLK_4_127 q1 ) ( SplitCLK_0_124 a )
+ ROUTED M2 ( 2420000 1260000 ) VIA12 
  NEW M1 ( 2420000 1260000 ) ( 2280000 * ) VIA12 ;
- net422
  ( SplitCLK_4_127 q0 ) ( SplitCLK_6_126 a )
+ ROUTED M2 ( 2260000 1260000 ) VIA12 
  NEW M1 ( 2260000 1260000 ) ( 2140000 * ) VIA12 ;
- net423
  ( SplitCLK_6_126 q1 ) ( SplitCLK_2_231 a )
+ ROUTED M2 ( 2160000 1300000 ) ( * 1380000 ) VIA12 
  NEW M1 ( 2160000 1380000 ) ( 2050000 * ) VIA12 
  NEW M2 ( 2050000 1380000 ) ( * 1300000 ) ;
- net424
  ( SplitCLK_6_126 q0 ) ( SplitCLK_4_125 a )
+ ROUTED M2 ( 2200000 1300000 ) VIA12 
  NEW M1 ( 2200000 1300000 ) ( 2140000 * ) VIA12 ;
- net425
  ( SplitCLK_4_125 q0 ) ( AND2T_49_n64 clk )
+ ROUTED M2 ( 2170000 1380000 ) ( * 1370000 ) ( 2180000 * ) ( * 1260000 ) ( 2200000 * ) ;
- net426
  ( SplitCLK_4_125 q1 ) ( OR2T_37_n52 clk )
+ ROUTED M2 ( 2220000 1260000 ) ( * 1210000 ) ( 2250000 * ) ;
- net427
  ( SplitCLK_0_124 q0 ) ( SplitCLK_0_122 a )
+ ROUTED M2 ( 2420000 1300000 ) ( * 1430000 ) ;
- net428
  ( SplitCLK_0_124 q1 ) ( SplitCLK_4_123 a )
+ ROUTED M2 ( 2460000 1300000 ) VIA12 
  NEW M1 ( 2460000 1300000 ) ( 2400000 * ) VIA12 ;
- net429
  ( SplitCLK_4_123 q0 ) ( AND2T_32_n47 clk )
+ ROUTED M2 ( 2340000 1210000 ) ( * 1200000 ) ( 2360000 * ) ( * 1130000 ) VIA12 
  NEW M1 ( 2360000 1130000 ) ( 2460000 * ) VIA12 
  NEW M2 ( 2460000 1130000 ) ( * 1260000 ) ;
- net430
  ( SplitCLK_4_123 q1 ) ( DFFT_88__FPB_n280 clk )
+ ROUTED M2 ( 2480000 1260000 ) ( * 1210000 ) ( 2500000 * ) ;
- net431
  ( SplitCLK_0_122 q0 ) ( DFFT_86__FPB_n278 clk )
+ ROUTED M2 ( 2420000 1470000 ) ( * 1460000 ) ( 2460000 * ) ( * 1380000 ) ( 2470000 * ) ;
- net432
  ( SplitCLK_0_122 q1 ) ( DFFT_87__FPB_n279 clk )
+ ROUTED M2 ( 2330000 1380000 ) ( * 1470000 ) VIA12 
  NEW M1 ( 2330000 1470000 ) ( 2400000 * ) VIA12 ;
- net433
  ( SplitCLK_6_121 q0 ) ( SplitCLK_4_117 a )
+ ROUTED M2 ( 2230000 1820000 ) ( * 2260000 ) VIA12 
  NEW M1 ( 2230000 2260000 ) ( 2390000 * ) VIA12 
  NEW M2 ( 2390000 2260000 ) ( * 1820000 ) ;
- net434
  ( SplitCLK_6_121 q1 ) ( SplitCLK_2_120 a )
+ ROUTED M2 ( 2250000 1820000 ) VIA12 
  NEW M1 ( 2250000 1820000 ) ( 2190000 * ) VIA12 ;
- net435
  ( SplitCLK_2_120 q1 ) ( SplitCLK_4_118 a )
+ ROUTED M2 ( 2110000 1820000 ) ( * 1810000 ) VIA12 
  NEW M1 ( 2110000 1810000 ) ( 2170000 * ) VIA12 
  NEW M2 ( 2170000 1810000 ) ( * 1780000 ) ;
- net436
  ( SplitCLK_2_120 q0 ) ( SplitCLK_4_119 a )
+ ROUTED M2 ( 2190000 1780000 ) ( * 1640000 ) ( 2200000 * ) ;
- net437
  ( SplitCLK_4_119 q0 ) ( OR2T_52_n67 clk )
+ ROUTED M2 ( 2190000 1550000 ) ( * 1600000 ) ( 2200000 * ) ;
- net438
  ( SplitCLK_4_119 q1 ) ( DFFT_113__FPB_n305 clk )
+ ROUTED M2 ( 2220000 1600000 ) ( * 1550000 ) VIA12 
  NEW M1 ( 2220000 1550000 ) ( 2280000 * ) VIA12 ;
- net439
  ( SplitCLK_4_118 q0 ) ( AND2T_48_n63 clk )
+ ROUTED M2 ( 2110000 1780000 ) ( * 1720000 ) ( 2130000 * ) ;
- net440
  ( SplitCLK_4_118 q1 ) ( DFFT_116__FPB_n308 clk )
+ ROUTED M2 ( 2080000 1910000 ) ( * 1900000 ) VIA12 
  NEW M1 ( 2080000 1900000 ) ( 2010000 * ) VIA12 
  NEW M2 ( 2010000 1900000 ) ( * 1780000 ) VIA12 
  NEW M1 ( 2010000 1780000 ) ( 2130000 * ) VIA12 ;
- net441
  ( SplitCLK_4_117 q0 ) ( SplitCLK_4_115 a )
+ ROUTED M2 ( 2330000 1820000 ) ( * 1850000 ) VIA12 
  NEW M1 ( 2330000 1850000 ) ( 2240000 * ) VIA12 
  NEW M2 ( 2240000 1850000 ) ( * 1780000 ) VIA12 
  NEW M1 ( 2240000 1780000 ) ( 2390000 * ) VIA12 ;
- net442
  ( SplitCLK_4_117 q1 ) ( SplitCLK_4_116 a )
+ ROUTED M2 ( 2410000 1780000 ) ( * 1820000 ) VIA12 
  NEW M1 ( 2410000 1820000 ) ( 2450000 * ) VIA12 ;
- net443
  ( SplitCLK_4_116 q0 ) ( DFFT_115__FPB_n307 clk )
+ ROUTED M2 ( 2450000 1780000 ) ( * 1630000 ) VIA12 
  NEW M1 ( 2450000 1630000 ) ( 2220000 * ) VIA12 
  NEW M2 ( 2220000 1630000 ) ( * 1720000 ) VIA12 
  NEW M1 ( 2220000 1720000 ) ( 2290000 * ) VIA12 ;
- net444
  ( SplitCLK_4_116 q1 ) ( DFFT_85__FPB_n277 clk )
+ ROUTED M2 ( 2420000 1550000 ) ( * 1780000 ) VIA12 
  NEW M1 ( 2420000 1780000 ) ( 2470000 * ) VIA12 ;
- net445
  ( SplitCLK_4_115 q0 ) ( DFFT_120__FPB_n312 clk )
+ ROUTED M2 ( 2330000 1910000 ) ( * 1880000 ) ( 2340000 * ) ( * 1780000 ) ( 2330000 * ) ;
- net446
  ( SplitCLK_4_115 q1 ) ( DFFT_114__FPB_n306 clk )
+ ROUTED M2 ( 2350000 1780000 ) ( * 1720000 ) VIA12 
  NEW M1 ( 2350000 1720000 ) ( 2430000 * ) VIA12 ;
- net447
  ( GCLK_Pad a ) ( SplitCLK_0_241 a )
+ ROUTED M2 ( 1420000 1260000 ) ( * 1280000 ) VIA12 
  NEW M1 ( 1420000 1280000 ) ( 2510000 * ) VIA12 
  NEW M2 ( 2510000 1280000 ) ( * 1400000 ) ( 2530000 * ) ( * 1710000 ) VIA12 
  NEW M1 ( 2530000 1710000 ) ( 2840000 * ) ;
- net448
  ( DFFT_101__FPB_n293 a ) ( Split_HOLD_294 q1 )
+ ROUTED M2 ( 1270000 1510000 ) ( 1240000 * ) ;
- net449
  ( AND2T_26_n41 a ) ( Split_HOLD_295 q1 )
+ ROUTED M2 ( 1030000 810000 ) ( 1000000 * ) ;
END NETS

END DESIGN
