# do LogicCircuit.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:06 on Oct 16,2024
# vlog -work work LogicCircuit.vo 
# -- Compiling module week6_ex2_bdf
# 
# Top level modules:
# 	week6_ex2_bdf
# End time: 20:36:07 on Oct 16,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:36:07 on Oct 16,2024
# vlog -work work Waveform3.vwf.vt 
# -- Compiling module week6_ex2_bdf_vlg_vec_tst
# 
# Top level modules:
# 	week6_ex2_bdf_vlg_vec_tst
# End time: 20:36:07 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.week6_ex1_bdf_vlg_vec_tst 
# Start time: 20:36:07 on Oct 16,2024
# Loading work.week6_ex1_bdf_vlg_vec_tst
# Loading work.week6_ex1_bdf
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_clkena
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : Waveform3.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /week6_ex1_bdf_vlg_vec_tst
# End time: 20:36:07 on Oct 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
