{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.960511,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.0705609,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.139489,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.162693,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.0808401,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.162693,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0,
	"finish__clock__skew__setup": 0.317965,
	"finish__clock__skew__hold": 0.315005,
	"finish__timing__drv__max_slew_limit": 0.216511,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": -0.102056,
	"finish__timing__drv__max_cap": 1,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__design__io": 477,
	"finish__design__die__area": 247979,
	"finish__design__core__area": 243350,
	"finish__design__instance__count": 68879,
	"finish__design__instance__area": 141160,
	"finish__design__instance__count__stdcell": 68879,
	"finish__design__instance__area__stdcell": 141160,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__utilization": 0.58007,
	"finish__design__instance__utilization__stdcell": 0.58007
}