<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\Asus\Desktop\rubbish\impl\gwsynthesis\audio_loopback.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\Asus\Desktop\rubbish\src\audio_loopback.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25UG324C2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Nov 12 04:07:17 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>48734</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>32878</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>247</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>378</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>7</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_BCLK_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>I2S_DACLRC</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>I2S_DACLRC_ibuf/I </td>
</tr>
<tr>
<td>4</td>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>5</td>
<td>dacfifo_write_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>dacfifo_write_s2/Q </td>
</tr>
<tr>
<td>6</td>
<td>factor_clk_Z</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>sampe_switch/factor_clk_s1/Q </td>
</tr>
<tr>
<td>7</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT0 </td>
</tr>
<tr>
<td>8</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>81.333</td>
<td>12.295
<td>0.000</td>
<td>40.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">19.378(MHz)</td>
<td>65</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I2S_BCLK</td>
<td>100.000(MHz)</td>
<td>178.463(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>134.043(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>dacfifo_write_d</td>
<td>100.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.775(MHz)</td>
<td>35</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>factor_clk_Z</td>
<td>100.000(MHz)</td>
<td>577.534(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>12.295(MHz)</td>
<td>196.040(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of I2S_DACLRC!</h4>
<h4>No timing paths to get frequency of Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>-1062.087</td>
<td>104</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_BCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I2S_DACLRC</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>dacfifo_write_d</td>
<td>Setup</td>
<td>-400.622</td>
<td>32</td>
</tr>
<tr>
<td>dacfifo_write_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>factor_clk_Z</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>factor_clk_Z</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-31.604</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_33_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>51.532</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-31.461</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.021</td>
<td>51.389</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-31.348</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_32_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>51.284</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-31.278</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_33_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.023</td>
<td>51.204</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-31.226</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>51.160</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-31.197</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_32_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.023</td>
<td>51.123</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-31.012</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_31_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.023</td>
<td>50.938</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-30.128</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_30_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>50.071</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-29.363</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>49.298</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-28.591</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_29_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>48.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-27.703</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>47.642</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-27.308</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_28_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>47.244</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-26.569</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>46.506</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-26.120</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_27_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.017</td>
<td>46.052</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-24.585</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.010</td>
<td>44.524</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-24.468</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_26_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>44.402</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-23.374</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>43.308</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-23.319</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_25_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>43.257</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-22.644</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>42.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-22.012</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_24_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>41.955</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-21.118</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.003</td>
<td>41.063</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-20.205</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_23_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.013</td>
<td>40.141</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-19.812</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.011</td>
<td>39.750</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-18.978</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_22_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>38.932</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-18.616</td>
<td>uart_1/my_uart_data_120_s0/Q</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_21_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.005</td>
<td>38.559</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.388</td>
<td>sampe_switch/n388_s2/I0</td>
<td>sampe_switch/factor_clk_s1/D</td>
<td>factor_clk_Z:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-2.487</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.773</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>i2s_tx/daclrc_r0_s0/D</td>
<td>I2S_DACLRC:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.725</td>
<td>0.000</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.414</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.042</td>
<td>0.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.016</td>
<td>uart_1/my_uart_data_121_s0/Q</td>
<td>sampe_switch/factor_3_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.204</td>
<td>1.170</td>
</tr>
<tr>
<td>5</td>
<td>0.018</td>
<td>uart_1/my_uart_data_122_s0/Q</td>
<td>sampe_switch/factor_5_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.177</td>
<td>1.254</td>
</tr>
<tr>
<td>6</td>
<td>0.018</td>
<td>uart_1/my_uart_data_122_s0/Q</td>
<td>sampe_switch/factor_6_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.177</td>
<td>1.254</td>
</tr>
<tr>
<td>7</td>
<td>0.018</td>
<td>uart_1/my_uart_data_122_s0/Q</td>
<td>sampe_switch/factor_7_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.177</td>
<td>1.254</td>
</tr>
<tr>
<td>8</td>
<td>0.184</td>
<td>uart_1/my_uart_data_122_s0/Q</td>
<td>sampe_switch/factor_0_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.175</td>
<td>1.341</td>
</tr>
<tr>
<td>9</td>
<td>0.184</td>
<td>uart_1/my_uart_data_122_s0/Q</td>
<td>sampe_switch/factor_8_s0/D</td>
<td>clk:[R]</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>-1.175</td>
<td>1.341</td>
</tr>
<tr>
<td>10</td>
<td>0.202</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/D</td>
<td>dacfifo_write_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.282</td>
<td>1.531</td>
</tr>
<tr>
<td>11</td>
<td>0.217</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
<td>dacfifo_write_d:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.278</td>
<td>1.477</td>
</tr>
<tr>
<td>12</td>
<td>0.231</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/Q</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[7]</td>
<td>dacfifo_write_d:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>0.013</td>
<td>0.255</td>
</tr>
<tr>
<td>13</td>
<td>0.232</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_2_s0/Q</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>14</td>
<td>0.232</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_3_s0/Q</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>15</td>
<td>0.232</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_6_s0/Q</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>16</td>
<td>0.232</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/Q</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/D</td>
<td>clk:[R]</td>
<td>I2S_BCLK:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>17</td>
<td>0.232</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/Q</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>18</td>
<td>0.232</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_6_s0/Q</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0/D</td>
<td>I2S_BCLK:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.008</td>
<td>0.222</td>
</tr>
<tr>
<td>19</td>
<td>0.240</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/Q</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[7]</td>
<td>dacfifo_write_d:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.268</td>
</tr>
<tr>
<td>20</td>
<td>0.250</td>
<td>chorus_in_0_9_s0/Q</td>
<td>chorus_0/delay_chorus/mem_mem_0_2_s/DI[1]</td>
<td>clk:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>-0.000</td>
<td>0.322</td>
</tr>
<tr>
<td>21</td>
<td>0.251</td>
<td>sample_data_in_1_s0/Q</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
<td>clk:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.335</td>
</tr>
<tr>
<td>22</td>
<td>0.251</td>
<td>sample_data_in_0_s0/Q</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
<td>clk:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.335</td>
</tr>
<tr>
<td>23</td>
<td>0.261</td>
<td>sample_data_in_6_s0/Q</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
<td>clk:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.345</td>
</tr>
<tr>
<td>24</td>
<td>0.261</td>
<td>sample_data_in_4_s0/Q</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
<td>clk:[R]</td>
<td>dacfifo_write_d:[R]</td>
<td>0.000</td>
<td>-0.012</td>
<td>0.345</td>
</tr>
<tr>
<td>25</td>
<td>0.273</td>
<td>i2s_tx/bit_cnt_2_s1/Q</td>
<td>i2s_tx/bit_cnt_2_s1/D</td>
<td>I2S_BCLK:[F]</td>
<td>I2S_BCLK:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.315</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>2</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>3</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>4</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>5</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>6</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.013</td>
<td>1.028</td>
</tr>
<tr>
<td>7</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>8</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>9</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>10</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>11</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>12</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>13</td>
<td>8.681</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.010</td>
<td>1.031</td>
</tr>
<tr>
<td>14</td>
<td>8.689</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.004</td>
<td>1.030</td>
</tr>
<tr>
<td>15</td>
<td>8.689</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>1.031</td>
</tr>
<tr>
<td>16</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>17</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>18</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>19</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>20</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>21</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.001</td>
<td>1.026</td>
</tr>
<tr>
<td>22</td>
<td>8.696</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>-0.005</td>
<td>1.031</td>
</tr>
<tr>
<td>23</td>
<td>8.743</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>0.977</td>
</tr>
<tr>
<td>24</td>
<td>8.743</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>0.977</td>
</tr>
<tr>
<td>25</td>
<td>8.743</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>10.000</td>
<td>0.002</td>
<td>0.977</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.036</td>
<td>0.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.656</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.036</td>
<td>0.362</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.455</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.033</td>
<td>0.560</td>
</tr>
<tr>
<td>4</td>
<td>10.416</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.360</td>
</tr>
<tr>
<td>5</td>
<td>10.416</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.003</td>
<td>0.360</td>
</tr>
<tr>
<td>6</td>
<td>10.420</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.360</td>
</tr>
<tr>
<td>7</td>
<td>10.420</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.007</td>
<td>0.360</td>
</tr>
<tr>
<td>8</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>9</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>10</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>11</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>12</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>13</td>
<td>10.422</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.368</td>
</tr>
<tr>
<td>14</td>
<td>10.426</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.005</td>
<td>0.368</td>
</tr>
<tr>
<td>15</td>
<td>10.426</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.005</td>
<td>0.368</td>
</tr>
<tr>
<td>16</td>
<td>10.426</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.005</td>
<td>0.368</td>
</tr>
<tr>
<td>17</td>
<td>10.426</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.005</td>
<td>0.368</td>
</tr>
<tr>
<td>18</td>
<td>10.426</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.005</td>
<td>0.368</td>
</tr>
<tr>
<td>19</td>
<td>10.427</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.001</td>
<td>0.373</td>
</tr>
<tr>
<td>20</td>
<td>10.437</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.011</td>
<td>0.373</td>
</tr>
<tr>
<td>21</td>
<td>10.437</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.011</td>
<td>0.373</td>
</tr>
<tr>
<td>22</td>
<td>10.525</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.008</td>
<td>0.464</td>
</tr>
<tr>
<td>23</td>
<td>10.525</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.008</td>
<td>0.464</td>
</tr>
<tr>
<td>24</td>
<td>10.525</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.008</td>
<td>0.464</td>
</tr>
<tr>
<td>25</td>
<td>10.525</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-10.000</td>
<td>0.008</td>
<td>0.464</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>3</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
<tr>
<td>4</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
<tr>
<td>6</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>chorus_0/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>chorus_1/delay_chorus/mem_mem_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>chorus_1/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s</td>
</tr>
<tr>
<td>9</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>chorus_1/delay_chorus/mem_mem_0_3_s</td>
</tr>
<tr>
<td>10</td>
<td>2.840</td>
<td>3.702</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>dacfifo_write_d</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.695</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.320</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>43.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>43.360</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>43.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.555</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>43.985</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/I0</td>
</tr>
<tr>
<td>44.569</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>45.639</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/I0</td>
</tr>
<tr>
<td>46.223</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>46.843</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>47.427</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>47.705</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>48.289</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.164</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>49.748</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.469</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s585/I0</td>
</tr>
<tr>
<td>50.882</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s585/F</td>
</tr>
<tr>
<td>50.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.094</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>52.368</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C91[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_32_s/I0</td>
</tr>
<tr>
<td>52.818</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C91[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_32_s/COUT</td>
</tr>
<tr>
<td>52.818</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C91[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_33_s/CIN</td>
</tr>
<tr>
<td>53.055</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C91[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_33_s/SUM</td>
</tr>
<tr>
<td>53.485</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_33_s0/I1</td>
</tr>
<tr>
<td>53.695</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C91[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_33_s0/F</td>
</tr>
<tr>
<td>53.695</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[0][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.142</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_33_s0/CLK</td>
</tr>
<tr>
<td>22.091</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C91[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>65</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.344, 45.300%; route: 27.894, 54.129%; tC2Q: 0.294, 0.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.403%; route: 1.555, 72.597%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.461</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.091</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.320</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>43.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>43.360</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>43.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.555</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>43.985</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/I0</td>
</tr>
<tr>
<td>44.569</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>45.639</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/I0</td>
</tr>
<tr>
<td>46.223</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>46.843</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>47.427</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>47.705</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>48.289</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.164</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>49.748</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.733</td>
<td>0.985</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_30_s4/I3</td>
</tr>
<tr>
<td>50.965</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R11C80[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_30_s4/F</td>
</tr>
<tr>
<td>52.125</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C91[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_30_s/I0</td>
</tr>
<tr>
<td>52.709</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C91[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_30_s/SUM</td>
</tr>
<tr>
<td>53.139</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_30_s0/I1</td>
</tr>
<tr>
<td>53.552</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C91[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_30_s0/F</td>
</tr>
<tr>
<td>53.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.142</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C91[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_30_s0/CLK</td>
</tr>
<tr>
<td>22.091</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C91[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>63</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.053, 44.860%; route: 28.042, 54.568%; tC2Q: 0.294, 0.572%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.403%; route: 1.555, 72.597%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.447</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.320</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>43.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>43.360</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>43.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.555</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>43.985</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/I0</td>
</tr>
<tr>
<td>44.569</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>45.639</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/I0</td>
</tr>
<tr>
<td>46.223</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>46.843</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>47.427</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>47.705</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>48.289</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.164</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>49.748</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.469</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s585/I0</td>
</tr>
<tr>
<td>50.882</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s585/F</td>
</tr>
<tr>
<td>50.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.094</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>52.368</td>
<td>1.274</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C91[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_32_s/I0</td>
</tr>
<tr>
<td>52.952</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C91[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_32_s/SUM</td>
</tr>
<tr>
<td>53.078</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_32_s0/I1</td>
</tr>
<tr>
<td>53.447</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_32_s0/F</td>
</tr>
<tr>
<td>53.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.150</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_32_s0/CLK</td>
</tr>
<tr>
<td>22.099</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>64</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.400, 45.628%; route: 27.590, 53.798%; tC2Q: 0.294, 0.573%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.301%; route: 1.563, 72.699%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.367</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_33_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>13.651</td>
<td>3.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s859/I3</td>
</tr>
<tr>
<td>13.863</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s859/F</td>
</tr>
<tr>
<td>14.422</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.872</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>14.912</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>14.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>14.952</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>14.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>14.992</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>14.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>15.968</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>16.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/I0</td>
</tr>
<tr>
<td>17.280</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>17.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>17.475</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>17.753</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/I0</td>
</tr>
<tr>
<td>18.203</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>18.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>18.398</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>19.413</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>20.275</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/I0</td>
</tr>
<tr>
<td>20.725</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>20.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>20.962</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>21.420</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/I0</td>
</tr>
<tr>
<td>21.870</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>21.910</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C80[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>21.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>21.950</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>21.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>22.187</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>23.470</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/I0</td>
</tr>
<tr>
<td>23.920</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>23.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>24.157</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>25.278</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/I0</td>
</tr>
<tr>
<td>25.728</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>25.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>25.965</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>27.126</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/I0</td>
</tr>
<tr>
<td>27.710</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>28.140</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/I0</td>
</tr>
<tr>
<td>28.724</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>29.110</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/I0</td>
</tr>
<tr>
<td>29.694</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>30.523</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C77[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/I0</td>
</tr>
<tr>
<td>31.107</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>31.413</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C75[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/I0</td>
</tr>
<tr>
<td>31.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C75[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>32.431</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/I0</td>
</tr>
<tr>
<td>32.881</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>32.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>33.076</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>33.482</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/I0</td>
</tr>
<tr>
<td>33.932</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>33.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>34.127</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>34.425</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/I0</td>
</tr>
<tr>
<td>34.875</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>34.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>35.070</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>35.520</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/I0</td>
</tr>
<tr>
<td>36.104</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>36.538</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/I0</td>
</tr>
<tr>
<td>36.988</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>36.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>37.225</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>37.531</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/I0</td>
</tr>
<tr>
<td>38.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>39.175</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/I0</td>
</tr>
<tr>
<td>39.759</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>41.391</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/I0</td>
</tr>
<tr>
<td>41.841</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C74[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/COUT</td>
</tr>
<tr>
<td>41.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C74[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/CIN</td>
</tr>
<tr>
<td>42.078</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C74[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>42.573</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/I0</td>
</tr>
<tr>
<td>43.157</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>43.435</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C78[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/I0</td>
</tr>
<tr>
<td>44.019</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C78[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>44.449</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C77[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/I0</td>
</tr>
<tr>
<td>45.033</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C77[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>45.419</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/I0</td>
</tr>
<tr>
<td>46.003</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>47.024</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/I0</td>
</tr>
<tr>
<td>47.608</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>48.704</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C74[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>49.288</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C74[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>49.462</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/I0</td>
</tr>
<tr>
<td>50.046</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>50.607</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.024</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>51.720</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C73[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_31_s/I0</td>
</tr>
<tr>
<td>52.170</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C73[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_31_s/COUT</td>
</tr>
<tr>
<td>52.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_32_s/CIN</td>
</tr>
<tr>
<td>52.210</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_32_s/COUT</td>
</tr>
<tr>
<td>52.210</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_33_s/CIN</td>
</tr>
<tr>
<td>52.447</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_33_s/SUM</td>
</tr>
<tr>
<td>53.157</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_33_s0/I1</td>
</tr>
<tr>
<td>53.367</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_33_s0/F</td>
</tr>
<tr>
<td>53.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[0][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_33_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_33_s0/CLK</td>
</tr>
<tr>
<td>22.088</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_33_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>56</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.550, 44.040%; route: 28.360, 55.386%; tC2Q: 0.294, 0.574%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.323</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.320</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>43.320</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>43.360</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>43.360</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>43.555</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>43.985</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/I0</td>
</tr>
<tr>
<td>44.569</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>45.639</td>
<td>1.070</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/I0</td>
</tr>
<tr>
<td>46.223</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>46.843</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/I0</td>
</tr>
<tr>
<td>47.427</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>47.705</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>48.289</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>49.164</td>
<td>0.875</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>49.748</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product285_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>50.469</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s585/I0</td>
</tr>
<tr>
<td>50.882</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s585/F</td>
</tr>
<tr>
<td>50.884</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C80[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.094</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R11C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>52.267</td>
<td>1.173</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C91[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_31_s/I0</td>
</tr>
<tr>
<td>52.851</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C91[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_31_s/SUM</td>
</tr>
<tr>
<td>53.113</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_31_s0/I1</td>
</tr>
<tr>
<td>53.323</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_31_s0/F</td>
</tr>
<tr>
<td>53.323</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_31_s0/CLK</td>
</tr>
<tr>
<td>22.097</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>64</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 23.241, 45.428%; route: 27.625, 53.997%; tC2Q: 0.294, 0.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.197</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_32_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>13.651</td>
<td>3.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s859/I3</td>
</tr>
<tr>
<td>13.863</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s859/F</td>
</tr>
<tr>
<td>14.422</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.872</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>14.912</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>14.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>14.952</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>14.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>14.992</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>14.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>15.968</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>16.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/I0</td>
</tr>
<tr>
<td>17.280</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>17.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>17.475</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>17.753</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/I0</td>
</tr>
<tr>
<td>18.203</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>18.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>18.398</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>19.413</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>20.275</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/I0</td>
</tr>
<tr>
<td>20.725</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>20.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>20.962</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>21.420</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/I0</td>
</tr>
<tr>
<td>21.870</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>21.910</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C80[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>21.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>21.950</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>21.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>22.187</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>23.470</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/I0</td>
</tr>
<tr>
<td>23.920</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>23.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>24.157</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>25.278</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/I0</td>
</tr>
<tr>
<td>25.728</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>25.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>25.965</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>27.126</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/I0</td>
</tr>
<tr>
<td>27.710</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>28.140</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/I0</td>
</tr>
<tr>
<td>28.724</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>29.110</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/I0</td>
</tr>
<tr>
<td>29.694</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>30.523</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C77[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/I0</td>
</tr>
<tr>
<td>31.107</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>31.413</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C75[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/I0</td>
</tr>
<tr>
<td>31.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C75[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>32.431</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/I0</td>
</tr>
<tr>
<td>32.881</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>32.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>33.076</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>33.482</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/I0</td>
</tr>
<tr>
<td>33.932</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>33.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>34.127</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>34.425</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/I0</td>
</tr>
<tr>
<td>34.875</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>34.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>35.070</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>35.520</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/I0</td>
</tr>
<tr>
<td>36.104</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>36.538</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/I0</td>
</tr>
<tr>
<td>36.988</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>36.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>37.225</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>37.531</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/I0</td>
</tr>
<tr>
<td>38.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>39.175</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/I0</td>
</tr>
<tr>
<td>39.759</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>41.391</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/I0</td>
</tr>
<tr>
<td>41.841</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C74[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/COUT</td>
</tr>
<tr>
<td>41.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C74[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/CIN</td>
</tr>
<tr>
<td>42.078</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C74[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>42.573</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/I0</td>
</tr>
<tr>
<td>43.157</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>43.435</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C78[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/I0</td>
</tr>
<tr>
<td>44.019</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C78[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>44.449</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C77[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/I0</td>
</tr>
<tr>
<td>45.033</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C77[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>45.419</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/I0</td>
</tr>
<tr>
<td>46.003</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>47.024</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/I0</td>
</tr>
<tr>
<td>47.608</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>48.704</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C74[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>49.288</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C74[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>49.462</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/I0</td>
</tr>
<tr>
<td>50.046</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>50.607</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.024</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>51.720</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C73[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_31_s/I0</td>
</tr>
<tr>
<td>52.170</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C73[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_31_s/COUT</td>
</tr>
<tr>
<td>52.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_32_s/CIN</td>
</tr>
<tr>
<td>52.365</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_32_s/SUM</td>
</tr>
<tr>
<td>53.076</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_32_s0/I1</td>
</tr>
<tr>
<td>53.286</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_32_s0/F</td>
</tr>
<tr>
<td>53.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_32_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_32_s0/CLK</td>
</tr>
<tr>
<td>22.088</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_32_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>56</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.468, 43.949%; route: 28.361, 55.476%; tC2Q: 0.294, 0.575%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-31.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.088</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>13.651</td>
<td>3.684</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s859/I3</td>
</tr>
<tr>
<td>13.863</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C79[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s859/F</td>
</tr>
<tr>
<td>14.422</td>
<td>0.559</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/I0</td>
</tr>
<tr>
<td>14.872</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_13_s/COUT</td>
</tr>
<tr>
<td>14.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/CIN</td>
</tr>
<tr>
<td>14.912</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>14.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>14.952</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>14.952</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>14.992</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>14.992</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>15.229</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>15.968</td>
<td>0.739</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/I0</td>
</tr>
<tr>
<td>16.552</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>16.830</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/I0</td>
</tr>
<tr>
<td>17.280</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>17.280</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>17.475</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>17.753</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/I0</td>
</tr>
<tr>
<td>18.203</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>18.203</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>18.398</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>19.413</td>
<td>1.015</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/I0</td>
</tr>
<tr>
<td>19.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>20.275</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C79[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/I0</td>
</tr>
<tr>
<td>20.725</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>20.725</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>20.962</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>21.420</td>
<td>0.458</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/I0</td>
</tr>
<tr>
<td>21.870</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C80[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_14_s/COUT</td>
</tr>
<tr>
<td>21.870</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C80[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/CIN</td>
</tr>
<tr>
<td>21.910</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C80[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_15_s/COUT</td>
</tr>
<tr>
<td>21.910</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/CIN</td>
</tr>
<tr>
<td>21.950</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>21.950</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C80[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>22.187</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C80[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>23.470</td>
<td>1.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/I0</td>
</tr>
<tr>
<td>23.920</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>23.920</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R29C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>24.157</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>25.278</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C79[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/I0</td>
</tr>
<tr>
<td>25.728</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_16_s/COUT</td>
</tr>
<tr>
<td>25.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/CIN</td>
</tr>
<tr>
<td>25.965</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_17_s/SUM</td>
</tr>
<tr>
<td>27.126</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/I0</td>
</tr>
<tr>
<td>27.710</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R30C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_16_s/SUM</td>
</tr>
<tr>
<td>28.140</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/I0</td>
</tr>
<tr>
<td>28.724</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_15_s/SUM</td>
</tr>
<tr>
<td>29.110</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/I0</td>
</tr>
<tr>
<td>29.694</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_14_s/SUM</td>
</tr>
<tr>
<td>30.523</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C77[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/I0</td>
</tr>
<tr>
<td>31.107</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_13_s/SUM</td>
</tr>
<tr>
<td>31.413</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C75[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/I0</td>
</tr>
<tr>
<td>31.997</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C75[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>32.431</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/I0</td>
</tr>
<tr>
<td>32.881</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>32.881</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>33.076</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>33.482</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/I0</td>
</tr>
<tr>
<td>33.932</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>33.932</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>34.127</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>34.425</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/I0</td>
</tr>
<tr>
<td>34.875</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_11_s/COUT</td>
</tr>
<tr>
<td>34.875</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/CIN</td>
</tr>
<tr>
<td>35.070</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_12_s/SUM</td>
</tr>
<tr>
<td>35.520</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/I0</td>
</tr>
<tr>
<td>36.104</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>36.538</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/I0</td>
</tr>
<tr>
<td>36.988</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_10_s/COUT</td>
</tr>
<tr>
<td>36.988</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R22C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/CIN</td>
</tr>
<tr>
<td>37.225</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_11_s/SUM</td>
</tr>
<tr>
<td>37.531</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/I0</td>
</tr>
<tr>
<td>38.115</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_10_s/SUM</td>
</tr>
<tr>
<td>39.175</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/I0</td>
</tr>
<tr>
<td>39.759</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>41.391</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/I0</td>
</tr>
<tr>
<td>41.841</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C74[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_8_s/COUT</td>
</tr>
<tr>
<td>41.841</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C74[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/CIN</td>
</tr>
<tr>
<td>42.078</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C74[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_9_s/SUM</td>
</tr>
<tr>
<td>42.573</td>
<td>0.495</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/I0</td>
</tr>
<tr>
<td>43.157</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_8_s/SUM</td>
</tr>
<tr>
<td>43.435</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C78[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/I0</td>
</tr>
<tr>
<td>44.019</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C78[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>44.449</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C77[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/I0</td>
</tr>
<tr>
<td>45.033</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C77[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>45.419</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C79[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/I0</td>
</tr>
<tr>
<td>46.003</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C79[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>47.024</td>
<td>1.021</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/I0</td>
</tr>
<tr>
<td>47.608</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>48.704</td>
<td>1.096</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C74[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/I0</td>
</tr>
<tr>
<td>49.288</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C74[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product284_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>49.462</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/I0</td>
</tr>
<tr>
<td>50.046</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R21C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product285_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>50.607</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s542/I2</td>
</tr>
<tr>
<td>51.024</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R18C73[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s542/F</td>
</tr>
<tr>
<td>51.720</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C73[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_31_s/I0</td>
</tr>
<tr>
<td>52.304</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C73[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_31_s/SUM</td>
</tr>
<tr>
<td>52.891</td>
<td>0.587</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_31_s0/I1</td>
</tr>
<tr>
<td>53.101</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_31_s0/F</td>
</tr>
<tr>
<td>53.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[2][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_31_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_31_s0/CLK</td>
</tr>
<tr>
<td>22.088</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.023</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.407, 43.989%; route: 28.237, 55.434%; tC2Q: 0.294, 0.577%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-30.128</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>39.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>39.244</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.993</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.443</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.680</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>41.962</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>42.412</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>42.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>42.649</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.911</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>43.925</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>44.509</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>44.815</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>45.265</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>45.265</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>45.502</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>46.491</td>
<td>0.989</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_2_s/I0</td>
</tr>
<tr>
<td>46.941</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C72[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>46.941</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>47.178</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>48.164</td>
<td>0.986</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product284_DOUT_2_s/I0</td>
</tr>
<tr>
<td>48.748</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product284_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>48.894</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product285_DOUT_1_s/I0</td>
</tr>
<tr>
<td>49.478</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C73[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product285_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>49.958</td>
<td>0.480</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_30_s4/I3</td>
</tr>
<tr>
<td>50.379</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_30_s4/F</td>
</tr>
<tr>
<td>50.983</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_30_s/I0</td>
</tr>
<tr>
<td>51.567</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_30_s/SUM</td>
</tr>
<tr>
<td>51.865</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_30_s0/I1</td>
</tr>
<tr>
<td>52.234</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_30_s0/F</td>
</tr>
<tr>
<td>52.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_30_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>59</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.034, 44.006%; route: 27.743, 55.407%; tC2Q: 0.294, 0.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-29.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.098</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.454</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>43.790</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>44.240</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C84[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>44.240</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>44.435</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>45.279</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_3_s/I0</td>
</tr>
<tr>
<td>45.863</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>46.359</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_2_s/I0</td>
</tr>
<tr>
<td>46.943</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>47.221</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product284_DOUT_1_s/I0</td>
</tr>
<tr>
<td>47.805</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R6C86[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product284_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.526</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_29_s/I0</td>
</tr>
<tr>
<td>49.110</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R11C87[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_29_s/SUM</td>
</tr>
<tr>
<td>50.201</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_29_s/I0</td>
</tr>
<tr>
<td>50.785</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_29_s/SUM</td>
</tr>
<tr>
<td>51.129</td>
<td>0.344</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_29_s0/I1</td>
</tr>
<tr>
<td>51.461</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C90[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_29_s0/F</td>
</tr>
<tr>
<td>51.461</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C90[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.149</td>
<td>1.562</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.098</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>61</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.700, 46.046%; route: 26.304, 53.357%; tC2Q: 0.294, 0.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.307%; route: 1.562, 72.693%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-28.591</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>50.697</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>39.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>39.244</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.993</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.443</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.680</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>41.962</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>42.412</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>42.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>42.649</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.911</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>43.925</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>44.509</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>44.815</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>45.399</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.372</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.956</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C72[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.833</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_28_s/I0</td>
</tr>
<tr>
<td>48.283</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_28_s/COUT</td>
</tr>
<tr>
<td>48.283</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product284_DOUT_1_s/CIN</td>
</tr>
<tr>
<td>48.520</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product284_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>48.646</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_29_s/I0</td>
</tr>
<tr>
<td>49.230</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_29_s/SUM</td>
</tr>
<tr>
<td>49.618</td>
<td>0.388</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_29_s/I0</td>
</tr>
<tr>
<td>50.202</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_29_s/SUM</td>
</tr>
<tr>
<td>50.328</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_29_s0/I1</td>
</tr>
<tr>
<td>50.697</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_29_s0/F</td>
</tr>
<tr>
<td>50.697</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[1][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_29_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>57</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.510, 44.319%; route: 26.730, 55.075%; tC2Q: 0.294, 0.606%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.703</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>39.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>39.244</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.993</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.443</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.680</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>41.962</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>42.412</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>42.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>42.649</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.911</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.495</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>43.925</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>44.509</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>44.815</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>45.399</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.372</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.956</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C72[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product283_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>47.833</td>
<td>0.877</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_28_s/I0</td>
</tr>
<tr>
<td>48.417</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R21C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_28_s/SUM</td>
</tr>
<tr>
<td>48.697</td>
<td>0.280</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_28_s/I0</td>
</tr>
<tr>
<td>49.281</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_28_s/SUM</td>
</tr>
<tr>
<td>49.407</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_28_s0/I1</td>
</tr>
<tr>
<td>49.805</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_28_s0/F</td>
</tr>
<tr>
<td>49.805</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_28_s0/CLK</td>
</tr>
<tr>
<td>22.102</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C72[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.852, 43.768%; route: 26.496, 55.615%; tC2Q: 0.294, 0.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-27.308</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>49.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.537</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>42.870</td>
<td>1.333</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/I0</td>
</tr>
<tr>
<td>43.454</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>43.790</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_3_s/I0</td>
</tr>
<tr>
<td>44.374</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>45.138</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_2_s/I0</td>
</tr>
<tr>
<td>45.722</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>46.218</td>
<td>0.496</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product283_DOUT_1_s/I0</td>
</tr>
<tr>
<td>46.802</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C86[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product283_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.928</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_28_s/I0</td>
</tr>
<tr>
<td>47.512</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R6C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_28_s/SUM</td>
</tr>
<tr>
<td>48.147</td>
<td>0.635</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_28_s/I0</td>
</tr>
<tr>
<td>48.731</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_28_s/SUM</td>
</tr>
<tr>
<td>49.009</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_28_s0/I1</td>
</tr>
<tr>
<td>49.407</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C91[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_28_s0/F</td>
</tr>
<tr>
<td>49.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.150</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_28_s0/CLK</td>
</tr>
<tr>
<td>22.099</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>59</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 22.121, 46.823%; route: 24.829, 52.555%; tC2Q: 0.294, 0.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.301%; route: 1.563, 72.699%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.669</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.100</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>39.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>39.244</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.993</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.443</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>41.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>41.680</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>41.962</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>42.546</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>42.808</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>43.392</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>43.698</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_2_s/I0</td>
</tr>
<tr>
<td>44.282</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>44.668</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product282_DOUT_1_s/I0</td>
</tr>
<tr>
<td>45.252</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product282_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>46.213</td>
<td>0.961</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_27_s/I0</td>
</tr>
<tr>
<td>46.797</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R31C72[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_27_s/SUM</td>
</tr>
<tr>
<td>47.518</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_27_s/I0</td>
</tr>
<tr>
<td>48.102</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_27_s/SUM</td>
</tr>
<tr>
<td>48.256</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_27_s0/I1</td>
</tr>
<tr>
<td>48.669</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C72[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_27_s0/F</td>
</tr>
<tr>
<td>48.669</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C72[0][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.151</td>
<td>1.564</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_27_s0/CLK</td>
</tr>
<tr>
<td>22.100</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>53</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.180, 43.392%; route: 26.032, 55.976%; tC2Q: 0.294, 0.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.282%; route: 1.564, 72.718%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-26.120</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.215</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.338</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>38.338</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>38.533</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>39.087</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/I0</td>
</tr>
<tr>
<td>39.671</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.850</td>
<td>1.179</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.434</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>42.510</td>
<td>1.076</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_3_s/I0</td>
</tr>
<tr>
<td>43.094</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>43.480</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_2_s/I0</td>
</tr>
<tr>
<td>44.064</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>44.828</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product282_DOUT_1_s/I0</td>
</tr>
<tr>
<td>45.412</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product282_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>45.842</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_27_s/I0</td>
</tr>
<tr>
<td>46.426</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R7C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_27_s/SUM</td>
</tr>
<tr>
<td>46.991</td>
<td>0.565</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_27_s/I0</td>
</tr>
<tr>
<td>47.575</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_27_s/SUM</td>
</tr>
<tr>
<td>48.005</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C91[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_27_s0/I1</td>
</tr>
<tr>
<td>48.215</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C91[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_27_s0/F</td>
</tr>
<tr>
<td>48.215</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C91[1][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.146</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C91[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_27_s0/CLK</td>
</tr>
<tr>
<td>22.095</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C91[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.017</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>57</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 21.246, 46.135%; route: 24.512, 53.227%; tC2Q: 0.294, 0.638%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.352%; route: 1.559, 72.648%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.687</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.102</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.007</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>39.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>39.244</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>40.993</td>
<td>1.749</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>41.577</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>41.859</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_3_s/I0</td>
</tr>
<tr>
<td>42.443</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>42.597</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_2_s/I0</td>
</tr>
<tr>
<td>43.181</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.567</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product281_DOUT_1_s/I0</td>
</tr>
<tr>
<td>44.151</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product281_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.429</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C78[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_26_s/I0</td>
</tr>
<tr>
<td>45.013</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R23C78[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_26_s/SUM</td>
</tr>
<tr>
<td>45.645</td>
<td>0.632</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_26_s/I0</td>
</tr>
<tr>
<td>46.229</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_26_s/SUM</td>
</tr>
<tr>
<td>46.355</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_26_s0/I1</td>
</tr>
<tr>
<td>46.687</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_26_s0/F</td>
</tr>
<tr>
<td>46.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.153</td>
<td>1.566</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.102</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>51</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.412, 43.599%; route: 24.818, 55.741%; tC2Q: 0.294, 0.660%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.256%; route: 1.566, 72.744%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-24.468</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>46.565</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.608</td>
<td>0.450</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>36.608</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>36.803</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>37.888</td>
<td>1.085</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/I0</td>
</tr>
<tr>
<td>38.472</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>38.808</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_4_s/I0</td>
</tr>
<tr>
<td>39.392</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>40.513</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_3_s/I0</td>
</tr>
<tr>
<td>41.097</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C83[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>42.175</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_2_s/I0</td>
</tr>
<tr>
<td>42.759</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>43.037</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product281_DOUT_1_s/I0</td>
</tr>
<tr>
<td>43.621</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R14C84[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product281_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>44.355</td>
<td>0.734</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_26_s/I0</td>
</tr>
<tr>
<td>44.939</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R4C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_26_s/SUM</td>
</tr>
<tr>
<td>45.465</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_26_s/I0</td>
</tr>
<tr>
<td>46.049</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_26_s/SUM</td>
</tr>
<tr>
<td>46.355</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_26_s0/I1</td>
</tr>
<tr>
<td>46.565</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_26_s0/F</td>
</tr>
<tr>
<td>46.565</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_26_s0/CLK</td>
</tr>
<tr>
<td>22.097</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C91[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.601, 46.397%; route: 23.507, 52.941%; tC2Q: 0.294, 0.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.967</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>38.967</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>39.162</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>40.794</td>
<td>1.632</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_3_s/I0</td>
</tr>
<tr>
<td>41.378</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>41.552</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_2_s/I0</td>
</tr>
<tr>
<td>42.136</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C75[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>42.398</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product280_DOUT_1_s/I0</td>
</tr>
<tr>
<td>42.982</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product280_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>43.260</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C76[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_25_s/I0</td>
</tr>
<tr>
<td>43.844</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R22C76[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_25_s/SUM</td>
</tr>
<tr>
<td>44.172</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_25_s/I0</td>
</tr>
<tr>
<td>44.756</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_25_s/SUM</td>
</tr>
<tr>
<td>45.054</td>
<td>0.298</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C75[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_25_s0/I1</td>
</tr>
<tr>
<td>45.471</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C75[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_25_s0/F</td>
</tr>
<tr>
<td>45.471</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C75[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.148</td>
<td>1.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C75[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.097</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C75[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>50</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.831, 43.482%; route: 24.183, 55.840%; tC2Q: 0.294, 0.679%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.326%; route: 1.561, 72.674%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-23.319</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>45.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>32.860</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.860</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.055</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.266</td>
<td>1.211</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.716</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.716</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.911</td>
<td>0.195</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>36.158</td>
<td>1.247</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/I0</td>
</tr>
<tr>
<td>36.742</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C83[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>37.643</td>
<td>0.901</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_4_s/I0</td>
</tr>
<tr>
<td>38.227</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.643</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_3_s/I0</td>
</tr>
<tr>
<td>39.227</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>40.254</td>
<td>1.027</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_2_s/I0</td>
</tr>
<tr>
<td>40.838</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C83[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>41.897</td>
<td>1.059</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product280_DOUT_1_s/I0</td>
</tr>
<tr>
<td>42.481</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product280_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>42.607</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_25_s/I0</td>
</tr>
<tr>
<td>43.191</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R14C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_25_s/SUM</td>
</tr>
<tr>
<td>44.378</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_25_s/I0</td>
</tr>
<tr>
<td>44.962</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_25_s/SUM</td>
</tr>
<tr>
<td>45.088</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_25_s0/I1</td>
</tr>
<tr>
<td>45.420</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C91[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_25_s0/F</td>
</tr>
<tr>
<td>45.420</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C91[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.152</td>
<td>1.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_25_s0/CLK</td>
</tr>
<tr>
<td>22.101</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C91[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>53</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 20.078, 46.416%; route: 22.885, 52.905%; tC2Q: 0.294, 0.680%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.275%; route: 1.565, 72.725%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.644</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>33.061</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>34.161</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>34.745</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.850</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>36.300</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>36.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R2C83[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>36.495</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R2C83[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>37.562</td>
<td>1.067</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>38.146</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C83[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>38.454</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_2_s/I0</td>
</tr>
<tr>
<td>39.038</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.121</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product279_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.705</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C83[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product279_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.688</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C84[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_24_s/I0</td>
</tr>
<tr>
<td>42.272</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C84[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_24_s/SUM</td>
</tr>
<tr>
<td>43.623</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C90[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_24_s/I0</td>
</tr>
<tr>
<td>44.207</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C90[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_24_s/SUM</td>
</tr>
<tr>
<td>44.333</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_24_s0/I1</td>
</tr>
<tr>
<td>44.750</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C90[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_24_s0/F</td>
</tr>
<tr>
<td>44.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C90[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C90[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>52</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 19.585, 45.988%; route: 22.708, 53.321%; tC2Q: 0.294, 0.690%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-22.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.166</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>37.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R21C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>37.361</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>38.517</td>
<td>1.156</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/I0</td>
</tr>
<tr>
<td>39.101</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>40.111</td>
<td>1.010</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_2_s/I0</td>
</tr>
<tr>
<td>40.695</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.977</td>
<td>0.282</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product279_DOUT_1_s/I0</td>
</tr>
<tr>
<td>41.561</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C75[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product279_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>41.715</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C77[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_24_s/I0</td>
</tr>
<tr>
<td>42.299</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C77[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_24_s/SUM</td>
</tr>
<tr>
<td>43.039</td>
<td>0.740</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_24_s/I0</td>
</tr>
<tr>
<td>43.623</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C72[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_24_s/SUM</td>
</tr>
<tr>
<td>43.749</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_24_s0/I1</td>
</tr>
<tr>
<td>44.118</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_24_s0/F</td>
</tr>
<tr>
<td>44.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_24_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>48</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.138, 43.232%; route: 23.523, 56.067%; tC2Q: 0.294, 0.701%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-21.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>43.226</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.108</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.131</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>34.131</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>34.326</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>34.756</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/I0</td>
</tr>
<tr>
<td>35.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>35.746</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>36.330</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>36.716</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>37.300</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C75[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>38.405</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>38.989</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>40.036</td>
<td>1.047</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>40.620</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C73[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product278_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>40.794</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C75[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_23_s/I0</td>
</tr>
<tr>
<td>41.378</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C75[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_23_s/SUM</td>
</tr>
<tr>
<td>41.982</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_23_s/I0</td>
</tr>
<tr>
<td>42.566</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_23_s/SUM</td>
</tr>
<tr>
<td>43.016</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_23_s0/I1</td>
</tr>
<tr>
<td>43.226</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_23_s0/F</td>
</tr>
<tr>
<td>43.226</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C74[2][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.159</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.108</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>46</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 17.334, 42.213%; route: 23.435, 57.071%; tC2Q: 0.294, 0.716%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.181%; route: 1.572, 72.819%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-20.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>42.304</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.099</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.820</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>32.820</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>33.061</td>
<td>0.241</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>34.161</td>
<td>1.100</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C84[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_4_s/I0</td>
</tr>
<tr>
<td>34.745</td>
<td>0.584</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C84[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.850</td>
<td>1.105</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C83[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_3_s/I0</td>
</tr>
<tr>
<td>36.434</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C83[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>37.431</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_2_s/I0</td>
</tr>
<tr>
<td>38.015</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C83[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>38.323</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product278_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.907</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C82[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product278_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>39.838</td>
<td>0.931</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C83[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_23_s/I0</td>
</tr>
<tr>
<td>40.422</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R3C83[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_23_s/SUM</td>
</tr>
<tr>
<td>41.073</td>
<td>0.651</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C89[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_23_s/I0</td>
</tr>
<tr>
<td>41.657</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C89[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_23_s/SUM</td>
</tr>
<tr>
<td>41.935</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_23_s0/I1</td>
</tr>
<tr>
<td>42.304</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_23_s0/F</td>
</tr>
<tr>
<td>42.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.150</td>
<td>1.563</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_23_s0/CLK</td>
</tr>
<tr>
<td>22.099</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C91[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>50</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.892, 47.064%; route: 20.955, 52.203%; tC2Q: 0.294, 0.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.301%; route: 1.563, 72.699%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-19.812</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.913</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.101</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.206</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>31.206</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R24C74[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>31.401</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C74[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>31.835</td>
<td>0.434</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/I0</td>
</tr>
<tr>
<td>32.285</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>32.285</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>32.480</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>32.758</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>33.208</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>33.208</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>33.403</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>33.681</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>34.265</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>34.651</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>35.235</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>35.641</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_3_s/I0</td>
</tr>
<tr>
<td>36.225</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>36.611</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_2_s/I0</td>
</tr>
<tr>
<td>37.195</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C75[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>38.270</td>
<td>1.075</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product277_DOUT_1_s/I0</td>
</tr>
<tr>
<td>38.854</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C72[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product277_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>39.806</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R20C73[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_22_s/I0</td>
</tr>
<tr>
<td>40.390</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R20C73[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_22_s/SUM</td>
</tr>
<tr>
<td>40.806</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_22_s/I0</td>
</tr>
<tr>
<td>41.390</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_22_s/SUM</td>
</tr>
<tr>
<td>41.544</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_22_s0/I1</td>
</tr>
<tr>
<td>41.913</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C71[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_22_s0/F</td>
</tr>
<tr>
<td>41.913</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[1][B]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.152</td>
<td>1.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C71[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.101</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C71[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>44</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.848, 42.385%; route: 22.608, 56.875%; tC2Q: 0.294, 0.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.275%; route: 1.565, 72.725%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.978</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>41.095</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.117</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.385</td>
<td>1.928</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C72[3][B]</td>
<td>sampe_switch/filter_choose_2_s1/I1</td>
</tr>
<tr>
<td>4.802</td>
<td>0.417</td>
<td>tINS</td>
<td>FR</td>
<td>117</td>
<td>R8C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_choose_2_s1/F</td>
</tr>
<tr>
<td>5.093</td>
<td>0.291</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C73[1][A]</td>
<td>sampe_switch/n1617_s11681/I0</td>
</tr>
<tr>
<td>5.303</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R9C73[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11681/F</td>
</tr>
<tr>
<td>6.643</td>
<td>1.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_0_s144/I3</td>
</tr>
<tr>
<td>7.056</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_0_s144/F</td>
</tr>
<tr>
<td>7.805</td>
<td>0.749</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s17/I0</td>
</tr>
<tr>
<td>8.015</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s17/F</td>
</tr>
<tr>
<td>8.017</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s15/I2</td>
</tr>
<tr>
<td>8.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s15/F</td>
</tr>
<tr>
<td>8.812</td>
<td>0.374</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s7/I0</td>
</tr>
<tr>
<td>9.233</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s7/F</td>
</tr>
<tr>
<td>9.235</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s2/I3</td>
</tr>
<tr>
<td>9.633</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s2/F</td>
</tr>
<tr>
<td>9.635</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C86[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_0_s0/I2</td>
</tr>
<tr>
<td>9.967</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R17C86[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_0_s0/F</td>
</tr>
<tr>
<td>10.292</td>
<td>0.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td>sampe_switch/filter_1/compute_inst/product_31_s613/I3</td>
</tr>
<tr>
<td>10.690</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C84[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_31_s613/F</td>
</tr>
<tr>
<td>11.120</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/I0</td>
</tr>
<tr>
<td>11.570</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C86[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>11.570</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>11.610</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>11.610</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>11.805</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product257_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>12.067</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/I0</td>
</tr>
<tr>
<td>12.517</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>12.517</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C86[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>12.712</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C86[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product258_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>13.294</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/I0</td>
</tr>
<tr>
<td>13.744</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>13.744</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R13C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>13.939</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product259_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>14.477</td>
<td>0.538</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R16C86[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/I0</td>
</tr>
<tr>
<td>15.061</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C86[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product260_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>16.253</td>
<td>1.192</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/I0</td>
</tr>
<tr>
<td>16.837</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product261_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>17.267</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/I0</td>
</tr>
<tr>
<td>17.717</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C87[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_1_s/COUT</td>
</tr>
<tr>
<td>17.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R4C87[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/CIN</td>
</tr>
<tr>
<td>17.757</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C87[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>17.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>17.797</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>17.797</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>17.837</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>17.837</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R4C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.074</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product262_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.504</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R6C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.954</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.954</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R6C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>19.191</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product263_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.621</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C87[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/I0</td>
</tr>
<tr>
<td>20.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C87[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>20.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R7C87[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>20.308</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C87[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>20.614</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>21.198</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>21.628</td>
<td>0.430</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>22.078</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C88[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>22.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C88[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>22.118</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C88[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>22.118</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>22.158</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>22.158</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>22.353</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product266_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.064</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.514</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>23.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>23.709</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product267_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>23.987</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/I0</td>
</tr>
<tr>
<td>24.437</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>24.437</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>24.632</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R12C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product268_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>25.323</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C88[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/I0</td>
</tr>
<tr>
<td>25.773</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C88[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>25.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C89[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>25.968</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C89[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>27.145</td>
<td>1.177</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C84[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>27.595</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C84[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>27.595</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C85[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>27.635</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C85[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_6_s/COUT</td>
</tr>
<tr>
<td>27.635</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C85[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/CIN</td>
</tr>
<tr>
<td>27.872</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C85[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product270_DOUT_7_s/SUM</td>
</tr>
<tr>
<td>28.763</td>
<td>0.891</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R8C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/I0</td>
</tr>
<tr>
<td>29.347</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product271_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>29.625</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R9C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/I0</td>
</tr>
<tr>
<td>30.075</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.075</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R9C86[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.270</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C86[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product272_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.981</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C85[2][B]</td>
<td>sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.565</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C85[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product273_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>32.370</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C85[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.954</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C85[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product274_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>34.075</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C84[1][B]</td>
<td>sampe_switch/filter_1/compute_inst/product275_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.659</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C84[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product275_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.742</td>
<td>1.083</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C83[1][A]</td>
<td>sampe_switch/filter_1/compute_inst/product276_DOUT_2_s/I0</td>
</tr>
<tr>
<td>36.326</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C83[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product276_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>37.323</td>
<td>0.997</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R12C83[0][B]</td>
<td>sampe_switch/filter_1/compute_inst/product277_DOUT_1_s/I0</td>
</tr>
<tr>
<td>37.907</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R12C83[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product277_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>38.215</td>
<td>0.308</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R13C82[0][A]</td>
<td>sampe_switch/filter_1/compute_inst/product_22_s/I0</td>
</tr>
<tr>
<td>38.799</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R13C82[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/product_22_s/SUM</td>
</tr>
<tr>
<td>40.125</td>
<td>1.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R2C89[2][A]</td>
<td>sampe_switch/filter_1/compute_inst/add_temp_22_s/I0</td>
</tr>
<tr>
<td>40.709</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R2C89[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/add_temp_22_s/SUM</td>
</tr>
<tr>
<td>40.863</td>
<td>0.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C89[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_in_22_s0/I1</td>
</tr>
<tr>
<td>41.095</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C89[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/compute_inst/acc_in_22_s0/F</td>
</tr>
<tr>
<td>41.095</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C89[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_1/compute_inst/acc_out_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C89[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_22_s0/CLK</td>
</tr>
<tr>
<td>22.117</td>
<td>-0.046</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C89[3][A]</td>
<td>sampe_switch/filter_1/compute_inst/acc_out_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>48</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 18.064, 46.399%; route: 20.574, 52.846%; tC2Q: 0.294, 0.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-18.616</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>40.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.106</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_120_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>2.163</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[2][B]</td>
<td>uart_1/my_uart_data_120_s0/CLK</td>
</tr>
<tr>
<td>2.457</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>246</td>
<td>R22C49[2][B]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_120_s0/Q</td>
</tr>
<tr>
<td>4.274</td>
<td>1.817</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C73[3][A]</td>
<td>sampe_switch/n1617_s11665/I1</td>
</tr>
<tr>
<td>4.672</td>
<td>0.398</td>
<td>tINS</td>
<td>FR</td>
<td>21</td>
<td>R16C73[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n1617_s11665/F</td>
</tr>
<tr>
<td>5.775</td>
<td>1.103</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s155/I3</td>
</tr>
<tr>
<td>6.144</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R9C77[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s155/F</td>
</tr>
<tr>
<td>6.835</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s147/I3</td>
</tr>
<tr>
<td>7.248</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s147/F</td>
</tr>
<tr>
<td>7.250</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td>sampe_switch/filter_0/coeffs_inst/coeff_1_s178/I2</td>
</tr>
<tr>
<td>7.619</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C76[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/coeffs_inst/coeff_1_s178/F</td>
</tr>
<tr>
<td>8.691</td>
<td>1.072</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/I3</td>
</tr>
<tr>
<td>8.901</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s9/F</td>
</tr>
<tr>
<td>8.901</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/I1</td>
</tr>
<tr>
<td>9.010</td>
<td>0.109</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s3/O</td>
</tr>
<tr>
<td>9.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/I1</td>
</tr>
<tr>
<td>9.079</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C79[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s0/O</td>
</tr>
<tr>
<td>9.079</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/I0</td>
</tr>
<tr>
<td>9.148</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R9C79[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_1/coeffs_inst/coeff_Z_1_s/O</td>
</tr>
<tr>
<td>12.338</td>
<td>3.190</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td>sampe_switch/filter_0/compute_inst/product_31_s762/I3</td>
</tr>
<tr>
<td>12.550</td>
<td>0.212</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_31_s762/F</td>
</tr>
<tr>
<td>13.721</td>
<td>1.171</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C78[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/I1</td>
</tr>
<tr>
<td>14.177</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C78[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product257_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.002</td>
<td>0.825</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/I0</td>
</tr>
<tr>
<td>15.452</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>15.452</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>15.647</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product258_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>15.925</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/I0</td>
</tr>
<tr>
<td>16.375</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>16.375</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>16.570</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product259_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>16.848</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/I0</td>
</tr>
<tr>
<td>17.432</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product260_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>18.295</td>
<td>0.863</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C76[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/I0</td>
</tr>
<tr>
<td>18.745</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C76[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>18.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C76[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>18.982</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C76[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product261_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>19.288</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/I0</td>
</tr>
<tr>
<td>19.872</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product262_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>20.520</td>
<td>0.648</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/I0</td>
</tr>
<tr>
<td>20.970</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C78[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>20.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C78[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>21.010</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C78[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>21.010</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C78[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>21.050</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C78[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>21.050</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C79[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>21.245</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R32C79[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product263_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>22.608</td>
<td>1.363</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R29C72[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/I0</td>
</tr>
<tr>
<td>23.192</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R29C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product264_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>24.320</td>
<td>1.128</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C77[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/I0</td>
</tr>
<tr>
<td>24.904</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C77[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product265_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>25.986</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R30C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/I0</td>
</tr>
<tr>
<td>26.436</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>26.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R30C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>26.631</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R30C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product266_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>27.037</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/I0</td>
</tr>
<tr>
<td>27.487</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C73[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>27.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R31C73[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>27.527</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R31C73[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>27.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>27.764</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R31C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product267_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>28.170</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C74[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/I0</td>
</tr>
<tr>
<td>28.620</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C74[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>28.620</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R32C74[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>28.857</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R32C74[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product268_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>29.621</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C75[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/I0</td>
</tr>
<tr>
<td>30.071</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C75[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_4_s/COUT</td>
</tr>
<tr>
<td>30.071</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C75[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/CIN</td>
</tr>
<tr>
<td>30.111</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C75[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_5_s/COUT</td>
</tr>
<tr>
<td>30.111</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C76[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/CIN</td>
</tr>
<tr>
<td>30.306</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C76[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product269_DOUT_6_s/SUM</td>
</tr>
<tr>
<td>30.756</td>
<td>0.450</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R24C73[2][B]</td>
<td>sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/I0</td>
</tr>
<tr>
<td>31.340</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C73[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product270_DOUT_5_s/SUM</td>
</tr>
<tr>
<td>31.726</td>
<td>0.386</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product271_DOUT_4_s/I0</td>
</tr>
<tr>
<td>32.310</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product271_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>32.572</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R27C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_3_s/I0</td>
</tr>
<tr>
<td>33.022</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_3_s/COUT</td>
</tr>
<tr>
<td>33.022</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R27C72[2][A]</td>
<td>sampe_switch/filter_0/compute_inst/product272_DOUT_4_s/CIN</td>
</tr>
<tr>
<td>33.217</td>
<td>0.195</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C72[2][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product272_DOUT_4_s/SUM</td>
</tr>
<tr>
<td>33.479</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R26C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product273_DOUT_3_s/I0</td>
</tr>
<tr>
<td>34.063</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R26C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product273_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>34.341</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R23C72[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_2_s/I0</td>
</tr>
<tr>
<td>34.791</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C72[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_2_s/COUT</td>
</tr>
<tr>
<td>34.791</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R23C72[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/product274_DOUT_3_s/CIN</td>
</tr>
<tr>
<td>35.028</td>
<td>0.237</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C72[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product274_DOUT_3_s/SUM</td>
</tr>
<tr>
<td>35.354</td>
<td>0.326</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C74[1][A]</td>
<td>sampe_switch/filter_0/compute_inst/product275_DOUT_2_s/I0</td>
</tr>
<tr>
<td>35.938</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C74[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product275_DOUT_2_s/SUM</td>
</tr>
<tr>
<td>36.216</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R21C75[0][B]</td>
<td>sampe_switch/filter_0/compute_inst/product276_DOUT_1_s/I0</td>
</tr>
<tr>
<td>36.800</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C75[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product276_DOUT_1_s/SUM</td>
</tr>
<tr>
<td>37.860</td>
<td>1.060</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C72[0][A]</td>
<td>sampe_switch/filter_0/compute_inst/product_21_s/I0</td>
</tr>
<tr>
<td>38.444</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R32C72[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/product_21_s/SUM</td>
</tr>
<tr>
<td>39.443</td>
<td>0.999</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R22C71[1][B]</td>
<td>sampe_switch/filter_0/compute_inst/add_temp_21_s/I0</td>
</tr>
<tr>
<td>40.027</td>
<td>0.584</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R22C71[1][B]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/add_temp_21_s/SUM</td>
</tr>
<tr>
<td>40.305</td>
<td>0.278</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_in_21_s0/I1</td>
</tr>
<tr>
<td>40.722</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td style=" background: #97FFFF;">sampe_switch/filter_0/compute_inst/acc_in_21_s0/F</td>
</tr>
<tr>
<td>40.722</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td style=" font-weight:bold;">sampe_switch/filter_0/compute_inst/acc_out_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.157</td>
<td>1.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_21_s0/CLK</td>
</tr>
<tr>
<td>22.106</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C72[3][A]</td>
<td>sampe_switch/filter_0/compute_inst/acc_out_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>42</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.587, 27.137%; route: 1.576, 72.863%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 16.293, 42.255%; route: 21.972, 56.983%; tC2Q: 0.294, 0.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.206%; route: 1.571, 72.794%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1220.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>sampe_switch/n388_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>factor_clk_Z:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>factor_clk_Z</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>130</td>
<td>R36C79[1][A]</td>
<td>sampe_switch/factor_clk_s1/Q</td>
</tr>
<tr>
<td>1220.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/n388_s2/I0</td>
</tr>
<tr>
<td>1220.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n388_s2/F</td>
</tr>
<tr>
<td>1220.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/factor_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.487</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>sampe_switch/factor_clk_s1/CLK</td>
</tr>
<tr>
<td>1222.522</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_clk_s1</td>
</tr>
<tr>
<td>1222.547</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C79[1][A]</td>
<td>sampe_switch/factor_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.487</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.785, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_DACLRC:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_DACLRC</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>IOT21[B]</td>
<td>I2S_DACLRC_ibuf/O</td>
</tr>
<tr>
<td>0.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td style=" font-weight:bold;">i2s_tx/daclrc_r0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.305</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0/CLK</td>
</tr>
<tr>
<td>1.340</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
<tr>
<td>1.353</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOT21[B]</td>
<td>i2s_tx/daclrc_r0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.725</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.501%; route: 0.725, 55.499%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.414</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>101.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/CLK</td>
</tr>
<tr>
<td>101.426</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R36C76[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_11_s1/Q</td>
</tr>
<tr>
<td>101.722</td>
<td>0.296</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1919_s1/I2</td>
</tr>
<tr>
<td>101.970</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1919_s1/F</td>
</tr>
<tr>
<td>101.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.324</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.384</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.042</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 36.047%; route: 0.296, 43.023%; tC2Q: 0.144, 20.930%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 50.002%; route: 1.162, 49.998%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.016</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.449</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.465</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_121_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C48[3][A]</td>
<td>uart_1/my_uart_data_121_s0/CLK</td>
</tr>
<tr>
<td>1221.423</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>93</td>
<td>R16C48[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_121_s0/Q</td>
</tr>
<tr>
<td>1222.094</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[2][B]</td>
<td>sampe_switch/n93_s7/I1</td>
</tr>
<tr>
<td>1222.240</td>
<td>0.146</td>
<td>tINS</td>
<td>RR</td>
<td>23</td>
<td>R16C72[2][B]</td>
<td style=" background: #97FFFF;">sampe_switch/n93_s7/F</td>
</tr>
<tr>
<td>1222.449</td>
<td>0.209</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td style=" font-weight:bold;">sampe_switch/factor_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.483</td>
<td>0.781</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>sampe_switch/factor_3_s0/CLK</td>
</tr>
<tr>
<td>1222.518</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_3_s0</td>
</tr>
<tr>
<td>1222.465</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C73[1][B]</td>
<td>sampe_switch/factor_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.146, 12.479%; route: 0.880, 75.214%; tC2Q: 0.144, 12.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.781, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_122_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>uart_1/my_uart_data_122_s0/CLK</td>
</tr>
<tr>
<td>1221.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>105</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_122_s0/Q</td>
</tr>
<tr>
<td>1222.310</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[0][B]</td>
<td>sampe_switch/n91_s7/I0</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C72[0][B]</td>
<td style=" background: #97FFFF;">sampe_switch/n91_s7/F</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C72[0][B]</td>
<td style=" font-weight:bold;">sampe_switch/factor_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.481</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[0][B]</td>
<td>sampe_switch/factor_5_s0/CLK</td>
</tr>
<tr>
<td>1222.516</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_5_s0</td>
</tr>
<tr>
<td>1222.541</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C72[0][B]</td>
<td>sampe_switch/factor_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 19.777%; route: 0.862, 68.740%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_122_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>uart_1/my_uart_data_122_s0/CLK</td>
</tr>
<tr>
<td>1221.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>105</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_122_s0/Q</td>
</tr>
<tr>
<td>1222.310</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[0][A]</td>
<td>sampe_switch/n90_s7/I2</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C72[0][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n90_s7/F</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C72[0][A]</td>
<td style=" font-weight:bold;">sampe_switch/factor_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.481</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[0][A]</td>
<td>sampe_switch/factor_6_s0/CLK</td>
</tr>
<tr>
<td>1222.516</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_6_s0</td>
</tr>
<tr>
<td>1222.541</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C72[0][A]</td>
<td>sampe_switch/factor_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 19.777%; route: 0.862, 68.740%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_122_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>uart_1/my_uart_data_122_s0/CLK</td>
</tr>
<tr>
<td>1221.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>105</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_122_s0/Q</td>
</tr>
<tr>
<td>1222.310</td>
<td>0.862</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[1][A]</td>
<td>sampe_switch/n89_s7/I2</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.248</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C72[1][A]</td>
<td style=" background: #97FFFF;">sampe_switch/n89_s7/F</td>
</tr>
<tr>
<td>1222.558</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C72[1][A]</td>
<td style=" font-weight:bold;">sampe_switch/factor_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.481</td>
<td>0.778</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C72[1][A]</td>
<td>sampe_switch/factor_7_s0/CLK</td>
</tr>
<tr>
<td>1222.516</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_7_s0</td>
</tr>
<tr>
<td>1222.541</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C72[1][A]</td>
<td>sampe_switch/factor_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.248, 19.777%; route: 0.862, 68.740%; tC2Q: 0.144, 11.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.778, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_122_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>uart_1/my_uart_data_122_s0/CLK</td>
</tr>
<tr>
<td>1221.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>105</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_122_s0/Q</td>
</tr>
<tr>
<td>1222.416</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][B]</td>
<td>sampe_switch/n96_s8/I2</td>
</tr>
<tr>
<td>1222.564</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/n96_s8/F</td>
</tr>
<tr>
<td>1222.645</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[2][A]</td>
<td style=" font-weight:bold;">sampe_switch/factor_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.479</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[2][A]</td>
<td>sampe_switch/factor_0_s0/CLK</td>
</tr>
<tr>
<td>1222.514</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_0_s0</td>
</tr>
<tr>
<td>1222.461</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[2][A]</td>
<td>sampe_switch/factor_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 11.037%; route: 1.049, 78.225%; tC2Q: 0.144, 10.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1222.645</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1222.461</td>
</tr>
<tr>
<td class="label">From</td>
<td>uart_1/my_uart_data_122_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>sampe_switch/factor_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1220.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1221.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[3][A]</td>
<td>uart_1/my_uart_data_122_s0/CLK</td>
</tr>
<tr>
<td>1221.448</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>105</td>
<td>R22C49[3][A]</td>
<td style=" font-weight:bold;">uart_1/my_uart_data_122_s0/Q</td>
</tr>
<tr>
<td>1222.416</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[3][B]</td>
<td>sampe_switch/n96_s8/I2</td>
</tr>
<tr>
<td>1222.564</td>
<td>0.148</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R15C72[3][B]</td>
<td style=" background: #97FFFF;">sampe_switch/n96_s8/F</td>
</tr>
<tr>
<td>1222.645</td>
<td>0.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][A]</td>
<td style=" font-weight:bold;">sampe_switch/factor_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1.default_gen_clk</td>
</tr>
<tr>
<td>1221.702</td>
<td>1.702</td>
<td>tCL</td>
<td>RR</td>
<td>36</td>
<td>PLL_B</td>
<td>Gowin_PLL/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>1222.479</td>
<td>0.777</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C72[0][A]</td>
<td>sampe_switch/factor_8_s0/CLK</td>
</tr>
<tr>
<td>1222.514</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sampe_switch/factor_8_s0</td>
</tr>
<tr>
<td>1222.461</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C72[0][A]</td>
<td>sampe_switch/factor_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.175</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 11.037%; route: 1.049, 78.225%; tC2Q: 0.144, 10.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.777, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.531</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C90[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0/CLK</td>
</tr>
<tr>
<td>21.317</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
<tr>
<td>21.330</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C90[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_34_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.282</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.531, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>21.477</td>
<td>1.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C83[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C83[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>21.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>21.260</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C83[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.278</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.477, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.468%; route: 0.697, 54.532%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.561</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.330</td>
</tr>
<tr>
<td class="label">From</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.450</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C27[3][A]</td>
<td style=" font-weight:bold;">reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.561</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.330</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.111, 43.529%; tC2Q: 0.144, 56.471%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_2_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C5[2][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.492</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0/CLK</td>
</tr>
<tr>
<td>21.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0</td>
</tr>
<tr>
<td>21.260</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.260</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_3_s0/CLK</td>
</tr>
<tr>
<td>21.414</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R14C5[1][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_3_s0/Q</td>
</tr>
<tr>
<td>21.492</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.278</td>
<td>0.697</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0/CLK</td>
</tr>
<tr>
<td>21.313</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0</td>
</tr>
<tr>
<td>21.260</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C5[0][A]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.459%; route: 0.697, 54.541%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.256</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.266</td>
<td>0.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_6_s0/CLK</td>
</tr>
<tr>
<td>21.410</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R13C5[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/rd_pntr_gray_reg_6_s0/Q</td>
</tr>
<tr>
<td>21.488</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.274</td>
<td>0.693</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0/CLK</td>
</tr>
<tr>
<td>21.309</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0</td>
</tr>
<tr>
<td>21.256</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C5[2][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wrside_rd_pntr_gray_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.890%; route: 0.685, 54.110%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.601%; route: 0.693, 54.399%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.262</td>
<td>0.681</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/CLK</td>
</tr>
<tr>
<td>1.406</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C3[0][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/Q</td>
</tr>
<tr>
<td>1.484</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td style=" font-weight:bold;">i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>1.270</td>
<td>0.689</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C3[2][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/CLK</td>
</tr>
<tr>
<td>1.305</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
<tr>
<td>1.252</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C3[2][B]</td>
<td>i2s_tx/dac_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 46.035%; route: 0.681, 53.965%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.745%; route: 0.689, 54.255%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.286</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.296</td>
<td>0.715</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/CLK</td>
</tr>
<tr>
<td>21.440</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_2_s0/Q</td>
</tr>
<tr>
<td>21.518</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.304</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0/CLK</td>
</tr>
<tr>
<td>21.339</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
<tr>
<td>21.286</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.819%; route: 0.715, 55.181%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.544%; route: 0.723, 55.456%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.520</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.288</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>21.298</td>
<td>0.717</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_6_s0/CLK</td>
</tr>
<tr>
<td>21.442</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/async_fifo_ctrl_inst/wr_pntr_gray_reg_6_s0/Q</td>
</tr>
<tr>
<td>21.520</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" font-weight:bold;">i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.306</td>
<td>0.725</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0/CLK</td>
</tr>
<tr>
<td>21.341</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0</td>
</tr>
<tr>
<td>21.288</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[2][B]</td>
<td>i2s_rx/adc_fifo/async_fifo_ctrl_inst/rdside_wr_pntr_gray_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.758%; route: 0.717, 55.242%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.078, 35.135%; tC2Q: 0.144, 64.865%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 44.484%; route: 0.725, 55.516%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.240</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.574</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.334</td>
</tr>
<tr>
<td class="label">From</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>1.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[3][A]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/CLK</td>
</tr>
<tr>
<td>1.450</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R24C27[3][A]</td>
<td style=" font-weight:bold;">reverb_1/delay_reverb/delay_0/fifo_inst/Equal.wbin_5_s0/Q</td>
</tr>
<tr>
<td>1.574</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td style=" font-weight:bold;">reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/ADA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.334</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[8]</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.306, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 46.269%; tC2Q: 0.144, 53.731%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>chorus_in_0_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>chorus_0/delay_chorus/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.297</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>chorus_in_0_9_s0/CLK</td>
</tr>
<tr>
<td>1.441</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C40[2][A]</td>
<td style=" font-weight:bold;">chorus_in_0_9_s0/Q</td>
</tr>
<tr>
<td>1.619</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td style=" font-weight:bold;">chorus_0/delay_chorus/mem_mem_0_2_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>chorus_0/delay_chorus/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>chorus_0/delay_chorus/mem_mem_0_2_s</td>
</tr>
<tr>
<td>1.369</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[12]</td>
<td>chorus_0/delay_chorus/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 44.801%; route: 0.716, 55.199%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.178, 55.280%; tC2Q: 0.144, 44.721%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_data_in_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][B]</td>
<td>sample_data_in_1_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C18[0][B]</td>
<td style=" font-weight:bold;">sample_data_in_1_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.369</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_data_in_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.285</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>sample_data_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.429</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">sample_data_in_0_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.332</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
<tr>
<td>1.369</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.211%; route: 0.704, 54.789%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.191, 57.015%; tC2Q: 0.144, 42.985%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.297, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_data_in_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][B]</td>
<td>sample_data_in_6_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[0][B]</td>
<td style=" font-weight:bold;">sample_data_in_6_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.328</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>1.365</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 58.261%; tC2Q: 0.144, 41.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.365</td>
</tr>
<tr>
<td class="label">From</td>
<td>sample_data_in_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>dacfifo_write_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.281</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>sample_data_in_4_s0/CLK</td>
</tr>
<tr>
<td>1.425</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">sample_data_in_4_s0/Q</td>
</tr>
<tr>
<td>1.626</td>
<td>0.201</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1103</td>
<td>R9C6[3][A]</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>1.293</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.328</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
<tr>
<td>1.365</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.581, 45.352%; route: 0.700, 54.648%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.201, 58.261%; tC2Q: 0.144, 41.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.293, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.626</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I2S_BCLK:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.311</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>6.467</td>
<td>0.156</td>
<td>tC2Q</td>
<td>FF</td>
<td>8</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_2_s1/Q</td>
</tr>
<tr>
<td>6.473</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>i2s_tx/n73_s2/I0</td>
</tr>
<tr>
<td>6.626</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" background: #97FFFF;">i2s_tx/n73_s2/F</td>
</tr>
<tr>
<td>6.626</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td style=" font-weight:bold;">i2s_tx/bit_cnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I2S_BCLK</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/I</td>
</tr>
<tr>
<td>5.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>206</td>
<td>IOT3[B]</td>
<td>I2S_BCLK_ibuf/O</td>
</tr>
<tr>
<td>6.311</td>
<td>0.728</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>6.353</td>
<td>0.042</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C2[0][A]</td>
<td>i2s_tx/bit_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 44.455%; route: 0.728, 55.545%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 48.571%; route: 0.006, 1.905%; tC2Q: 0.156, 49.524%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.583, 44.455%; route: 0.728, 55.545%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.162</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.162</td>
<td>0.674</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C87[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.121</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C87[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>21.843</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C87[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.674, 65.564%; tC2Q: 0.354, 34.436%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.667%; route: 1.535, 72.333%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.681</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.846</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.124</td>
<td>1.538</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1/CLK</td>
</tr>
<tr>
<td>21.846</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C87[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.628%; route: 1.538, 72.372%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.164</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C88[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.130</td>
<td>1.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C88[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>21.852</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C88[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.676, 65.614%; tC2Q: 0.354, 34.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.551%; route: 1.543, 72.449%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.689</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>21.854</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C88[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.857</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.161</td>
<td>0.673</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C89[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.135</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C89[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>21.857</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C89[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.673, 65.514%; tC2Q: 0.354, 34.486%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.492%; route: 1.548, 72.508%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.696</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.861</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.165</td>
<td>0.677</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C89[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.139</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C89[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>21.861</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C89[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.677, 65.664%; tC2Q: 0.354, 34.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.435%; route: 1.552, 72.565%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.111</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C76[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1/CLK</td>
</tr>
<tr>
<td>21.854</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C76[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 63.767%; tC2Q: 0.354, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.111</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C76[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1/CLK</td>
</tr>
<tr>
<td>21.854</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C76[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 63.767%; tC2Q: 0.354, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.854</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.591</td>
<td>0.591</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.134</td>
<td>1.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.488</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>13.111</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.587</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>22.132</td>
<td>1.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1/CLK</td>
</tr>
<tr>
<td>21.854</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C76[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.591, 27.703%; route: 1.543, 72.297%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 63.767%; tC2Q: 0.354, 36.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 27.531%; route: 1.545, 72.469%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.649</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.324</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.306</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 50.002%; route: 1.162, 49.998%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.649</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.649</td>
<td>0.204</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.324</td>
<td>1.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C82[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.306</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C82[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.204, 56.354%; tC2Q: 0.158, 43.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 50.002%; route: 1.162, 49.998%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.455</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.847</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.302</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>51.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>51.847</td>
<td>0.402</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.581</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.162</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>259</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.320</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.355</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.302</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C82[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.402, 71.786%; tC2Q: 0.158, 28.214%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.162, 50.083%; route: 1.158, 49.917%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.647</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C81[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C81[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C81[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.229%; route: 0.704, 54.771%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.416</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.647</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C81[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.284</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C81[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1/CLK</td>
</tr>
<tr>
<td>1.231</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C81[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.229%; route: 0.704, 54.771%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.647</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C80[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C80[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C80[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.370%; route: 0.700, 54.630%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.227</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.647</td>
<td>0.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C80[3][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.280</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C80[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1/CLK</td>
</tr>
<tr>
<td>1.227</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C80[3][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.202, 56.111%; tC2Q: 0.158, 43.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.370%; route: 0.700, 54.630%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[3][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.422</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C81[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C81[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C80[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C80[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C80[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C80[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.426</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.229</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.655</td>
<td>0.210</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.282</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C80[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.229</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C80[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.210, 57.065%; tC2Q: 0.158, 42.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.326%; route: 0.701, 54.674%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.233</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.660</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.286</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C85[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.233</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C85[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.215, 57.641%; tC2Q: 0.158, 42.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.185%; route: 0.705, 54.815%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.660</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C83[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.276</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C83[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C83[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.215, 57.641%; tC2Q: 0.158, 42.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.512%; route: 0.696, 54.488%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.660</td>
<td>0.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C83[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.276</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C83[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.223</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C83[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.215, 57.641%; tC2Q: 0.158, 42.359%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.512%; route: 0.696, 54.488%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.751</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C82[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 65.948%; tC2Q: 0.158, 34.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.751</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C82[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 65.948%; tC2Q: 0.158, 34.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.751</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C82[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 65.948%; tC2Q: 0.158, 34.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.751</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.226</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.583</td>
<td>0.583</td>
<td>tINS</td>
<td>FF</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.287</td>
<td>0.705</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>11.445</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>59</td>
<td>R36C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>11.751</td>
<td>0.306</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.581</td>
<td>0.581</td>
<td>tINS</td>
<td>RR</td>
<td>8683</td>
<td>IOB29[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.279</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1/CLK</td>
</tr>
<tr>
<td>1.226</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C82[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.583, 45.267%; route: 0.705, 54.733%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.306, 65.948%; tC2Q: 0.158, 34.052%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.581, 45.414%; route: 0.698, 54.586%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>echo_0/delay_echo/delay_0/fifo_inst/Equal.mem_Equal.mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>reverb_0/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chorus_0/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>chorus_0/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>chorus_0/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chorus_1/delay_chorus/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>chorus_1/delay_chorus/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>chorus_1/delay_chorus/mem_mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chorus_1/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>chorus_1/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>chorus_1/DDS_cho/DDS/DDS_LUT/sin_mem_sin_mem_0_0_s/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>chorus_1/delay_chorus/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>chorus_1/delay_chorus/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>chorus_1/delay_chorus/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.840</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.702</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>7.595</td>
<td>2.595</td>
<td>tNET</td>
<td>FF</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>dacfifo_write_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>dacfifo_write_s2/Q</td>
</tr>
<tr>
<td>11.297</td>
<td>1.297</td>
<td>tNET</td>
<td>RR</td>
<td>reverb_1/delay_reverb/delay_0/fifo_inst/Equal.mem_Equal.mem_0_1_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>8683</td>
<td>clk_d</td>
<td>-31.604</td>
<td>1.588</td>
</tr>
<tr>
<td>2156</td>
<td>phase_min_Z</td>
<td>13.615</td>
<td>2.495</td>
</tr>
<tr>
<td>1379</td>
<td>current_count_Z[0]</td>
<td>-29.620</td>
<td>4.166</td>
</tr>
<tr>
<td>1103</td>
<td>dacfifo_write_d</td>
<td>-14.525</td>
<td>3.033</td>
</tr>
<tr>
<td>952</td>
<td>cnt_band[0]</td>
<td>6.375</td>
<td>3.651</td>
</tr>
<tr>
<td>952</td>
<td>cnt_band[0]</td>
<td>4.370</td>
<td>4.384</td>
</tr>
<tr>
<td>800</td>
<td>current_count_Z[1]</td>
<td>-30.179</td>
<td>2.704</td>
</tr>
<tr>
<td>454</td>
<td>current_count_Z[5]</td>
<td>-27.854</td>
<td>3.411</td>
</tr>
<tr>
<td>422</td>
<td>cnt_band[1]</td>
<td>6.250</td>
<td>2.512</td>
</tr>
<tr>
<td>422</td>
<td>cnt_band[1]</td>
<td>5.287</td>
<td>3.495</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C85</td>
<td>87.50%</td>
</tr>
<tr>
<td>R12C86</td>
<td>86.11%</td>
</tr>
<tr>
<td>R9C87</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C84</td>
<td>84.72%</td>
</tr>
<tr>
<td>R14C85</td>
<td>84.72%</td>
</tr>
<tr>
<td>R7C86</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C84</td>
<td>83.33%</td>
</tr>
<tr>
<td>R16C80</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C82</td>
<td>83.33%</td>
</tr>
<tr>
<td>R11C80</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
