4 /*n_tbl*/
1 /*nreg*/
/*loop2 for n_tbl*/
145 /*n_entry*/
0    /*tblidx_min*/
0x31 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
145 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
29	
182
28	
116
27	
63
26	
23
24	
252
23	
237
22	
233
21	
240
21	
2
20	
30
19	
68
18	
115
17	
170
16	
235
16	
51
15	
131
14	
219
14	
58
13	
159
13	
11
12	
126
11	
246
11	
116
10	
248
10	
129
10	
15
9	
162
9	
57
8	
213
8	
117
8	
25
7	
193
7	
109
7	
29
6	
207
6	
133
6	
63
5	
251
5	
186
5	
124
5	
64
5	
7
4	
209
4	
156
4	
106
4	
58
4	
12
3	
224
3	
182
3	
142
3	
103
3	
66
3	
31
2	
253
2	
221
2	
190
2	
160
2	
131
2	
104
2	
78
2	
53
2	
29
2	
6
1	
240
1	
219
1	
199
1	
179
1	
161
1	
143
1	
126
1	
110
1	
95
1	
80
1	
65
1	
52
1	
39
1	
26
1	
14
1	
3
0	
248
0	
237
0	
227
0	
217
0	
208
0	
199
0	
191
0	
183
0	
175
0	
168
0	
160
0	
154
0	
147
0	
141
0	
135
0	
129
0	
124
0	
118
0	
113
0	
108
0	
104
0	
99
0	
95
0	
91
0	
87
0	
84
0	
80
0	
77
0	
73
0	
70
0	
67
0	
64
0	
62
0	
59
0	
56
0	
54
0	
52
0	
49
0	
47
0	
45
0	
43
0	
42
0	
40
0	
38
0	
36
0	
35
0	
33
0	
32
0	
31
0	
29
0	
28
0	
27
0	
26
0	
24
0	
23
0	
22
0	
21
0	
21
0	
20
0	
19
0	
18
0	
17
0	
16
0	
16
0	
15
0	
14
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
145 /*for n_vtbl*/
0
0 /*Min Table index in evtbl*/
2
/*vtable End*/
/*error table Start*/
145
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
0
0
0
0
0
0
-1
-1
-1
0
-1
-1
-1
-1
0
-1
0
-1
-1
-1
-1
0
-1
-1
-1
0
-2
-2
-2
-2
0
-1
-1
-2
-1
-2
-1
0
-2
-1
-1
0
-4
-4
-4
-4
0
-1
-1
-2
-4
-5
-1
-3
-5
/*end loop1*/
/*loop2 for n_tbl*/
145 /*n_entry*/
0    /*tblidx_min*/
0x30 /*sensorMode of this tbl*/
32 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
145 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
30	
231
29	
151
28	
86
27	
35
25	
252
24	
226
23	
212
22	
209
21	
218
20	
237
20	
9
19	
48
18	
96
17	
152
16	
217
16	
34
15	
115
14	
203
14	
43
13	
145
12	
254
12	
113
11	
234
11	
104
10	
237
10	
118
10	
4
9	
152
9	
48
8	
204
8	
108
8	
17
7	
185
7	
101
7	
21
6	
200
6	
127
6	
56
5	
245
5	
180
5	
118
5	
59
5	
2
4	
204
4	
152
4	
102
4	
54
4	
8
3	
220
3	
178
3	
138
3	
100
3	
63
3	
28
2	
250
2	
218
2	
187
2	
157
2	
129
2	
102
2	
76
2	
51
2	
27
2	
4
1	
238
1	
217
1	
197
1	
178
1	
159
1	
142
1	
125
1	
109
1	
93
1	
78
1	
64
1	
51
1	
38
1	
25
1	
13
1	
2
0	
247
0	
236
0	
226
0	
217
0	
207
0	
199
0	
190
0	
182
0	
174
0	
167
0	
160
0	
153
0	
147
0	
140
0	
134
0	
129
0	
123
0	
118
0	
113
0	
108
0	
103
0	
99
0	
95
0	
91
0	
87
0	
83
0	
80
0	
76
0	
73
0	
70
0	
67
0	
64
0	
61
0	
59
0	
56
0	
54
0	
51
0	
49
0	
47
0	
45
0	
43
0	
41
0	
40
0	
38
0	
36
0	
35
0	
33
0	
32
0	
30
0	
29
0	
28
0	
27
0	
25
0	
24
0	
23
0	
22
0	
21
0	
20
0	
20
0	
19
0	
18
0	
17
0	
16
0	
16
0	
15
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop2 for n_vtbl*/
145
0
0 /*etable,n_eidx,emin,escale in evtbl*/
2
/*vtable End*/
/*error table Start*/
145
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
-1
0
0
0
0
0
-1
-1
0
0
0
-1
0
-1
-1
-1
-1
-1
-1
0
-1
0
-2
-1
-1
-1
-2
-2
0
-1
-2
-1
-2
-1
-3
-2
-1
0
-4
-3
-3
-3
-4
-4
0
-1
-2
-3
-5
-1
-3
/*end loop2*/
/*loop3 for n_tbl*/
224 /*n_entry*/
0    /*tblidx_min*/
0x40 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
224 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
87	
49
83	
127
79	
244
76	
145
73	
82
70	
54
67	
60
64	
98
61	
167
59	
10
56	
137
54	
36
51	
216
49	
165
47	
138
45	
134
43	
152
41	
191
39	
250
38	
72
36	
169
35	
27
33	
158
32	
49
30	
211
29	
133
28	
68
27	
18
25	
236
24	
210
23	
197
22	
195
21	
204
20	
223
19	
253
19	
36
18	
84
17	
141
16	
207
16	
24
15	
105
14	
194
14	
34
13	
137
12	
246
12	
105
11	
226
11	
97
10	
230
10	
111
9	
254
9	
146
9	
42
8	
198
8	
103
8	
12
7	
180
7	
97
7	
17
6	
196
6	
123
6	
52
5	
241
5	
176
5	
115
5	
55
4	
255
4	
201
4	
149
4	
99
4	
51
4	
6
3	
218
3	
176
3	
136
3	
98
3	
61
3	
26
2	
248
2	
216
2	
185
2	
155
2	
127
2	
100
2	
74
2	
49
2	
25
2	
3
1	
237
1	
216
1	
196
1	
177
1	
158
1	
141
1	
124
1	
108
1	
92
1	
77
1	
63
1	
50
1	
37
1	
24
1	
12
1	
1
0	
246
0	
236
0	
226
0	
216
0	
207
0	
198
0	
190
0	
182
0	
174
0	
166
0	
159
0	
153
0	
146
0	
140
0	
134
0	
128
0	
123
0	
118
0	
113
0	
108
0	
103
0	
99
0	
95
0	
91
0	
87
0	
83
0	
79
0	
76
0	
73
0	
70
0	
67
0	
64
0	
61
0	
59
0	
56
0	
54
0	
51
0	
49
0	
47
0	
45
0	
43
0	
41
0	
39
0	
38
0	
36
0	
35
0	
33
0	
32
0	
30
0	
29
0	
28
0	
27
0	
25
0	
24
0	
23
0	
22
0	
21
0	
20
0	
19
0	
19
0	
18
0	
17
0	
16
0	
16
0	
15
0	
14
0	
14
0	
13
0	
12
0	
12
0	
11
0	
11
0	
10
0	
10
0	
9
0	
9
0	
9
0	
8
0	
8
0	
8
0	
7
0	
7
0	
7
0	
6
0	
6
0	
6
0	
5
0	
5
0	
5
0	
5
0	
4
0	
4
0	
4
0	
4
0	
4
0	
4
0	
3
0	
3
0	
3
0	
3
0	
3
0	
3
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
/*end contains*/
/*vtable Start*/
1
255 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop3 for n_vtbl*/
135
2
0 /*etable,n_eidx,emin,escale in evtbl*/
255
134	
39
222	
37
72	
36
195	
34
79	
33
234	
31
149	
30
78	
29
21	
28
233	
26
202	
25
183	
24
176	
23
180	
22
195	
21
219	
20
254	
19
42	
19
95	
18
157	
17
226	
16
48	
16
134	
15
226	
14
70	
14
176	
13
32	
13
151	
12
19	
12
149	
11
28	
11
169	
10
58	
10
208	
9
107	
9
9	
9
172	
8
83	
8
254	
7
172	
7
94	
7
19	
7
203	
6
134	
6
69	
6
5	
6
201	
5
143	
5
88	
5
35	
5
240	
4
192	
4
145	
4
101	
4
58	
4
17	
4
234	
3
196	
3
161	
3
126	
3
93	
3
62	
3
32	
3
3	
3
231	
2
205	
2
179	
2
155	
2
132	
2
109	
2
88	
2
68	
2
48	
2
29	
2
11	
2
250	
1
234	
1
218	
1
203	
1
188	
1
175	
1
161	
1
149	
1
136	
1
125	
1
114	
1
103	
1
93	
1
83	
1
74	
1
65	
1
56	
1
48	
1
40	
1
32	
1
25	
1
18	
1
12	
1
5	
1
255	
0
249	
0
244	
0
238	
0
233	
0
228	
0
224	
0
219	
0
215	
0
211	
0
207	
0
203	
0
200	
0
196	
0
193	
0
190	
0
187	
0
184	
0
181	
0
178	
0
176	
0
173	
0
171	
0
169	
0
167	
0
164	
0
162	
0
161	
0
159	
0
157	
0
155	
0
154	
0
152	
0
151
0
149	
0
148	
0
/*vtable End*/
/*error table Start*/
224
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
-1
0
0
0
0
-1
0
0
0
0
-1
0
0
0
0
-1
-1
-1
0
0
0
-1
-1
0
-1
0
-2
-1
-1
-1
-1
-2
-2
-1
-2
0
-2
-1
-3
-2
-1
0
-3
-3
-3
-3
-3
-4
-5
-1
-2
-3
-5
-1
-3
-5
-1
-4
-7
-3
-7
-3
-8
-4
-10
-6
-2
-9
-5
-1
-9
-5
-1
-11
-7
-3
-16
-12
-8
-4
-21
-17
-13
-9
-5
-1
-23
-19
-15
-11
-7
-3
-37
-33
-29
-25
-21
-17
-13
-9
-5
-1
-61
-57
-53
-49
-45
-41
-37
-33
/*end loop3*/
/*loop4 for n_tbl*/
224 /*n_entry*/
0    /*tblidx_min*/
0x41 /*sensorMode of this tbl*/
0 /*expidx0_tvscale*/
16 /*exp_tvscale*/
1 /*n_burst_tbl*/
0x02
0x02
0x00
0x00
/*loop1 for n_burst_tbl*/
224 /*n_entry_burst*/
2  /*nbyte_entry*/
0 /*burstidx_min*/
1  /*nreg_involved*/
/*loop0 for nreg_involved*/
0  /*reg# in template*/
0  /*lsb right shift*/
16  /*lsb left shift*/
16  /*nbit_mask*/
/*loop0 ends*/
/*contains for n_entry_burst*/
87	
49
83	
127
79	
244
76	
145
73	
82
70	
54
67	
60
64	
98
61	
167
59	
10
56	
137
54	
36
51	
216
49	
165
47	
138
45	
134
43	
152
41	
191
39	
250
38	
72
36	
169
35	
27
33	
158
32	
49
30	
211
29	
133
28	
68
27	
18
25	
236
24	
210
23	
197
22	
195
21	
204
20	
223
19	
253
19	
36
18	
84
17	
141
16	
207
16	
24
15	
105
14	
194
14	
34
13	
137
12	
246
12	
105
11	
226
11	
97
10	
230
10	
111
9	
254
9	
146
9	
42
8	
198
8	
103
8	
12
7	
180
7	
97
7	
17
6	
196
6	
123
6	
52
5	
241
5	
176
5	
115
5	
55
4	
255
4	
201
4	
149
4	
99
4	
51
4	
6
3	
218
3	
176
3	
136
3	
98
3	
61
3	
26
2	
248
2	
216
2	
185
2	
155
2	
127
2	
100
2	
74
2	
49
2	
25
2	
3
1	
237
1	
216
1	
196
1	
177
1	
158
1	
141
1	
124
1	
108
1	
92
1	
77
1	
63
1	
50
1	
37
1	
24
1	
12
1	
1
0	
246
0	
236
0	
226
0	
216
0	
207
0	
198
0	
190
0	
182
0	
174
0	
166
0	
159
0	
153
0	
146
0	
140
0	
134
0	
128
0	
123
0	
118
0	
113
0	
108
0	
103
0	
99
0	
95
0	
91
0	
87
0	
83
0	
79
0	
76
0	
73
0	
70
0	
67
0	
64
0	
61
0	
59
0	
56
0	
54
0	
51
0	
49
0	
47
0	
45
0	
43
0	
41
0	
39
0	
38
0	
36
0	
35
0	
33
0	
32
0	
30
0	
29
0	
28
0	
27
0	
25
0	
24
0	
23
0	
22
0	
21
0	
20
0	
19
0	
19
0	
18
0	
17
0	
16
0	
16
0	
15
0	
14
0	
14
0	
13
0	
12
0	
12
0	
11
0	
11
0	
10
0	
10
0	
9
0	
9
0	
9
0	
8
0	
8
0	
8
0	
7
0	
7
0	
7
0	
6
0	
6
0	
6
0	
5
0	
5
0	
5
0	
5
0	
4
0	
4
0	
4
0	
4
0	
4
0	
4
0	
3
0	
3
0	
3
0	
3
0	
3
0	
3
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
2
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
0	
1
/*end contains*/
/*vtable Start*/
1
2 /*vtable,n_vtbl,def_vtype(0:no used)*/
/*loop4 for n_vtbl*/
135
0
0 /*etable,n_eidx,emin,escale in evtbl*/
2
/*vtable End*/
/*error table Start*/
224
0
64
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1
-1
0
0
0
0
-1
0
0
0
0
-1
0
0
0
0
-1
-1
-1
0
0
0
-1
-1
0
-1
0
-2
-1
-1
-1
-1
-2
-2
-1
-2
0
-2
-1
-3
-2
-1
0
-3
-3
-3
-3
-3
-4
-5
-1
-2
-3
-5
-1
-3
-5
-1
-4
-7
-3
-7
-3
-8
-4
-10
-6
-2
-9
-5
-1
-9
-5
-1
-11
-7
-3
-16
-12
-8
-4
-21
-17
-13
-9
-5
-1
-23
-19
-15
-11
-7
-3
-37
-33
-29
-25
-21
-17
-13
-9
-5
-1
-61
-57
-53
-49
-45
-41
-37
-33
/*end loop4*/