Warning: No module or endmodule in your file -- make sure this is a header file
End of file /u/l/i/liyuan/private/cs552/0phase3/project-team-20/project/demo3/verilog0/decode_ctl.v. Hash = 0
