{
  "subdomain_title": "Computer Organization",
  "domain_title": "Computer Architecture and Organization",
  "category_title": "System Fundamentals",
  "curriculum_type": "software-engineering",
  "processed_at": "2025-12-29T15:02:38.718598",
  "result": {
    "subdomain_title": "Computer Organization",
    "curriculum_type": "software-engineering",
    "topic_root": "Computer Organization",
    "topic_root_citation": "https://nsec.sjtu.edu.cn/data/MK.Computer.Organization.and.Design.4th.Edition.Oct.2011.pdf",
    "detailed_hierarchy": [
      {
        "level": 1,
        "domain": "Digital Logic Fundamentals",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Boolean Algebra and Logic Gates",
            "topics": [
              {
                "level": 3,
                "topic": "Boolean Expressions and Laws"
              },
              {
                "level": 3,
                "topic": "Truth Tables and Canonical Forms"
              },
              {
                "level": 3,
                "topic": "Basic Logic Gates (AND, OR, NOT, NAND, NOR, XOR)"
              },
              {
                "level": 3,
                "topic": "Universal Gates"
              },
              {
                "level": 3,
                "topic": "Logic Minimization (Karnaugh Maps, Quine-McCluskey)"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Combinational Circuits",
            "topics": [
              {
                "level": 3,
                "topic": "Multiplexers and Demultiplexers"
              },
              {
                "level": 3,
                "topic": "Encoders and Decoders"
              },
              {
                "level": 3,
                "topic": "Adders (Half Adder, Full Adder, Ripple Carry)"
              },
              {
                "level": 3,
                "topic": "Subtractors"
              },
              {
                "level": 3,
                "topic": "Comparators"
              },
              {
                "level": 3,
                "topic": "Carry Lookahead Adder"
              },
              {
                "level": 3,
                "topic": "Arithmetic Logic Unit (ALU) Design"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Sequential Circuits",
            "topics": [
              {
                "level": 3,
                "topic": "Flip-Flops (SR, D, JK, T)"
              },
              {
                "level": 3,
                "topic": "Latches vs Flip-Flops"
              },
              {
                "level": 3,
                "topic": "Registers and Register Files"
              },
              {
                "level": 3,
                "topic": "Shift Registers"
              },
              {
                "level": 3,
                "topic": "Counters (Synchronous and Asynchronous)"
              },
              {
                "level": 3,
                "topic": "Finite State Machines (FSM)"
              },
              {
                "level": 3,
                "topic": "Moore and Mealy Machines"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Timing and Clocking",
            "topics": [
              {
                "level": 3,
                "topic": "Clock Signals and Frequency"
              },
              {
                "level": 3,
                "topic": "Setup and Hold Time"
              },
              {
                "level": 3,
                "topic": "Propagation Delay"
              },
              {
                "level": 3,
                "topic": "Clock Skew and Jitter"
              },
              {
                "level": 3,
                "topic": "Synchronous vs Asynchronous Design"
              },
              {
                "level": 3,
                "topic": "Metastability"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Data Representation",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Number Systems",
            "topics": [
              {
                "level": 3,
                "topic": "Binary Number System"
              },
              {
                "level": 3,
                "topic": "Octal Number System"
              },
              {
                "level": 3,
                "topic": "Decimal Number System"
              },
              {
                "level": 3,
                "topic": "Hexadecimal Number System"
              },
              {
                "level": 3,
                "topic": "Base Conversion Techniques"
              },
              {
                "level": 3,
                "topic": "Binary Arithmetic Operations"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Integer Representation",
            "topics": [
              {
                "level": 3,
                "topic": "Unsigned Integers"
              },
              {
                "level": 3,
                "topic": "Signed Magnitude Representation"
              },
              {
                "level": 3,
                "topic": "One's Complement Representation"
              },
              {
                "level": 3,
                "topic": "Two's Complement Representation"
              },
              {
                "level": 3,
                "topic": "Sign Extension"
              },
              {
                "level": 3,
                "topic": "Overflow Detection"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Floating-Point Representation",
            "topics": [
              {
                "level": 3,
                "topic": "IEEE 754 Standard"
              },
              {
                "level": 3,
                "topic": "Single Precision (32-bit) Format"
              },
              {
                "level": 3,
                "topic": "Double Precision (64-bit) Format"
              },
              {
                "level": 3,
                "topic": "Normalized and Denormalized Numbers"
              },
              {
                "level": 3,
                "topic": "Special Values (Infinity, NaN)"
              },
              {
                "level": 3,
                "topic": "Rounding Modes"
              },
              {
                "level": 3,
                "topic": "Floating-Point Accuracy and Precision"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Character and Text Encoding",
            "topics": [
              {
                "level": 3,
                "topic": "ASCII Code"
              },
              {
                "level": 3,
                "topic": "Extended ASCII"
              },
              {
                "level": 3,
                "topic": "Unicode (UTF-8, UTF-16, UTF-32)"
              },
              {
                "level": 3,
                "topic": "EBCDIC"
              },
              {
                "level": 3,
                "topic": "Binary Coded Decimal (BCD)"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Error Detection and Correction",
            "topics": [
              {
                "level": 3,
                "topic": "Parity Bits (Even and Odd)"
              },
              {
                "level": 3,
                "topic": "Hamming Code"
              },
              {
                "level": 3,
                "topic": "Cyclic Redundancy Check (CRC)"
              },
              {
                "level": 3,
                "topic": "Checksums"
              },
              {
                "level": 3,
                "topic": "Error Correcting Code (ECC) Memory"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Instruction Set Architecture",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Instruction Formats",
            "topics": [
              {
                "level": 3,
                "topic": "Fixed-Length vs Variable-Length Instructions"
              },
              {
                "level": 3,
                "topic": "Three-Address Instructions"
              },
              {
                "level": 3,
                "topic": "Two-Address Instructions"
              },
              {
                "level": 3,
                "topic": "One-Address (Accumulator) Instructions"
              },
              {
                "level": 3,
                "topic": "Zero-Address (Stack) Instructions"
              },
              {
                "level": 3,
                "topic": "Instruction Encoding and Decoding"
              },
              {
                "level": 3,
                "topic": "Opcode and Operand Fields"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Addressing Modes",
            "topics": [
              {
                "level": 3,
                "topic": "Immediate Addressing"
              },
              {
                "level": 3,
                "topic": "Direct (Absolute) Addressing"
              },
              {
                "level": 3,
                "topic": "Indirect Addressing"
              },
              {
                "level": 3,
                "topic": "Register Addressing"
              },
              {
                "level": 3,
                "topic": "Register Indirect Addressing"
              },
              {
                "level": 3,
                "topic": "Indexed Addressing"
              },
              {
                "level": 3,
                "topic": "Base-Register Addressing"
              },
              {
                "level": 3,
                "topic": "PC-Relative Addressing"
              },
              {
                "level": 3,
                "topic": "Auto-Increment and Auto-Decrement Addressing"
              },
              {
                "level": 3,
                "topic": "Stack Addressing"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Instruction Types",
            "topics": [
              {
                "level": 3,
                "topic": "Data Transfer Instructions (Load, Store, Move)"
              },
              {
                "level": 3,
                "topic": "Arithmetic Instructions (Add, Subtract, Multiply, Divide)"
              },
              {
                "level": 3,
                "topic": "Logical Instructions (AND, OR, NOT, XOR)"
              },
              {
                "level": 3,
                "topic": "Shift and Rotate Instructions"
              },
              {
                "level": 3,
                "topic": "Branch Instructions (Conditional and Unconditional)"
              },
              {
                "level": 3,
                "topic": "Jump Instructions"
              },
              {
                "level": 3,
                "topic": "Subroutine Call and Return Instructions"
              },
              {
                "level": 3,
                "topic": "Input/Output Instructions"
              },
              {
                "level": 3,
                "topic": "System Control Instructions"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "RISC vs CISC Architectures",
            "topics": [
              {
                "level": 3,
                "topic": "RISC Design Principles"
              },
              {
                "level": 3,
                "topic": "CISC Design Principles"
              },
              {
                "level": 3,
                "topic": "Instruction Set Complexity Trade-offs"
              },
              {
                "level": 3,
                "topic": "Load-Store Architecture"
              },
              {
                "level": 3,
                "topic": "Register Usage Patterns"
              },
              {
                "level": 3,
                "topic": "MIPS Architecture"
              },
              {
                "level": 3,
                "topic": "ARM Architecture"
              },
              {
                "level": 3,
                "topic": "x86 Architecture"
              },
              {
                "level": 3,
                "topic": "RISC-V Architecture"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Assembly Language Programming",
            "topics": [
              {
                "level": 3,
                "topic": "Assembly Language Syntax"
              },
              {
                "level": 3,
                "topic": "Assembler Directives"
              },
              {
                "level": 3,
                "topic": "Symbolic Addressing and Labels"
              },
              {
                "level": 3,
                "topic": "Macros and Procedures"
              },
              {
                "level": 3,
                "topic": "Linking and Loading"
              },
              {
                "level": 3,
                "topic": "System Calls"
              },
              {
                "level": 3,
                "topic": "Debugging Assembly Code"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "CPU Organization and Design",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "CPU Components",
            "topics": [
              {
                "level": 3,
                "topic": "Arithmetic Logic Unit (ALU)"
              },
              {
                "level": 3,
                "topic": "Control Unit (CU)"
              },
              {
                "level": 3,
                "topic": "Program Counter (PC)"
              },
              {
                "level": 3,
                "topic": "Instruction Register (IR)"
              },
              {
                "level": 3,
                "topic": "Memory Address Register (MAR)"
              },
              {
                "level": 3,
                "topic": "Memory Data Register (MDR)"
              },
              {
                "level": 3,
                "topic": "General Purpose Registers"
              },
              {
                "level": 3,
                "topic": "Status Flags Register"
              },
              {
                "level": 3,
                "topic": "Stack Pointer"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Instruction Cycle",
            "topics": [
              {
                "level": 3,
                "topic": "Fetch Phase"
              },
              {
                "level": 3,
                "topic": "Decode Phase"
              },
              {
                "level": 3,
                "topic": "Execute Phase"
              },
              {
                "level": 3,
                "topic": "Memory Access Phase"
              },
              {
                "level": 3,
                "topic": "Write-Back Phase"
              },
              {
                "level": 3,
                "topic": "Instruction Timing Diagrams"
              },
              {
                "level": 3,
                "topic": "Micro-operations in Each Phase"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Datapath Design",
            "topics": [
              {
                "level": 3,
                "topic": "Single-Cycle Datapath"
              },
              {
                "level": 3,
                "topic": "Multi-Cycle Datapath"
              },
              {
                "level": 3,
                "topic": "Register File Design"
              },
              {
                "level": 3,
                "topic": "ALU Datapath"
              },
              {
                "level": 3,
                "topic": "Memory Interface"
              },
              {
                "level": 3,
                "topic": "Datapath Control Signals"
              },
              {
                "level": 3,
                "topic": "Bus Architecture"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Control Unit Design",
            "topics": [
              {
                "level": 3,
                "topic": "Hardwired Control"
              },
              {
                "level": 3,
                "topic": "Microprogrammed Control"
              },
              {
                "level": 3,
                "topic": "Control Memory"
              },
              {
                "level": 3,
                "topic": "Microinstructions"
              },
              {
                "level": 3,
                "topic": "Horizontal vs Vertical Microprogramming"
              },
              {
                "level": 3,
                "topic": "Address Sequencing"
              },
              {
                "level": 3,
                "topic": "Control Signal Generation"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Stack Organization",
            "topics": [
              {
                "level": 3,
                "topic": "Register Stack"
              },
              {
                "level": 3,
                "topic": "Memory Stack"
              },
              {
                "level": 3,
                "topic": "Push and Pop Operations"
              },
              {
                "level": 3,
                "topic": "Stack Pointer Management"
              },
              {
                "level": 3,
                "topic": "Reverse Polish Notation Evaluation"
              },
              {
                "level": 3,
                "topic": "Subroutine Call Stack"
              },
              {
                "level": 3,
                "topic": "Stack Frame and Activation Records"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Computer Arithmetic",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Integer Addition and Subtraction",
            "topics": [
              {
                "level": 3,
                "topic": "Binary Addition"
              },
              {
                "level": 3,
                "topic": "Binary Subtraction"
              },
              {
                "level": 3,
                "topic": "Carry and Borrow Generation"
              },
              {
                "level": 3,
                "topic": "Two's Complement Addition"
              },
              {
                "level": 3,
                "topic": "Two's Complement Subtraction"
              },
              {
                "level": 3,
                "topic": "Overflow Detection in Addition/Subtraction"
              },
              {
                "level": 3,
                "topic": "Fast Adder Designs (Carry Lookahead, Carry Select)"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Integer Multiplication",
            "topics": [
              {
                "level": 3,
                "topic": "Shift-and-Add Multiplication"
              },
              {
                "level": 3,
                "topic": "Unsigned Multiplication Algorithm"
              },
              {
                "level": 3,
                "topic": "Signed Multiplication (Sign Extension)"
              },
              {
                "level": 3,
                "topic": "Booth's Multiplication Algorithm"
              },
              {
                "level": 3,
                "topic": "Modified Booth's Algorithm"
              },
              {
                "level": 3,
                "topic": "Array Multiplier"
              },
              {
                "level": 3,
                "topic": "Wallace Tree Multiplier"
              },
              {
                "level": 3,
                "topic": "Hardware Multiplier Design"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Integer Division",
            "topics": [
              {
                "level": 3,
                "topic": "Restoring Division Algorithm"
              },
              {
                "level": 3,
                "topic": "Non-Restoring Division Algorithm"
              },
              {
                "level": 3,
                "topic": "Unsigned Division"
              },
              {
                "level": 3,
                "topic": "Signed Division"
              },
              {
                "level": 3,
                "topic": "Division by Zero Handling"
              },
              {
                "level": 3,
                "topic": "Divide Overflow"
              },
              {
                "level": 3,
                "topic": "Hardware Divider Design"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Floating-Point Arithmetic",
            "topics": [
              {
                "level": 3,
                "topic": "Floating-Point Addition"
              },
              {
                "level": 3,
                "topic": "Floating-Point Subtraction"
              },
              {
                "level": 3,
                "topic": "Exponent Alignment"
              },
              {
                "level": 3,
                "topic": "Floating-Point Multiplication"
              },
              {
                "level": 3,
                "topic": "Floating-Point Division"
              },
              {
                "level": 3,
                "topic": "Normalization and Denormalization"
              },
              {
                "level": 3,
                "topic": "Rounding Techniques"
              },
              {
                "level": 3,
                "topic": "Floating-Point Exception Handling"
              },
              {
                "level": 3,
                "topic": "Guard Bits and Sticky Bits"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Decimal and BCD Arithmetic",
            "topics": [
              {
                "level": 3,
                "topic": "BCD Addition"
              },
              {
                "level": 3,
                "topic": "BCD Subtraction"
              },
              {
                "level": 3,
                "topic": "BCD to Binary Conversion"
              },
              {
                "level": 3,
                "topic": "Binary to BCD Conversion"
              },
              {
                "level": 3,
                "topic": "Packed vs Unpacked BCD"
              },
              {
                "level": 3,
                "topic": "Decimal Adjust Instructions"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Pipelining and Instruction-Level Parallelism",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Pipeline Fundamentals",
            "topics": [
              {
                "level": 3,
                "topic": "Pipeline Concept and Benefits"
              },
              {
                "level": 3,
                "topic": "Pipeline Stages"
              },
              {
                "level": 3,
                "topic": "Pipeline Throughput and Latency"
              },
              {
                "level": 3,
                "topic": "Ideal Pipeline Performance"
              },
              {
                "level": 3,
                "topic": "Pipeline Speedup Calculation"
              },
              {
                "level": 3,
                "topic": "Pipeline Efficiency"
              },
              {
                "level": 3,
                "topic": "Instruction Pipeline vs Arithmetic Pipeline"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Pipeline Hazards",
            "topics": [
              {
                "level": 3,
                "topic": "Structural Hazards"
              },
              {
                "level": 3,
                "topic": "Data Hazards (RAW, WAR, WAW)"
              },
              {
                "level": 3,
                "topic": "Control Hazards"
              },
              {
                "level": 3,
                "topic": "Pipeline Stalls and Bubbles"
              },
              {
                "level": 3,
                "topic": "Hazard Detection Unit"
              },
              {
                "level": 3,
                "topic": "Dependency Analysis"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Hazard Resolution Techniques",
            "topics": [
              {
                "level": 3,
                "topic": "Data Forwarding (Bypassing)"
              },
              {
                "level": 3,
                "topic": "Pipeline Interlocking"
              },
              {
                "level": 3,
                "topic": "Compiler-Based Scheduling"
              },
              {
                "level": 3,
                "topic": "Register Renaming"
              },
              {
                "level": 3,
                "topic": "Out-of-Order Execution"
              },
              {
                "level": 3,
                "topic": "Scoreboarding"
              },
              {
                "level": 3,
                "topic": "Tomasulo's Algorithm"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Branch Prediction",
            "topics": [
              {
                "level": 3,
                "topic": "Static Branch Prediction"
              },
              {
                "level": 3,
                "topic": "Dynamic Branch Prediction"
              },
              {
                "level": 3,
                "topic": "Branch History Table (BHT)"
              },
              {
                "level": 3,
                "topic": "Two-Level Adaptive Branch Prediction"
              },
              {
                "level": 3,
                "topic": "Branch Target Buffer (BTB)"
              },
              {
                "level": 3,
                "topic": "Return Address Stack"
              },
              {
                "level": 3,
                "topic": "Speculative Execution"
              },
              {
                "level": 3,
                "topic": "Branch Penalty Reduction"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Superscalar and VLIW Architectures",
            "topics": [
              {
                "level": 3,
                "topic": "Superscalar Processor Design"
              },
              {
                "level": 3,
                "topic": "Multiple Issue Pipelines"
              },
              {
                "level": 3,
                "topic": "Instruction Dispatch and Issue"
              },
              {
                "level": 3,
                "topic": "Very Long Instruction Word (VLIW)"
              },
              {
                "level": 3,
                "topic": "Explicitly Parallel Instruction Computing (EPIC)"
              },
              {
                "level": 3,
                "topic": "Dynamic Scheduling"
              },
              {
                "level": 3,
                "topic": "Instruction-Level Parallelism (ILP) Limits"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Memory Hierarchy",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Memory Hierarchy Concepts",
            "topics": [
              {
                "level": 3,
                "topic": "Principle of Locality (Temporal and Spatial)"
              },
              {
                "level": 3,
                "topic": "Memory Hierarchy Levels"
              },
              {
                "level": 3,
                "topic": "Memory Access Time"
              },
              {
                "level": 3,
                "topic": "Memory Cycle Time"
              },
              {
                "level": 3,
                "topic": "Bandwidth and Latency"
              },
              {
                "level": 3,
                "topic": "Cost per Bit Analysis"
              },
              {
                "level": 3,
                "topic": "Memory Hierarchy Trade-offs"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Cache Memory Organization",
            "topics": [
              {
                "level": 3,
                "topic": "Cache Hit and Miss"
              },
              {
                "level": 3,
                "topic": "Direct-Mapped Cache"
              },
              {
                "level": 3,
                "topic": "Fully Associative Cache"
              },
              {
                "level": 3,
                "topic": "Set-Associative Cache"
              },
              {
                "level": 3,
                "topic": "Cache Line and Block Size"
              },
              {
                "level": 3,
                "topic": "Tag, Index, and Offset Fields"
              },
              {
                "level": 3,
                "topic": "Cache Address Mapping"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Cache Replacement and Write Policies",
            "topics": [
              {
                "level": 3,
                "topic": "Least Recently Used (LRU)"
              },
              {
                "level": 3,
                "topic": "First-In First-Out (FIFO)"
              },
              {
                "level": 3,
                "topic": "Random Replacement"
              },
              {
                "level": 3,
                "topic": "Write-Through Policy"
              },
              {
                "level": 3,
                "topic": "Write-Back Policy"
              },
              {
                "level": 3,
                "topic": "Write-Allocate vs No-Write-Allocate"
              },
              {
                "level": 3,
                "topic": "Dirty Bits and Valid Bits"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Cache Performance",
            "topics": [
              {
                "level": 3,
                "topic": "Hit Rate and Miss Rate"
              },
              {
                "level": 3,
                "topic": "Average Memory Access Time (AMAT)"
              },
              {
                "level": 3,
                "topic": "Cache Miss Types (Compulsory, Capacity, Conflict)"
              },
              {
                "level": 3,
                "topic": "Multi-Level Cache Hierarchies"
              },
              {
                "level": 3,
                "topic": "Inclusive vs Exclusive Cache"
              },
              {
                "level": 3,
                "topic": "Cache Performance Optimization"
              },
              {
                "level": 3,
                "topic": "Split Cache (I-Cache and D-Cache)"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Main Memory Technologies",
            "topics": [
              {
                "level": 3,
                "topic": "Static RAM (SRAM)"
              },
              {
                "level": 3,
                "topic": "Dynamic RAM (DRAM)"
              },
              {
                "level": 3,
                "topic": "DRAM Refresh"
              },
              {
                "level": 3,
                "topic": "Synchronous DRAM (SDRAM)"
              },
              {
                "level": 3,
                "topic": "Double Data Rate (DDR) SDRAM"
              },
              {
                "level": 3,
                "topic": "Memory Modules (DIMM, SIMM)"
              },
              {
                "level": 3,
                "topic": "Memory Banks and Interleaving"
              },
              {
                "level": 3,
                "topic": "Memory Controller"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Read-Only Memory (ROM)",
            "topics": [
              {
                "level": 3,
                "topic": "Mask ROM"
              },
              {
                "level": 3,
                "topic": "Programmable ROM (PROM)"
              },
              {
                "level": 3,
                "topic": "Erasable PROM (EPROM)"
              },
              {
                "level": 3,
                "topic": "Electrically Erasable PROM (EEPROM)"
              },
              {
                "level": 3,
                "topic": "Flash Memory"
              },
              {
                "level": 3,
                "topic": "ROM Applications in Computer Systems"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Virtual Memory",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Virtual Memory Fundamentals",
            "topics": [
              {
                "level": 3,
                "topic": "Virtual Address Space"
              },
              {
                "level": 3,
                "topic": "Physical Address Space"
              },
              {
                "level": 3,
                "topic": "Address Translation"
              },
              {
                "level": 3,
                "topic": "Memory Management Unit (MMU)"
              },
              {
                "level": 3,
                "topic": "Virtual Memory Benefits"
              },
              {
                "level": 3,
                "topic": "Demand Paging"
              },
              {
                "level": 3,
                "topic": "Page Fault Handling"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Paging Systems",
            "topics": [
              {
                "level": 3,
                "topic": "Page and Frame Concepts"
              },
              {
                "level": 3,
                "topic": "Page Table Structure"
              },
              {
                "level": 3,
                "topic": "Page Table Entry (PTE)"
              },
              {
                "level": 3,
                "topic": "Multi-Level Page Tables"
              },
              {
                "level": 3,
                "topic": "Inverted Page Tables"
              },
              {
                "level": 3,
                "topic": "Page Size Selection"
              },
              {
                "level": 3,
                "topic": "Present Bit and Dirty Bit"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Translation Lookaside Buffer (TLB)",
            "topics": [
              {
                "level": 3,
                "topic": "TLB Structure and Operation"
              },
              {
                "level": 3,
                "topic": "TLB Hit and Miss"
              },
              {
                "level": 3,
                "topic": "TLB Reach"
              },
              {
                "level": 3,
                "topic": "TLB Replacement Policies"
              },
              {
                "level": 3,
                "topic": "TLB Flush and Context Switching"
              },
              {
                "level": 3,
                "topic": "Address Space Identifiers (ASID)"
              },
              {
                "level": 3,
                "topic": "TLB Performance Analysis"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Page Replacement Algorithms",
            "topics": [
              {
                "level": 3,
                "topic": "Optimal Page Replacement (OPT)"
              },
              {
                "level": 3,
                "topic": "First-In First-Out (FIFO)"
              },
              {
                "level": 3,
                "topic": "Least Recently Used (LRU)"
              },
              {
                "level": 3,
                "topic": "LRU Approximation Algorithms"
              },
              {
                "level": 3,
                "topic": "Clock (Second Chance) Algorithm"
              },
              {
                "level": 3,
                "topic": "Not Recently Used (NRU)"
              },
              {
                "level": 3,
                "topic": "Working Set Model"
              },
              {
                "level": 3,
                "topic": "Thrashing and Prevention"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Segmentation",
            "topics": [
              {
                "level": 3,
                "topic": "Segmentation Concepts"
              },
              {
                "level": 3,
                "topic": "Segment Table"
              },
              {
                "level": 3,
                "topic": "Segment Descriptor"
              },
              {
                "level": 3,
                "topic": "Segmentation vs Paging"
              },
              {
                "level": 3,
                "topic": "Segmentation with Paging"
              },
              {
                "level": 3,
                "topic": "Protection and Sharing in Segmentation"
              },
              {
                "level": 3,
                "topic": "External Fragmentation"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Input/Output Organization",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "I/O Interface and Addressing",
            "topics": [
              {
                "level": 3,
                "topic": "I/O Port Organization"
              },
              {
                "level": 3,
                "topic": "Memory-Mapped I/O"
              },
              {
                "level": 3,
                "topic": "Isolated (Port-Mapped) I/O"
              },
              {
                "level": 3,
                "topic": "I/O Address Decoding"
              },
              {
                "level": 3,
                "topic": "I/O Interface Chips"
              },
              {
                "level": 3,
                "topic": "Peripheral Device Controllers"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "I/O Data Transfer Methods",
            "topics": [
              {
                "level": 3,
                "topic": "Programmed I/O (Polling)"
              },
              {
                "level": 3,
                "topic": "Interrupt-Driven I/O"
              },
              {
                "level": 3,
                "topic": "Direct Memory Access (DMA)"
              },
              {
                "level": 3,
                "topic": "Channel I/O and I/O Processors"
              },
              {
                "level": 3,
                "topic": "Synchronous vs Asynchronous Transfer"
              },
              {
                "level": 3,
                "topic": "Handshaking Protocols"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Interrupts",
            "topics": [
              {
                "level": 3,
                "topic": "Interrupt Mechanism"
              },
              {
                "level": 3,
                "topic": "Interrupt Vector Table"
              },
              {
                "level": 3,
                "topic": "Interrupt Service Routines (ISR)"
              },
              {
                "level": 3,
                "topic": "Interrupt Priority and Nesting"
              },
              {
                "level": 3,
                "topic": "Maskable vs Non-Maskable Interrupts"
              },
              {
                "level": 3,
                "topic": "Software Interrupts (Traps and Exceptions)"
              },
              {
                "level": 3,
                "topic": "Interrupt Latency"
              },
              {
                "level": 3,
                "topic": "Daisy Chain Priority"
              },
              {
                "level": 3,
                "topic": "Polling vs Vectored Interrupts"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Direct Memory Access (DMA)",
            "topics": [
              {
                "level": 3,
                "topic": "DMA Controller Architecture"
              },
              {
                "level": 3,
                "topic": "DMA Transfer Modes (Burst, Cycle Stealing, Transparent)"
              },
              {
                "level": 3,
                "topic": "DMA Channel Configuration"
              },
              {
                "level": 3,
                "topic": "DMA Address and Count Registers"
              },
              {
                "level": 3,
                "topic": "Bus Arbitration for DMA"
              },
              {
                "level": 3,
                "topic": "DMA Transfer Completion"
              },
              {
                "level": 3,
                "topic": "Scatter-Gather DMA"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Bus Systems",
            "topics": [
              {
                "level": 3,
                "topic": "System Bus Architecture"
              },
              {
                "level": 3,
                "topic": "Data Bus, Address Bus, Control Bus"
              },
              {
                "level": 3,
                "topic": "Bus Protocols and Timing"
              },
              {
                "level": 3,
                "topic": "Bus Arbitration Methods"
              },
              {
                "level": 3,
                "topic": "Centralized vs Distributed Arbitration"
              },
              {
                "level": 3,
                "topic": "Bus Hierarchy (Processor, Memory, I/O Buses)"
              },
              {
                "level": 3,
                "topic": "Bus Standards (PCI, PCIe, USB, SATA)"
              },
              {
                "level": 3,
                "topic": "Bus Bandwidth and Latency"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Secondary Storage Systems",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Magnetic Disk Storage",
            "topics": [
              {
                "level": 3,
                "topic": "Hard Disk Drive (HDD) Structure"
              },
              {
                "level": 3,
                "topic": "Tracks, Sectors, and Cylinders"
              },
              {
                "level": 3,
                "topic": "Disk Access Time Components"
              },
              {
                "level": 3,
                "topic": "Seek Time and Rotational Latency"
              },
              {
                "level": 3,
                "topic": "Transfer Time Calculation"
              },
              {
                "level": 3,
                "topic": "Disk Scheduling Algorithms (FCFS, SSTF, SCAN, C-SCAN)"
              },
              {
                "level": 3,
                "topic": "Disk Performance Optimization"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Solid-State Storage",
            "topics": [
              {
                "level": 3,
                "topic": "Flash Memory Technology"
              },
              {
                "level": 3,
                "topic": "NAND vs NOR Flash"
              },
              {
                "level": 3,
                "topic": "Solid-State Drive (SSD) Architecture"
              },
              {
                "level": 3,
                "topic": "Wear Leveling"
              },
              {
                "level": 3,
                "topic": "Garbage Collection in SSDs"
              },
              {
                "level": 3,
                "topic": "TRIM Command"
              },
              {
                "level": 3,
                "topic": "SSD vs HDD Performance Comparison"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "RAID Systems",
            "topics": [
              {
                "level": 3,
                "topic": "RAID Concepts and Benefits"
              },
              {
                "level": 3,
                "topic": "RAID Level 0 (Striping)"
              },
              {
                "level": 3,
                "topic": "RAID Level 1 (Mirroring)"
              },
              {
                "level": 3,
                "topic": "RAID Level 2 (Bit-Level Striping with Hamming Code)"
              },
              {
                "level": 3,
                "topic": "RAID Level 3 (Byte-Level Striping with Parity)"
              },
              {
                "level": 3,
                "topic": "RAID Level 4 (Block-Level Striping with Parity)"
              },
              {
                "level": 3,
                "topic": "RAID Level 5 (Block-Level Striping with Distributed Parity)"
              },
              {
                "level": 3,
                "topic": "RAID Level 6 (Block-Level Striping with Double Parity)"
              },
              {
                "level": 3,
                "topic": "Nested RAID Levels (RAID 10, RAID 50)"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Storage Reliability",
            "topics": [
              {
                "level": 3,
                "topic": "Mean Time Between Failures (MTBF)"
              },
              {
                "level": 3,
                "topic": "Mean Time To Repair (MTTR)"
              },
              {
                "level": 3,
                "topic": "Availability Calculation"
              },
              {
                "level": 3,
                "topic": "Data Redundancy Techniques"
              },
              {
                "level": 3,
                "topic": "Backup Strategies"
              },
              {
                "level": 3,
                "topic": "Fault Tolerance Mechanisms"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Multiprocessor and Parallel Systems",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Parallel Architecture Classifications",
            "topics": [
              {
                "level": 3,
                "topic": "Flynn's Taxonomy (SISD, SIMD, MISD, MIMD)"
              },
              {
                "level": 3,
                "topic": "Single Instruction Single Data (SISD)"
              },
              {
                "level": 3,
                "topic": "Single Instruction Multiple Data (SIMD)"
              },
              {
                "level": 3,
                "topic": "Multiple Instruction Multiple Data (MIMD)"
              },
              {
                "level": 3,
                "topic": "Vector Processors"
              },
              {
                "level": 3,
                "topic": "Array Processors"
              },
              {
                "level": 3,
                "topic": "Data Parallelism vs Task Parallelism"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Shared Memory Multiprocessors",
            "topics": [
              {
                "level": 3,
                "topic": "Uniform Memory Access (UMA)"
              },
              {
                "level": 3,
                "topic": "Non-Uniform Memory Access (NUMA)"
              },
              {
                "level": 3,
                "topic": "Symmetric Multiprocessing (SMP)"
              },
              {
                "level": 3,
                "topic": "Cache Coherence Problem"
              },
              {
                "level": 3,
                "topic": "Snooping Protocols"
              },
              {
                "level": 3,
                "topic": "Directory-Based Protocols"
              },
              {
                "level": 3,
                "topic": "MESI Cache Coherence Protocol"
              },
              {
                "level": 3,
                "topic": "Memory Consistency Models"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Distributed Memory Multiprocessors",
            "topics": [
              {
                "level": 3,
                "topic": "Message Passing Architecture"
              },
              {
                "level": 3,
                "topic": "Cluster Computing"
              },
              {
                "level": 3,
                "topic": "Interconnection Networks"
              },
              {
                "level": 3,
                "topic": "Network Topology (Mesh, Torus, Hypercube)"
              },
              {
                "level": 3,
                "topic": "Routing Algorithms"
              },
              {
                "level": 3,
                "topic": "Latency and Bandwidth Trade-offs"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Multithreading",
            "topics": [
              {
                "level": 3,
                "topic": "Hardware Multithreading"
              },
              {
                "level": 3,
                "topic": "Fine-Grained Multithreading"
              },
              {
                "level": 3,
                "topic": "Coarse-Grained Multithreading"
              },
              {
                "level": 3,
                "topic": "Simultaneous Multithreading (SMT)"
              },
              {
                "level": 3,
                "topic": "Hyper-Threading Technology"
              },
              {
                "level": 3,
                "topic": "Thread-Level Parallelism (TLP)"
              },
              {
                "level": 3,
                "topic": "Context Switching Overhead"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Synchronization Mechanisms",
            "topics": [
              {
                "level": 3,
                "topic": "Atomic Operations"
              },
              {
                "level": 3,
                "topic": "Test-and-Set Instruction"
              },
              {
                "level": 3,
                "topic": "Compare-and-Swap Instruction"
              },
              {
                "level": 3,
                "topic": "Load-Linked and Store-Conditional"
              },
              {
                "level": 3,
                "topic": "Locks and Mutexes"
              },
              {
                "level": 3,
                "topic": "Semaphores"
              },
              {
                "level": 3,
                "topic": "Barriers and Spinlocks"
              },
              {
                "level": 3,
                "topic": "Memory Fences"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "GPU and Accelerator Architectures",
            "topics": [
              {
                "level": 3,
                "topic": "Graphics Processing Unit (GPU) Architecture"
              },
              {
                "level": 3,
                "topic": "CUDA Programming Model"
              },
              {
                "level": 3,
                "topic": "GPU Memory Hierarchy"
              },
              {
                "level": 3,
                "topic": "Streaming Multiprocessors"
              },
              {
                "level": 3,
                "topic": "Warp Execution"
              },
              {
                "level": 3,
                "topic": "GPU vs CPU Performance"
              },
              {
                "level": 3,
                "topic": "Heterogeneous Computing"
              }
            ]
          }
        ]
      },
      {
        "level": 1,
        "domain": "Performance Analysis and Optimization",
        "subdomains": [
          {
            "level": 2,
            "subdomain": "Performance Metrics",
            "topics": [
              {
                "level": 3,
                "topic": "Execution Time and Response Time"
              },
              {
                "level": 3,
                "topic": "Throughput and Bandwidth"
              },
              {
                "level": 3,
                "topic": "Clock Cycles per Instruction (CPI)"
              },
              {
                "level": 3,
                "topic": "Instructions per Cycle (IPC)"
              },
              {
                "level": 3,
                "topic": "Million Instructions per Second (MIPS)"
              },
              {
                "level": 3,
                "topic": "Floating-Point Operations per Second (FLOPS)"
              },
              {
                "level": 3,
                "topic": "CPU Time Equation"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Benchmarking",
            "topics": [
              {
                "level": 3,
                "topic": "Benchmark Suites (SPEC, TPC)"
              },
              {
                "level": 3,
                "topic": "Synthetic Benchmarks"
              },
              {
                "level": 3,
                "topic": "Application Benchmarks"
              },
              {
                "level": 3,
                "topic": "Microbenchmarks"
              },
              {
                "level": 3,
                "topic": "Workload Characterization"
              },
              {
                "level": 3,
                "topic": "Benchmark Interpretation and Pitfalls"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Amdahl's Law and Speedup",
            "topics": [
              {
                "level": 3,
                "topic": "Amdahl's Law Formulation"
              },
              {
                "level": 3,
                "topic": "Speedup Calculation"
              },
              {
                "level": 3,
                "topic": "Parallel Portion and Sequential Portion"
              },
              {
                "level": 3,
                "topic": "Scalability Limits"
              },
              {
                "level": 3,
                "topic": "Gustafson's Law"
              },
              {
                "level": 3,
                "topic": "Strong vs Weak Scaling"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Performance Optimization Techniques",
            "topics": [
              {
                "level": 3,
                "topic": "Code Optimization (Loop Unrolling, Inlining)"
              },
              {
                "level": 3,
                "topic": "Compiler Optimization Levels"
              },
              {
                "level": 3,
                "topic": "Data Cache Optimization"
              },
              {
                "level": 3,
                "topic": "Instruction Cache Optimization"
              },
              {
                "level": 3,
                "topic": "Branch Prediction Optimization"
              },
              {
                "level": 3,
                "topic": "Memory Access Pattern Optimization"
              },
              {
                "level": 3,
                "topic": "Prefetching Techniques"
              }
            ]
          },
          {
            "level": 2,
            "subdomain": "Power and Energy Efficiency",
            "topics": [
              {
                "level": 3,
                "topic": "Power Consumption Components (Dynamic and Static)"
              },
              {
                "level": 3,
                "topic": "Dynamic Voltage and Frequency Scaling (DVFS)"
              },
              {
                "level": 3,
                "topic": "Clock Gating"
              },
              {
                "level": 3,
                "topic": "Power Gating"
              },
              {
                "level": 3,
                "topic": "Thermal Design Power (TDP)"
              },
              {
                "level": 3,
                "topic": "Energy-Performance Trade-offs"
              },
              {
                "level": 3,
                "topic": "Green Computing Principles"
              }
            ]
          }
        ]
      }
    ]
  },
  "metadata": {
    "duration_seconds": 1626.999083,
    "timestamp": "2025-12-29T14:46:59.435295"
  }
}