
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)


-- Running command `read_verilog -sv ../design/module_7_segments.v ../design/module_bin_to_bcd.v ../design/module_booth.v ../design/module_col_shift_register.v ../design/module_debouncer.v ../design/module_freq_divider.v ../design/module_FSM_output_control.v ../design/module_input_control.v ../design/module_memoria.v ../design/module_row_scanner.v ../design/module_top.v ; synth_gowin -top module_top -json demo.json' --

1. Executing Verilog-2005 frontend: ../design/module_7_segments.v
Parsing SystemVerilog input from `../design/module_7_segments.v' to AST representation.
Generating RTLIL representation for module `\module_7_segments'.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:52.5-78.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at ../design/module_7_segments.v:81.5-97.8 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../design/module_bin_to_bcd.v
Parsing SystemVerilog input from `../design/module_bin_to_bcd.v' to AST representation.
Generating RTLIL representation for module `\bin_to_bcd'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../design/module_booth.v
Parsing SystemVerilog input from `../design/module_booth.v' to AST representation.
Generating RTLIL representation for module `\mult_with_no_fsm'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../design/module_col_shift_register.v
Parsing SystemVerilog input from `../design/module_col_shift_register.v' to AST representation.
Generating RTLIL representation for module `\col_shift_register'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../design/module_debouncer.v
Parsing SystemVerilog input from `../design/module_debouncer.v' to AST representation.
Generating RTLIL representation for module `\debouncer'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../design/module_freq_divider.v
Parsing SystemVerilog input from `../design/module_freq_divider.v' to AST representation.
Generating RTLIL representation for module `\freq_divider'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../design/module_FSM_output_control.v
Parsing SystemVerilog input from `../design/module_FSM_output_control.v' to AST representation.
Generating RTLIL representation for module `\output_control'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../design/module_input_control.v
Parsing SystemVerilog input from `../design/module_input_control.v' to AST representation.
Generating RTLIL representation for module `\input_module'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: ../design/module_memoria.v
Parsing SystemVerilog input from `../design/module_memoria.v' to AST representation.
Generating RTLIL representation for module `\memoria'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: ../design/module_row_scanner.v
Parsing SystemVerilog input from `../design/module_row_scanner.v' to AST representation.
Generating RTLIL representation for module `\row_scanner'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: ../design/module_top.v
Parsing SystemVerilog input from `../design/module_top.v' to AST representation.
Generating RTLIL representation for module `\module_top'.
../design/module_top.v:86: Warning: Identifier `\stored_A' is implicitly declared.
../design/module_top.v:87: Warning: Identifier `\stored_B' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing SYNTH_GOWIN pass.

12.1. Executing Verilog-2005 frontend: c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Successfully finished Verilog frontend.

12.2. Executing HIERARCHY pass (managing design hierarchy).

12.2.1. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider

12.2.2. Analyzing design hierarchy..
Top module:  \module_top
Used module:     \debouncer
Used module:     \module_7_segments
Used module:     \bin_to_bcd
Used module:     \output_control
Used module:     \input_module
Used module:     \row_scanner
Used module:     \col_shift_register
Used module:     \freq_divider
Removing unused module `\memoria'.
Removing unused module `\mult_with_no_fsm'.
Removed 2 unused modules.
Warning: Resizing cell port module_top.input_inst.stored_B from 1 bits to 8 bits.
Warning: Resizing cell port module_top.input_inst.stored_A from 1 bits to 8 bits.
Warning: Resizing cell port module_top.registro_inst.column_index from 4 bits to 2 bits.

12.3. Executing PROC pass (convert processes to netlists).

12.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$474'.
Cleaned up 1 empty switch.

12.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$470 in module DFFNCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$468 in module DFFNC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$466 in module DFFNPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$464 in module DFFNP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$462 in module DFFNRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$460 in module DFFNR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$458 in module DFFNSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$456 in module DFFNS.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$450 in module DFFCE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$448 in module DFFC.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$446 in module DFFPE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$444 in module DFFP.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$442 in module DFFRE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$440 in module DFFR.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$438 in module DFFSE.
Marked 1 switch rules as full_case in process $proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$436 in module DFFS.
Marked 6 switch rules as full_case in process $proc$../design/module_row_scanner.v:0$247 in module row_scanner.
Marked 4 switch rules as full_case in process $proc$../design/module_input_control.v:18$146 in module input_module.
Marked 6 switch rules as full_case in process $proc$../design/module_FSM_output_control.v:0$135 in module output_control.
Marked 1 switch rules as full_case in process $proc$../design/module_FSM_output_control.v:23$133 in module output_control.
Marked 2 switch rules as full_case in process $proc$../design/module_freq_divider.v:15$127 in module freq_divider.
Marked 3 switch rules as full_case in process $proc$../design/module_debouncer.v:11$122 in module debouncer.
Marked 1 switch rules as full_case in process $proc$../design/module_col_shift_register.v:9$118 in module col_shift_register.
Marked 48 switch rules as full_case in process $proc$../design/module_bin_to_bcd.v:7$12 in module bin_to_bcd.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:81$10 in module module_7_segments.
Removed 1 dead cases from process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 1 switch rules as full_case in process $proc$../design/module_7_segments.v:52$9 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:37$5 in module module_7_segments.
Marked 2 switch rules as full_case in process $proc$../design/module_7_segments.v:19$1 in module module_7_segments.
Removed a total of 1 dead cases.

12.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 15 redundant assignments.
Promoted 40 assignments to connections.

12.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$471'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$469'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$467'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$465'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$463'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$461'.
  Set init value: \Q = 1'0
Found init rule in `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$459'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$457'.
  Set init value: \Q = 1'1
Found init rule in `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$455'.
  Set init value: \Q = 1'0
Found init rule in `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$453'.
  Set init value: \Q = 1'0
Found init rule in `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$451'.
  Set init value: \Q = 1'0
Found init rule in `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$449'.
  Set init value: \Q = 1'0
Found init rule in `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$447'.
  Set init value: \Q = 1'1
Found init rule in `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$445'.
  Set init value: \Q = 1'1
Found init rule in `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$443'.
  Set init value: \Q = 1'0
Found init rule in `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$441'.
  Set init value: \Q = 1'0
Found init rule in `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$439'.
  Set init value: \Q = 1'1
Found init rule in `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$437'.
  Set init value: \Q = 1'1
Found init rule in `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$435'.
  Set init value: \Q = 1'0
Found init rule in `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$433'.
  Set init value: \Q = 1'0
Found init rule in `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
  Set init value: \slow_clk = 1'0

12.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \CLEAR in `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$470'.
Found async reset \CLEAR in `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$468'.
Found async reset \PRESET in `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$466'.
Found async reset \PRESET in `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$464'.
Found async reset \CLEAR in `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$450'.
Found async reset \CLEAR in `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$448'.
Found async reset \PRESET in `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$446'.
Found async reset \PRESET in `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$444'.
Found async reset \rst in `\input_module.$proc$../design/module_input_control.v:18$146'.
Found async reset \rst in `\output_control.$proc$../design/module_FSM_output_control.v:23$133'.
Found async reset \rst in `\debouncer.$proc$../design/module_debouncer.v:11$122'.

12.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~95 debug messages>

12.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\ALU.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:661$474'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$471'.
Creating decoders for process `\DFFNCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:535$470'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$469'.
Creating decoders for process `\DFFNC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:515$468'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$467'.
Creating decoders for process `\DFFNPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:496$466'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$465'.
Creating decoders for process `\DFFNP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:476$464'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$463'.
Creating decoders for process `\DFFNRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:457$462'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$461'.
Creating decoders for process `\DFFNR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:437$460'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$459'.
Creating decoders for process `\DFFNSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:418$458'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$457'.
Creating decoders for process `\DFFNS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:398$456'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$455'.
Creating decoders for process `\DFFNE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:381$454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$453'.
Creating decoders for process `\DFFN.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:366$452'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$451'.
Creating decoders for process `\DFFCE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:348$450'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$449'.
Creating decoders for process `\DFFC.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:328$448'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$447'.
Creating decoders for process `\DFFPE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:309$446'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$445'.
Creating decoders for process `\DFFP.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:289$444'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$443'.
Creating decoders for process `\DFFRE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:270$442'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$441'.
Creating decoders for process `\DFFR.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:250$440'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$439'.
Creating decoders for process `\DFFSE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:231$438'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$437'.
Creating decoders for process `\DFFS.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:211$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$435'.
Creating decoders for process `\DFFE.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:194$434'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:0$433'.
Creating decoders for process `\DFF.$proc$c:\Users\Eric\OneDrive\DOCUME~1\CLASES\SEB1C8~1\DIGITA~1\OSS-CA~1\bin\../share/yosys/gowin/cells_sim.v:179$432'.
Creating decoders for process `\row_scanner.$proc$../design/module_row_scanner.v:0$247'.
     1/7: $1\key_pressed[0:0]
     2/7: $5\key_value[3:0]
     3/7: $4\key_value[3:0]
     4/7: $3\key_value[3:0]
     5/7: $2\key_value[3:0]
     6/7: $1\key_value[3:0]
     7/7: $1\is_sign_key[0:0]
Creating decoders for process `\input_module.$proc$../design/module_input_control.v:18$146'.
     1/5: $0\key_pressed_prev[0:0]
     2/5: $0\load_value[0:0]
     3/5: $0\temp_value[7:0]
     4/5: $0\stored_B[7:0]
     5/5: $0\stored_A[7:0]
Creating decoders for process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
     1/15: $7\count[1:0]
     2/15: $6\next_state[2:0]
     3/15: $6\count[1:0]
     4/15: $5\next_state[2:0]
     5/15: $5\count[1:0]
     6/15: $4\next_state[2:0]
     7/15: $4\count[1:0]
     8/15: $3\next_state[2:0]
     9/15: $3\count[1:0]
    10/15: $2\next_state[2:0]
    11/15: $2\count[1:0]
    12/15: $1\next_state[2:0]
    13/15: $2\ready[0:0]
    14/15: $1\state_enableB[0:0]
    15/15: $1\state_enableA[0:0]
Creating decoders for process `\output_control.$proc$../design/module_FSM_output_control.v:23$133'.
     1/4: $0\key_pressed_prev[0:0]
     2/4: $0\current_state[2:0]
     3/4: $0\count[1:0]
     4/4: $0\ready[0:0]
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:0$132'.
Creating decoders for process `\freq_divider.$proc$../design/module_freq_divider.v:15$127'.
     1/2: $0\clk_divider_counter[24:0]
     2/2: $0\slow_clk[0:0]
Creating decoders for process `\debouncer.$proc$../design/module_debouncer.v:11$122'.
     1/3: $0\noisy_signal_reg[0:0]
     2/3: $0\counter[31:0]
     3/3: $0\clean_signal[0:0]
Creating decoders for process `\col_shift_register.$proc$../design/module_col_shift_register.v:9$118'.
     1/2: $0\column_index[1:0]
     2/2: $0\col_shift_reg[3:0]
Creating decoders for process `\bin_to_bcd.$proc$../design/module_bin_to_bcd.v:7$12'.
     1/48: $48\bcd[15:12]
     2/48: $47\bcd[11:8]
     3/48: $46\bcd[7:4]
     4/48: $45\bcd[3:0]
     5/48: $44\bcd[15:12]
     6/48: $43\bcd[11:8]
     7/48: $42\bcd[7:4]
     8/48: $41\bcd[3:0]
     9/48: $40\bcd[15:12]
    10/48: $39\bcd[11:8]
    11/48: $38\bcd[7:4]
    12/48: $37\bcd[3:0]
    13/48: $36\bcd[15:12]
    14/48: $35\bcd[11:8]
    15/48: $34\bcd[7:4]
    16/48: $33\bcd[3:0]
    17/48: $32\bcd[15:12]
    18/48: $31\bcd[11:8]
    19/48: $30\bcd[7:4]
    20/48: $29\bcd[3:0]
    21/48: $28\bcd[15:12]
    22/48: $27\bcd[11:8]
    23/48: $26\bcd[7:4]
    24/48: $25\bcd[3:0]
    25/48: $24\bcd[15:12]
    26/48: $23\bcd[11:8]
    27/48: $22\bcd[7:4]
    28/48: $21\bcd[3:0]
    29/48: $20\bcd[15:12]
    30/48: $19\bcd[11:8]
    31/48: $18\bcd[7:4]
    32/48: $17\bcd[3:0]
    33/48: $16\bcd[15:12]
    34/48: $15\bcd[11:8]
    35/48: $14\bcd[7:4]
    36/48: $13\bcd[3:0]
    37/48: $12\bcd[15:12]
    38/48: $11\bcd[11:8]
    39/48: $10\bcd[7:4]
    40/48: $9\bcd[3:0]
    41/48: $8\bcd[15:12]
    42/48: $7\bcd[11:8]
    43/48: $6\bcd[7:4]
    44/48: $5\bcd[3:0]
    45/48: $4\bcd[15:12]
    46/48: $3\bcd[11:8]
    47/48: $2\bcd[7:4]
    48/48: $1\bcd[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:81$10'.
     1/1: $1\catodo_o[6:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:52$9'.
     1/2: $1\digito_o[3:0]
     2/2: $1\anodo_o[3:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:37$5'.
     1/1: $0\contador_digitos[1:0]
Creating decoders for process `\module_7_segments.$proc$../design/module_7_segments.v:19$1'.
     1/2: $0\en_conmutador[0:0]
     2/2: $0\cuenta_salida[14:0]

12.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
ERROR: Latch inferred for signal `\output_control.\count' from always_comb process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
No latch inferred for signal `\row_scanner.\key_pressed' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$247'.
No latch inferred for signal `\row_scanner.\key_value' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$247'.
No latch inferred for signal `\row_scanner.\is_sign_key' from process `\row_scanner.$proc$../design/module_row_scanner.v:0$247'.
No latch inferred for signal `\output_control.\state_enableA' from process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
No latch inferred for signal `\output_control.\state_enableB' from process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
No latch inferred for signal `\output_control.\ready' from process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
No latch inferred for signal `\output_control.\next_state' from process `\output_control.$proc$../design/module_FSM_output_control.v:0$135'.
