# Digital Logic Slides

## Slide 1
[Link](html/資工系王俊堯教授數位邏輯設計Unit%201_Introduction%20Number%20Systems%20and%20Conversion.html)


## Slide 2
[Link](html/資工系王俊堯教授數位邏輯設計Unit%202_Boolean%20Algebra%20(1).html)


## Slide 3
[Link](html/資工系王俊堯教授數位邏輯設計Unit%203_Boolean%20Algebra%20(Continued).html)

## Slide 4
[Link](html/資工系王俊堯教授數位邏輯設計Unit%204_Application%20of%20Boolean%20Algebra.html)


## Slide 5
[Link](html/資工系王俊堯教授數位邏輯設計Unit%205_Karnaugh%20Maps.html)


## Slide 6
[Link](html/資工系王俊堯教授數位邏輯設計Unit%206_Quine-McClusky%20Method.html)


## Slide 7
[Link](html/資工系王俊堯教授數位邏輯設計Unit%207_Multi-Level%20Gate%20Circuits%20NAND%20and%20NOR%20Gates.html)

## Slide 8
[Link](html/資工系王俊堯教授數位邏輯設計Unit%208_Combinational%20Circuit%20Design%20and.html)

## Slide 9
[Link](html/資工系王俊堯教授數位邏輯設計Unit%209_Multiplexers,%20Decoders,%20and%20Programmable.html)


## Slide 10
[Link](html/資工系王俊堯教授數位邏輯設計Unit10_Introduction%20to%20Verilog%20HDL.html)

## Slide 11
[Link](html/資工系王俊堯教授數位邏輯設計Unit11_Flip-Flops.html)


## Slide 12
[Link](html/資工系王俊堯教授數位邏輯設計Unit12_Relationship%20of%20the%20units.html)


## Slide 13
[Link](html/資工系王俊堯教授數位邏輯設計Unit13_Analysis%20of%20Clocked%20Sequential%20Circuits.html)


## Slide 14
[Link](html/資工系王俊堯教授數位邏輯設計Unit14_Relationship%20of%20the%20Units.html)


## Slide 15
[Link](html/資工系王俊堯教授數位邏輯設計Unit15_Reduction%20of%20State%20Tables%20State%20Assignment.html)