TimeQuest Timing Analyzer report for de0_nano_system
Thu Mar 06 15:35:16 2014
Quartus II 32-bit Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 16. Slow 1200mV 85C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Output Enable Times
 27. Minimum Output Enable Times
 28. Output Disable Times
 29. Minimum Output Disable Times
 30. MTBF Summary
 31. Synchronizer Summary
 32. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 33. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #4: Typical MTBF is n/a Years
 36. Synchronizer Chain #5: Typical MTBF is n/a Years
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 45. Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 46. Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 47. Slow 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 48. Slow 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 53. Setup Times
 54. Hold Times
 55. Clock to Output Times
 56. Minimum Clock to Output Times
 57. Output Enable Times
 58. Minimum Output Enable Times
 59. Output Disable Times
 60. Minimum Output Disable Times
 61. MTBF Summary
 62. Synchronizer Summary
 63. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #4: Typical MTBF is n/a Years
 67. Synchronizer Chain #5: Typical MTBF is n/a Years
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 74. Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 75. Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 76. Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 77. Fast 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 78. Fast 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'
 80. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 81. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'
 83. Setup Times
 84. Hold Times
 85. Clock to Output Times
 86. Minimum Clock to Output Times
 87. Output Enable Times
 88. Minimum Output Enable Times
 89. Output Disable Times
 90. Minimum Output Disable Times
 91. MTBF Summary
 92. Synchronizer Summary
 93. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #4: Typical MTBF is n/a Years
 97. Synchronizer Chain #5: Typical MTBF is n/a Years
 98. Multicorner Timing Analysis Summary
 99. Setup Times
100. Hold Times
101. Clock to Output Times
102. Minimum Clock to Output Times
103. Board Trace Model Assignments
104. Input Transition Times
105. Signal Integrity Metrics (Slow 1200mv 0c Model)
106. Signal Integrity Metrics (Slow 1200mv 85c Model)
107. Signal Integrity Metrics (Fast 1200mv 0c Model)
108. Setup Transfers
109. Hold Transfers
110. Recovery Transfers
111. Removal Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                        ;
+--------------------+---------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version ;
; Revision Name      ; de0_nano_system                                                     ;
; Device Family      ; Cyclone IV E                                                        ;
; Device Name        ; EP4CE22F17C6                                                        ;
; Timing Models      ; Final                                                               ;
; Delay Model        ; Combined                                                            ;
; Rise/Fall Delays   ; Enabled                                                             ;
+--------------------+---------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 3.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  33.3%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------+
; SDC File List                                                                               ;
+---------------------------------------------------------+--------+--------------------------+
; SDC File Path                                           ; Status ; Read at                  ;
+---------------------------------------------------------+--------+--------------------------+
; system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Mar 06 15:35:11 2014 ;
; system/synthesis/submodules/system_cpu.sdc              ; OK     ; Thu Mar 06 15:35:11 2014 ;
; de0_nano_system.sdc                                     ; OK     ; Thu Mar 06 15:35:11 2014 ;
+---------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; Clock Name                                               ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                     ; Targets                                                      ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+
; altera_reserved_tck                                      ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { altera_reserved_tck }                                      ;
; CLOCK_50                                                 ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                            ; { CLOCK_50 }                                                 ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] } ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -1.500 ; 3.500  ; 50.00      ; 1         ; 2           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] } ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ; 50.00      ; 5         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0] ; { inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] } ;
+----------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+------------------------------------------------------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                             ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 120.5 MHz  ; 120.5 MHz       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 382.85 MHz ; 382.85 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                               ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.701  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.388 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                               ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.252 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.361 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                           ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.890 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.164 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.694  ; 0.000         ;
; CLOCK_50                                                 ; 9.747  ; 0.000         ;
; altera_reserved_tck                                      ; 49.541 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.747 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                          ;
+-------+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                        ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.701 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.207      ;
; 1.724 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.181      ;
; 1.735 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.173      ;
; 1.758 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.147      ;
; 1.800 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.108      ;
; 1.814 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.094      ;
; 1.815 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.093      ;
; 1.823 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.082      ;
; 1.835 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 8.073      ;
; 1.837 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.068      ;
; 1.838 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.067      ;
; 1.858 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.047      ;
; 1.859 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.046      ;
; 1.863 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.042      ;
; 1.893 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.012      ;
; 1.897 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 8.008      ;
; 1.915 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.993      ;
; 1.919 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.989      ;
; 1.938 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.967      ;
; 1.942 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.963      ;
; 1.949 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.959      ;
; 1.950 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.958      ;
; 1.958 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.947      ;
; 1.961 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]            ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.948      ;
; 1.962 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.943      ;
; 1.966 ; system:inst_cpu|system_cpu:cpu|d_address_offset_field[1] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.942      ;
; 1.972 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.933      ;
; 1.972 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.933      ;
; 1.973 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.932      ;
; 1.973 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.932      ;
; 1.976 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.929      ;
; 1.977 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.928      ;
; 1.979 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.927      ;
; 1.979 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.949      ;
; 1.981 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.927      ;
; 1.983 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.945      ;
; 1.984 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]            ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.922      ;
; 1.986 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.942      ;
; 1.987 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.921      ;
; 1.989 ; system:inst_cpu|system_cpu:cpu|d_address_offset_field[1] ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.916      ;
; 1.992 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.936      ;
; 1.993 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.912      ;
; 1.993 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.912      ;
; 1.997 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.908      ;
; 2.004 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.901      ;
; 2.005 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[13]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.903      ;
; 2.013 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.893      ;
; 2.013 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.915      ;
; 2.014 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[1]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.894      ;
; 2.017 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.911      ;
; 2.020 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.908      ;
; 2.021 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.887      ;
; 2.026 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.902      ;
; 2.027 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[4]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.881      ;
; 2.027 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.878      ;
; 2.028 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[13]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.877      ;
; 2.037 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[1]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.868      ;
; 2.046 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[12]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.862      ;
; 2.050 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[4]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.855      ;
; 2.069 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[12]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.836      ;
; 2.072 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[2]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.836      ;
; 2.073 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.832      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[25] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.076 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 7.853      ;
; 2.077 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.828      ;
; 2.077 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.828      ;
; 2.078 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.828      ;
; 2.078 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.850      ;
; 2.081 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.824      ;
; 2.082 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.846      ;
; 2.085 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.843      ;
; 2.085 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[2]            ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 7.824      ;
; 2.086 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.822      ;
; 2.090 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[0]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.818      ;
; 2.091 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.837      ;
; 2.092 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.814      ;
; 2.092 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.813      ;
; 2.092 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.836      ;
; 2.093 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.813      ;
; 2.093 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.835      ;
; 2.095 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[2]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.810      ;
; 2.096 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.832      ;
; 2.097 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.831      ;
; 2.098 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.830      ;
; 2.099 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.829      ;
; 2.100 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.808      ;
; 2.100 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.828      ;
; 2.101 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 7.807      ;
; 2.103 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[11]           ; system:inst_cpu|system_cpu:cpu|d_writedata[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 7.808      ;
; 2.105 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.823      ;
; 2.106 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.799      ;
; 2.106 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 7.822      ;
; 2.107 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.798      ;
; 2.107 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 7.798      ;
+-------+----------------------------------------------------------+------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                       ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 97.388 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.543      ;
; 97.469 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.462      ;
; 97.471 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.460      ;
; 97.504 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.427      ;
; 97.504 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.427      ;
; 97.507 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.424      ;
; 97.510 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.421      ;
; 97.510 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.421      ;
; 97.585 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.346      ;
; 97.587 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.344      ;
; 97.587 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.344      ;
; 97.620 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.311      ;
; 97.620 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.311      ;
; 97.622 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.309      ;
; 97.623 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.308      ;
; 97.625 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.306      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.626 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.305      ;
; 97.701 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.230      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.703 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.228      ;
; 97.736 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.195      ;
; 97.736 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.195      ;
; 97.738 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.193      ;
; 97.738 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.193      ;
; 97.739 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.192      ;
; 97.741 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.190      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.742 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.189      ;
; 97.747 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.184      ;
; 97.817 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.114      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.819 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.112      ;
; 97.821 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.110      ;
; 97.852 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.079      ;
; 97.852 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.079      ;
; 97.854 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.077      ;
; 97.854 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.077      ;
; 97.855 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.076      ;
; 97.855 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.076      ;
; 97.857 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.074      ;
; 97.857 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.074      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.858 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.073      ;
; 97.863 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.068      ;
; 97.864 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 2.067      ;
; 97.933 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.998      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.935 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.996      ;
; 97.937 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.994      ;
; 97.937 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.994      ;
; 97.968 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.963      ;
; 97.968 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.963      ;
; 97.970 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.961      ;
; 97.970 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.961      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.960      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.961      ;
; 97.971 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.960      ;
; 97.972 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.959      ;
; 97.973 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.958      ;
; 97.973 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.958      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.974 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.957      ;
; 97.979 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.952      ;
; 97.979 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.952      ;
; 97.980 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.951      ;
; 98.049 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.882      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.051 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.880      ;
; 98.053 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.878      ;
; 98.053 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.878      ;
; 98.055 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.877      ;
; 98.084 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.847      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.847      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.845      ;
; 98.086 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.845      ;
; 98.087 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.845      ;
; 98.087 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.844      ;
; 98.088 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.843      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.844      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.842      ;
; 98.089 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.842      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.841      ;
; 98.090 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.064     ; 1.841      ;
; 98.092 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.841      ;
; 98.092 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.062     ; 1.841      ;
; 98.093 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.063     ; 1.839      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.252 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.825      ;
; 0.298 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.871      ;
; 0.307 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.879      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[21]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.882      ;
; 0.309 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.881      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[6]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.884      ;
; 0.310 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.890      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.882      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.879      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.883      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.886      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.886      ;
; 0.313 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.893      ;
; 0.313 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.893      ;
; 0.314 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.887      ;
; 0.314 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.882      ;
; 0.314 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.886      ;
; 0.316 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.888      ;
; 0.318 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.886      ;
; 0.318 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[8]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.892      ;
; 0.318 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[9]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.892      ;
; 0.318 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.898      ;
; 0.319 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.380      ; 0.886      ;
; 0.319 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.891      ;
; 0.320 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.890      ;
; 0.320 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.892      ;
; 0.321 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[23]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.895      ;
; 0.321 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[15]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.895      ;
; 0.323 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.895      ;
; 0.324 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.904      ;
; 0.325 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.898      ;
; 0.326 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.896      ;
; 0.327 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.891      ;
; 0.327 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[1]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.901      ;
; 0.328 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[24]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 0.900      ;
; 0.330 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.894      ;
; 0.330 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[12]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.904      ;
; 0.330 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[27]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.905      ;
; 0.332 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.900      ;
; 0.332 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[7]                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.900      ;
; 0.333 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[19]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.907      ;
; 0.334 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[31]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.908      ;
; 0.334 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[3]                                                                                                                                                             ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.898      ;
; 0.335 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[20]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.908      ;
; 0.336 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.906      ;
; 0.337 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[7]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.911      ;
; 0.337 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[11]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 0.913      ;
; 0.338 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[25]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.391      ; 0.916      ;
; 0.338 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[8]                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.906      ;
; 0.339 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.909      ;
; 0.341 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.905      ;
; 0.345 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 0.925      ;
; 0.345 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[1]                                                                                                                                                             ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.378      ; 0.910      ;
; 0.346 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[5]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 0.921      ;
; 0.347 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.911      ;
; 0.347 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.920      ;
; 0.347 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.915      ;
; 0.348 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[3]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.386      ; 0.921      ;
; 0.349 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[29]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.381      ; 0.917      ;
; 0.349 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[12]                                                                                                                                                             ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.919      ;
; 0.353 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[18]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.384      ; 0.924      ;
; 0.355 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.925      ;
; 0.356 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 0.926      ;
; 0.356 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[4]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.930      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_next.000                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_state.000                                                                                                                                                             ; system:inst_cpu|system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_refs[0]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_refs[1]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_refs[2]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                              ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_dc_fill_active                                                                                                                                                            ; system:inst_cpu|system_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                          ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|i_cmd[2]                                                                                                                                                                ; system:inst_cpu|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|ack_refresh_request                                                                                                                                                     ; system:inst_cpu|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_sdram:sdram|refresh_request                                                                                                                                                         ; system:inst_cpu|system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|dm9000e_if:dm9000e|reset_reg                                                                                                                                                               ; system:inst_cpu|dm9000e_if:dm9000e|reset_reg                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                           ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                        ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                        ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                        ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                        ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                        ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                 ; system:inst_cpu|system_cpu:cpu|A_st_bypass_delayed_started                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_go                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                       ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.361 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.580      ;
; 0.390 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.610      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.767      ;
; 0.548 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.768      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.769      ;
; 0.549 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.769      ;
; 0.550 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.552 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.774      ;
; 0.562 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.781      ;
; 0.564 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.783      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.042      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.043      ;
; 0.823 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.043      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.044      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.042      ;
; 0.824 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.043      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.046      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.045      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.046      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.058      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.057      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.058      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.058      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.060      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.059      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.060      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.061      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.061      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.061      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.062      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.060      ;
; 0.842 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.061      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.063      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.062      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.152      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.153      ;
; 0.933 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.153      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.152      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.154      ;
; 0.934 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.153      ;
; 0.935 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.155      ;
; 0.935 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.154      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.156      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.156      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.155      ;
; 0.936 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.154      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.158      ;
; 0.938 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.157      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.170      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.169      ;
; 0.950 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.170      ;
; 0.951 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.170      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.172      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.952 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.171      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.173      ;
; 0.953 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.172      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.172      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.174      ;
; 0.954 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.173      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.173      ;
; 0.955 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.174      ;
; 1.045 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.265      ;
; 1.045 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.265      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.264      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.266      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 1.265      ;
; 1.046 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 1.264      ;
; 1.047 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 1.267      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.890 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.998      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.995      ;
; 1.892 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.109     ; 2.994      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 1.893 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.096     ; 3.006      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.170     ; 3.314      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.317      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 3.318      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 3.318      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 3.318      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.167     ; 3.317      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.315      ;
; 6.408 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.166     ; 3.318      ;
; 6.409 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.169     ; 3.314      ;
; 6.457 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.208     ; 3.227      ;
; 6.457 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.208     ; 3.227      ;
; 6.463 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.324      ;
; 6.463 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.113     ; 3.324      ;
; 6.471 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.197     ; 3.224      ;
; 6.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 3.321      ;
; 6.476 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 3.227      ;
; 6.476 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.189     ; 3.227      ;
; 6.477 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.321      ;
; 6.477 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 3.321      ;
; 6.478 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.223      ;
; 6.478 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.191     ; 3.223      ;
; 6.479 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.325      ;
; 6.479 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.325      ;
; 6.480 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.324      ;
; 6.482 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.324      ;
; 6.482 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 3.324      ;
; 6.484 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.320      ;
; 6.484 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.319      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.319      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.318      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.317      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.318      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.316      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.317      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.319      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.319      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.316      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.320      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.316      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 3.316      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 3.311      ;
; 6.491 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.319      ;
; 6.492 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 3.316      ;
; 6.492 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.317      ;
; 6.655 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 3.099      ;
; 6.655 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.126     ; 3.099      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.126      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.128      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 3.128      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.129      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.129      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 3.125      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.129      ;
; 6.666 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 3.129      ;
; 6.667 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 3.125      ;
; 6.669 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 3.096      ;
; 6.674 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.099      ;
; 6.674 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 3.099      ;
; 6.676 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.095      ;
; 6.676 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 3.095      ;
; 6.695 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.116     ; 3.089      ;
; 6.700 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[3]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 3.109      ;
; 6.705 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.096     ; 3.099      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.164 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.754      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.754      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.754      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.754      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.754      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|endofpacketvalue_reg[15]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[8]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[13]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[7]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[14]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[4]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdatavalid_d1                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[28]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[31]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[31]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[7]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[24]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.753      ;
; 2.533 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[13]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.752      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[19]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|read_latency_shift_reg[0]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[0]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.065      ; 2.756      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[24]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[29]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[0]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[23]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[19]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[21]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[27]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[20]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[25]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[16]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|av_readdata_pre[9]                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[9]                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|endofpacketvalue_reg[14]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.754      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[9]                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[9]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ipending_reg_irq0                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[8]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[17]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_holding_reg[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_reg[13]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|data_to_cpu[13]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[13]                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[13]                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[13]                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[12]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[12]                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[12]                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 2.750      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_holding_reg[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.754      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[12]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[10]                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[10]                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[10]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 2.753      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|data_to_cpu[15]                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.754      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[15]                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.754      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[15]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 2.754      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[7]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ipending_reg_irq8                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
; 2.534 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[1]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.755      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[16]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[17]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[18]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[19]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[20]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[21]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[22]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[23]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[24]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[25]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[26]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[27]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[28]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[29]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[30]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[31]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                                                                                           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                              ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]                                                                                                                                            ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                               ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.694 ; 4.988        ; 0.294          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                  ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.747  ; 9.747        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.771  ; 9.771        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.228 ; 10.228       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.252 ; 10.252       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.253 ; 10.253       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                       ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                           ;
; 49.541 ; 49.757       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                   ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                           ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                           ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                           ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                               ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                        ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]  ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15] ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36] ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37] ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                              ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                         ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                      ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                       ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                          ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                             ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                     ;
; 49.589 ; 49.773       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                       ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                        ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                      ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                             ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                            ;
; 49.590 ; 49.774       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                              ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.747 ; 49.963       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.851 ; 50.035       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.852 ; 50.036       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.982 ; 49.982       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.982 ; 49.982       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.986 ; 49.986       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.987 ; 49.987       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.013 ; 50.013       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.017 ; 50.017       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.017 ; 50.017       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.695 ; 2.823 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.223 ; 7.395 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.508 ; 5.054 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.433 ; 4.975 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.508 ; 5.032 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.417 ; 5.015 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.298 ; 4.861 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.369 ; 4.958 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.420 ; 5.054 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.969 ; 4.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.342 ; 4.933 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.253 ; 4.759 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 4.024 ; 4.547 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.387 ; 4.957 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 4.033 ; 4.540 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.235 ; 4.788 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 4.299 ; 4.829 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.208 ; 4.795 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.056 ; 4.573 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 4.407 ; 4.987 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.419 ; 5.024 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.236 ; 4.787 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.236 ; 4.787 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.287 ; 2.513 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.541 ; 2.743 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.167 ; 2.355 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.897 ; 2.124 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.104 ; 2.273 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.541 ; 2.743 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 5.316 ; 6.045 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.779 ; 5.404 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.794  ; 0.621  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.653 ; -1.796 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -3.281 ; -3.806 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -3.727 ; -4.258 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -3.798 ; -4.312 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -3.711 ; -4.295 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -3.597 ; -4.149 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -3.664 ; -4.240 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -3.713 ; -4.333 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -3.281 ; -3.806 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -3.639 ; -4.217 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -3.556 ; -4.051 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -3.336 ; -3.847 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -3.685 ; -4.241 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -3.345 ; -3.840 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -3.527 ; -4.057 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -3.600 ; -4.118 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -3.498 ; -4.063 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -3.368 ; -3.872 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -3.675 ; -4.219 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.692 ; -4.258 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.665 ; -1.881 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.529 ; -4.057 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.665 ; -1.881 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.528 ; -0.779 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.528 ; -0.779 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.506 ; -0.757 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.532 ; -0.783 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.525 ; -0.776 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.507 ; -0.758 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.505 ; -0.756 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.508 ; -0.759 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.504 ; -0.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.527 ; -0.778 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -1.289 ; -1.508 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.549 ; -1.729 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -1.289 ; -1.508 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.487 ; -1.650 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.907 ; -2.102 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -3.926 ; -4.563 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -4.035 ; -4.622 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.177 ; 11.741 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.947  ; 8.831  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.408  ; 5.424  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 8.203  ; 8.015  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.458  ; 5.427  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.652  ; 5.596  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 8.203  ; 8.015  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 5.331  ; 5.369  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.876  ; 5.939  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 6.000  ; 6.009  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 5.451  ; 5.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.934  ; 5.994  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 5.989  ; 5.918  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.943  ; 6.947  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 5.906  ; 5.899  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 7.409  ; 7.378  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 5.414  ; 5.344  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 6.682  ; 6.816  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.456  ; 5.464  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.602  ; 5.517  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 9.134  ; 9.134  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.710  ; 4.748  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 10.676 ; 10.670 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.736  ; 5.842  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.917  ; 5.009  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 6.561  ; 6.533  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 6.517  ; 6.346  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.959  ; 4.974  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 5.427  ; 5.429  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 5.772  ; 5.724  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.873  ; 4.857  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 4.856  ; 4.924  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 6.517  ; 6.346  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 5.098  ; 5.154  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.961  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.295  ; 6.222  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 5.035  ; 5.044  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 5.434  ; 5.486  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 5.238  ; 5.212  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.734  ; 4.776  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 5.573  ; 5.590  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 1.061  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.961  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 5.304  ; 4.999  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.935 ; 9.499 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 5.426 ; 5.473 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 4.833 ; 4.845 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.759 ; 4.767 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.882 ; 4.848 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.067 ; 5.011 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 7.597 ; 7.402 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.759 ; 4.792 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.283 ; 5.339 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 5.402 ; 5.407 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.875 ; 4.827 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.339 ; 5.392 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 5.395 ; 5.323 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.310 ; 6.311 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 5.314 ; 5.304 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 6.758 ; 6.725 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.837 ; 4.767 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 6.059 ; 6.185 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.880 ; 4.884 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.023 ; 4.938 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 4.885 ; 4.819 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.163 ; 4.195 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 6.761 ; 6.850 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.166 ; 5.265 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.354 ; 4.443 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 5.668 ; 5.649 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 4.306 ; 4.302 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.403 ; 4.413 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.852 ; 4.851 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 5.183 ; 5.133 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.320 ; 4.302 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 4.306 ; 4.369 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 5.977 ; 5.799 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.534 ; 4.585 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.434 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.436 ; 2.354 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.555 ; 2.470 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.557 ; 2.472 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.434 ; 2.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.447 ; 2.360 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.469 ; 4.105 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.430 ; 2.348 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.562 ; 2.477 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.562 ; 2.477 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.430 ; 2.348 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.565 ; 2.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.565 ; 2.480 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.446 ; 2.359 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.448 ; 2.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.449 ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.445 ; 2.358 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.563 ; 2.478 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.559 ; 2.474 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.682 ; 5.615 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.475 ; 4.481 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 4.859 ; 4.904 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 4.670 ; 4.642 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.187 ; 4.224 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 4.992 ; 5.005 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.609 ;       ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; 0.511 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.811 ; 4.505 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                  ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 8.413  ; 8.280  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 8.427  ; 8.294  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 8.427  ; 8.294  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 11.284 ; 10.865 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 8.427  ; 8.294  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 9.275  ; 9.142  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 9.264  ; 9.131  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 8.413  ; 8.280  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 9.503  ; 9.370  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 9.956  ; 9.834  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 9.964  ; 9.842  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 10.326 ; 10.204 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 9.956  ; 9.834  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 10.494 ; 10.374 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 10.606 ; 10.484 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 9.431  ; 9.298  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 10.301 ; 10.179 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.666  ; 2.537  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.793  ; 2.671  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.793  ; 2.671  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.672  ; 2.539  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.666  ; 2.546  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.794  ; 2.672  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.796  ; 2.674  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.796  ; 2.674  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.671  ; 2.538  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.673  ; 2.540  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.670  ; 2.537  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.674  ; 2.541  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.794  ; 2.672  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.660 ; 4.527 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.675 ; 4.542 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.675 ; 4.542 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 7.497 ; 7.078 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.675 ; 4.542 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.489 ; 5.356 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.477 ; 5.344 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.660 ; 4.527 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.707 ; 5.574 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 6.170 ; 6.048 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 6.178 ; 6.056 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 6.525 ; 6.403 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 6.170 ; 6.048 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 6.682 ; 6.562 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 6.794 ; 6.672 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.638 ; 5.505 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 6.501 ; 6.379 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.265 ; 2.138 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.393 ; 2.271 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.393 ; 2.271 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.265 ; 2.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.396 ; 2.274 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.272 ; 2.139 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.274 ; 2.141 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.271 ; 2.138 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.275 ; 2.142 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.394 ; 2.272 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 8.294     ; 8.427     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 8.324     ; 8.457     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 8.324     ; 8.457     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 10.927    ; 11.346    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 8.324     ; 8.457     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 9.190     ; 9.323     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 9.193     ; 9.326     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 8.294     ; 8.427     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 9.413     ; 9.546     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 9.982     ; 10.104    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 9.893     ; 10.015    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 10.254    ; 10.376    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 9.982     ; 10.104    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 10.425    ; 10.545    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 10.552    ; 10.674    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 9.338     ; 9.471     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 10.228    ; 10.350    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.729     ; 2.851     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.729     ; 2.851     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.573     ; 2.706     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.604     ; 2.724     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.732     ; 2.854     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.572     ; 2.705     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.574     ; 2.707     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.571     ; 2.704     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.575     ; 2.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.730     ; 2.852     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.450     ; 4.583     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.479     ; 4.612     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.479     ; 4.612     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 7.047     ; 7.466     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.479     ; 4.612     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.310     ; 5.443     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.313     ; 5.446     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.450     ; 4.583     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.524     ; 5.657     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 6.099     ; 6.221     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 6.014     ; 6.136     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 6.360     ; 6.482     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 6.099     ; 6.221     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 6.519     ; 6.639     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 6.646     ; 6.768     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.452     ; 5.585     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 6.335     ; 6.457     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.326     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.326     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.200     ; 2.320     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.329     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.172     ; 2.305     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.174     ; 2.307     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.171     ; 2.304     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.175     ; 2.308     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.327     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 17.754 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                                          ;
; Synchronization Node    ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 17.754                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.089        ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.665        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.445                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.228        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.217        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.452                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.232        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.220        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                              ;
+------------+-----------------+----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                               ; Note ;
+------------+-----------------+----------------------------------------------------------+------+
; 135.23 MHz ; 135.23 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 436.11 MHz ; 436.11 MHz      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.482  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.707 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.246 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.320 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2.234 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.935 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.716  ; 0.000         ;
; CLOCK_50                                                 ; 9.709  ; 0.000         ;
; altera_reserved_tck                                      ; 49.501 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.744 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                ; To Node                                                  ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.482 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]            ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 2.448      ;
; 2.605 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.311      ;
; 2.614 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.302      ;
; 2.622 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.291      ;
; 2.631 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.282      ;
; 2.641 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]            ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.278      ;
; 2.659 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.257      ;
; 2.661 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.255      ;
; 2.676 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.237      ;
; 2.676 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.240      ;
; 2.678 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.235      ;
; 2.681 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.235      ;
; 2.686 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]            ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.076     ; 2.233      ;
; 2.691 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.222      ;
; 2.696 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.217      ;
; 2.742 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.171      ;
; 2.748 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]            ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.065     ; 2.182      ;
; 2.749 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.164      ;
; 2.751 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.162      ;
; 2.758 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.155      ;
; 2.764 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19]           ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 2.165      ;
; 2.765 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.159      ;
; 2.768 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.147      ;
; 2.771 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.145      ;
; 2.778 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.138      ;
; 2.782 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.134      ;
; 2.783 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[3]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 7.129      ;
; 2.788 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[2]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.125      ;
; 2.793 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[7]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.120      ;
; 2.793 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.131      ;
; 2.796 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.128      ;
; 2.796 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]            ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 7.122      ;
; 2.797 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[8]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.116      ;
; 2.800 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.113      ;
; 2.802 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.111      ;
; 2.803 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.069     ; 2.123      ;
; 2.804 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.109      ;
; 2.805 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[6]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.108      ;
; 2.807 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[5]   ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.106      ;
; 2.809 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[2]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.104      ;
; 2.809 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23]           ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.066     ; 2.120      ;
; 2.810 ; system:inst_cpu|system_cpu:cpu|d_address_offset_field[1] ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.106      ;
; 2.811 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.102      ;
; 2.812 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.123      ;
; 2.813 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]            ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.102      ;
; 2.814 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.060     ; 2.121      ;
; 2.816 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]    ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.100      ;
; 2.816 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[5]    ; system:inst_cpu|system_cpu:cpu|d_writedata[5]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.097      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[23]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[21]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[20]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[19]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[18]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[28]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[25]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.817 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[24]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.119      ;
; 2.822 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[6]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.113      ;
; 2.824 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[4]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.092      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[23]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[21]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[20]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[19]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[18]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[28]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[25]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.826 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[24]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.110      ;
; 2.827 ; system:inst_cpu|system_cpu:cpu|d_address_offset_field[1] ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.086      ;
; 2.831 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[4]    ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.082      ;
; 2.831 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[6]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.104      ;
; 2.836 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[1]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.099      ;
; 2.836 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.071     ; 2.088      ;
; 2.839 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[4]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.096      ;
; 2.840 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[3]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.095      ;
; 2.841 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[4]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.072      ;
; 2.845 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[9]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.071      ;
; 2.845 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[1]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.090      ;
; 2.846 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[11]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.068      ;
; 2.848 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[4]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.087      ;
; 2.849 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[3]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 7.086      ;
; 2.849 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.076      ;
; 2.853 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[13]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.063      ;
; 2.854 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[9]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.062      ;
; 2.855 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[11]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 7.059      ;
; 2.860 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|d_writedata[13]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.053      ;
; 2.865 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.060      ;
; 2.869 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[11]   ; system:inst_cpu|system_cpu:cpu|d_writedata[13]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.044      ;
; 2.870 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[13]   ; system:inst_cpu|system_cpu:cpu|d_writedata[10]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 7.043      ;
; 2.875 ; system:inst_cpu|system_cpu:cpu|d_address_line_field[1]   ; system:inst_cpu|system_cpu:cpu|d_writedata[7]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 7.041      ;
; 2.876 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.049      ;
; 2.878 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.061      ;
; 2.878 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.061      ;
; 2.878 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[14]   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 7.061      ;
; 2.878 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]               ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.070     ; 2.047      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[23]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[21]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[20]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[19]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[18]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[28]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
; 2.879 ; system:inst_cpu|system_cpu:cpu|d_address_tag_field[6]    ; system:inst_cpu|system_cpu:cpu|d_writedata[25]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 7.057      ;
+-------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 97.707 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.230      ;
; 97.772 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.165      ;
; 97.777 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.160      ;
; 97.806 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.131      ;
; 97.807 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.130      ;
; 97.807 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.130      ;
; 97.811 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.126      ;
; 97.825 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.112      ;
; 97.872 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.065      ;
; 97.876 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.061      ;
; 97.877 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.060      ;
; 97.906 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.031      ;
; 97.906 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.031      ;
; 97.907 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.030      ;
; 97.907 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.030      ;
; 97.911 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.026      ;
; 97.912 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.025      ;
; 97.924 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.013      ;
; 97.925 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 2.012      ;
; 97.972 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.965      ;
; 97.976 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.961      ;
; 97.976 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.961      ;
; 97.977 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.960      ;
; 98.006 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.931      ;
; 98.006 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.931      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.007 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.930      ;
; 98.011 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.926      ;
; 98.012 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.925      ;
; 98.012 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.925      ;
; 98.024 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.913      ;
; 98.025 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.912      ;
; 98.030 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.907      ;
; 98.072 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.865      ;
; 98.076 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.861      ;
; 98.076 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.861      ;
; 98.077 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.860      ;
; 98.078 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.859      ;
; 98.106 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.831      ;
; 98.106 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.831      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.107 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.830      ;
; 98.111 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.826      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.112 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.825      ;
; 98.124 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.813      ;
; 98.125 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.812      ;
; 98.130 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.807      ;
; 98.130 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.807      ;
; 98.172 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.765      ;
; 98.176 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.761      ;
; 98.176 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.761      ;
; 98.177 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.760      ;
; 98.178 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.759      ;
; 98.179 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.758      ;
; 98.206 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.731      ;
; 98.206 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.731      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.207 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.730      ;
; 98.208 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.729      ;
; 98.211 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.726      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.728      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.212 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.725      ;
; 98.224 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.713      ;
; 98.225 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.712      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.230 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.707      ;
; 98.272 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.665      ;
; 98.276 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.661      ;
; 98.276 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.661      ;
; 98.277 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.660      ;
; 98.278 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.659      ;
; 98.279 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.658      ;
; 98.282 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.658      ;
; 98.306 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.631      ;
; 98.306 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.631      ;
; 98.307 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.630      ;
; 98.307 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.630      ;
; 98.308 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.629      ;
; 98.310 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.630      ;
; 98.310 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.630      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.628      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.628      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.312 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.625      ;
; 98.314 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.626      ;
; 98.314 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.626      ;
; 98.324 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.058     ; 1.613      ;
; 98.328 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.612      ;
; 98.330 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.055     ; 1.610      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.246 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.762      ;
; 0.291 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.807      ;
; 0.301 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.340      ; 0.810      ;
; 0.301 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.815      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[21]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.817      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.815      ;
; 0.302 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.816      ;
; 0.304 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.818      ;
; 0.305 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 0.821      ;
; 0.306 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.826      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.818      ;
; 0.308 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[6]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.823      ;
; 0.308 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.828      ;
; 0.309 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[9]                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.824      ;
; 0.309 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5] ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 0.829      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.344      ; 0.823      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 0.820      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.825      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 0.825      ;
; 0.310 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.345      ; 0.824      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_next.000                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_next.000                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_state.000                                                                                                                                                             ; system:inst_cpu|system_sdram:sdram|i_state.000                                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_refs[0]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_refs[1]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_refs[2]                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                               ; system:inst_cpu|system_sdram:sdram|init_done                                                                                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[1]                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                           ; system:inst_cpu|system_cpu:cpu|A_dc_wb_wr_active                                                                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                              ; system:inst_cpu|altera_merlin_slave_translator:pio_int3_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                           ; system:inst_cpu|altera_avalon_sc_fifo:pio_int3_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|A_dc_fill_active                                                                                                                                                            ; system:inst_cpu|system_cpu:cpu|A_dc_fill_active                                                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][84]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                          ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|end_begintransfer                                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|i_cmd[2]                                                                                                                                                                ; system:inst_cpu|system_sdram:sdram|i_cmd[2]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                               ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][85]                                                                                                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|entries[0]                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|ack_refresh_request                                                                                                                                                     ; system:inst_cpu|system_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_sdram:sdram|refresh_request                                                                                                                                                         ; system:inst_cpu|system_sdram:sdram|refresh_request                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                  ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|resetlatch                                                          ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                        ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                            ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                                                                 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[1]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[1]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[1]                                                                                                                                                 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[1]                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[5]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[5]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[6]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[6]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[4]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[4]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[3]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[3]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[2]                                                                                                                                             ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[2]                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[2]                                                                                                                                                 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[2]                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_error                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_error                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                 ; system:inst_cpu|system_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                 ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; system:inst_cpu|system_cpu:cpu|i_read                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|i_read                                                                                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_count[0]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_count[2]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_count[1]                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                                                                              ; system:inst_cpu|system_sdram:sdram|i_next.101                                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                                                             ; system:inst_cpu|system_sdram:sdram|i_state.101                                                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|rd_address                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                          ; system:inst_cpu|system_sdram:sdram|system_sdram_input_efifo_module:the_system_sdram_input_efifo_module|wr_address                                                                                                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                              ; system:inst_cpu|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|A_dc_wb_rd_data_first                                                                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                         ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[1]                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                         ; system:inst_cpu|system_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[1]                                                                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|A_dc_fill_dp_offset[2]                                                                                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|transmitting                                                      ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|transmitting                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                   ; system:inst_cpu|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                             ; system:inst_cpu|altera_avalon_sc_fifo:pio_sw_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                            ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; system:inst_cpu|altera_avalon_sc_fifo:pio_key_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:pio_led_green_s1_translator|wait_latency_counter[1]                                                                                                         ; system:inst_cpu|altera_merlin_slave_translator:pio_led_green_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; system:inst_cpu|altera_avalon_sc_fifo:pio_led_green_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                         ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                      ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                      ; system:inst_cpu|altera_avalon_sc_fifo:sys_clk_timer_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                            ; system:inst_cpu|altera_avalon_sc_fifo:dm9000e_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.320 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.519      ;
; 0.348 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.547      ;
; 0.492 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.692      ;
; 0.494 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.693      ;
; 0.495 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.498 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.699      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.707      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.708      ;
; 0.736 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.935      ;
; 0.737 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.936      ;
; 0.738 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.937      ;
; 0.739 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.935      ;
; 0.739 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.938      ;
; 0.740 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.939      ;
; 0.741 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.940      ;
; 0.742 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.941      ;
; 0.743 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.942      ;
; 0.743 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.942      ;
; 0.744 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.943      ;
; 0.745 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.944      ;
; 0.745 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.944      ;
; 0.746 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.945      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.747 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.946      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.948      ;
; 0.751 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.950      ;
; 0.752 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.951      ;
; 0.752 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.951      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.754 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.953      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.954      ;
; 0.756 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 0.952      ;
; 0.756 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.955      ;
; 0.825 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.024      ;
; 0.826 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.025      ;
; 0.827 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.026      ;
; 0.828 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.024      ;
; 0.828 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.027      ;
; 0.829 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.028      ;
; 0.830 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.029      ;
; 0.831 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.030      ;
; 0.832 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.031      ;
; 0.833 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.032      ;
; 0.834 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.033      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.031      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.034      ;
; 0.835 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.031      ;
; 0.836 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.035      ;
; 0.837 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.036      ;
; 0.838 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.037      ;
; 0.839 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.038      ;
; 0.840 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.039      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.040      ;
; 0.841 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.040      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.843 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.042      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.844 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.043      ;
; 0.845 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.041      ;
; 0.847 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.046      ;
; 0.848 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.047      ;
; 0.848 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.047      ;
; 0.850 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.049      ;
; 0.850 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.049      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.851 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.050      ;
; 0.852 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.048      ;
; 0.853 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.049      ;
; 0.922 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.121      ;
; 0.923 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.122      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.120      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.123      ;
; 0.924 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.052      ; 1.120      ;
; 0.925 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.124      ;
; 0.926 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 1.125      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.097     ; 2.664      ;
; 2.234 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.107     ; 2.654      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.235 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.108     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 2.237 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.106     ; 2.652      ;
; 6.785 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.955      ;
; 6.785 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.955      ;
; 6.785 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.955      ;
; 6.785 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.955      ;
; 6.785 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.955      ;
; 6.786 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.951      ;
; 6.786 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.157     ; 2.954      ;
; 6.786 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.160     ; 2.951      ;
; 6.786 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.159     ; 2.952      ;
; 6.832 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 2.869      ;
; 6.832 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.196     ; 2.869      ;
; 6.846 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.185     ; 2.866      ;
; 6.848 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.954      ;
; 6.848 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.954      ;
; 6.853 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 2.865      ;
; 6.853 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 2.865      ;
; 6.854 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.867      ;
; 6.854 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.176     ; 2.867      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.958      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.961      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.960      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.960      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.960      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.960      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.960      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.958      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.958      ;
; 6.861 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.959      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.959      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.959      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.958      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.957      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.958      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.956      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.957      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.957      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 2.951      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.956      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 2.959      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.956      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.956      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.085     ; 2.956      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.094     ; 2.949      ;
; 6.862 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.092     ; 2.951      ;
; 6.869 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.950      ;
; 6.869 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.950      ;
; 6.870 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.952      ;
; 6.870 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 2.952      ;
; 6.879 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 2.938      ;
; 7.021 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.745      ;
; 7.021 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 2.745      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.780      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.780      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.780      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.780      ;
; 7.024 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.780      ;
; 7.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 2.777      ;
; 7.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.776      ;
; 7.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 2.779      ;
; 7.025 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 2.776      ;
; 7.035 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 2.742      ;
; 7.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.741      ;
; 7.042 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.098     ; 2.741      ;
; 7.043 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.743      ;
; 7.043 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.095     ; 2.743      ;
; 7.056 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[3]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.084     ; 2.763      ;
; 7.066 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 2.736      ;
; 7.076 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 2.743      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.935 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.385      ; 2.464      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[19]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|read_latency_shift_reg[0]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[0]                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[23]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[19]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[16]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[1]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[1]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[5]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_data[31]                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[6]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[4]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[18]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[3]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[2]                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[2]                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[26]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_st_bypass_delayed_started                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[23]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.265 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[16]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[21]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[20]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[19]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 2.466      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[24]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[29]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[23]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[21]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[20]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[25]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[22]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[18]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|ien_AE                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[9]                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_regs:the_system_uart_wifi_regs|readdata[9]                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|av_readdata_pre[9]                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[9]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|endofpacketvalue_reg[15]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.463      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|rd_strobe                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[9]                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[8]                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[8]            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 2.464      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[8]                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.459      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|data_to_cpu[8]                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[8]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.459      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|ien_AF                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|pause_irq                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[8]                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 2.459      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[0]                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[0]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|d1_data_in                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|d2_data_in                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|edge_capture                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|irq_mask                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|readdata[0]                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[0]                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 2.461      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[17]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.463      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13]                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.463      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_reg[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|data_to_cpu[13]           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator|av_readdata_pre[13]                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[13]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[13]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[13]                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 2.463      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[12]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[12]                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 2.460      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[11]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 2.462      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 2.465      ;
; 2.266 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|ac                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 2.458      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                  ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[0]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[10]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[11]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[12]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[13]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[14]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[15]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[16]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[17]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[18]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[19]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[1]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[20]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[21]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[22]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[23]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[24]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[25]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[26]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[27]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[28]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[29]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[2]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[30]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[31]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[3]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[4]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[5]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[6]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[7]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[8]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src1[9]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]                                                                                                                                           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                              ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]                                                                                                                                            ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                               ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT12 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT13 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT14 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT15 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT16 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT17 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT18 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT19 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT2  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT20 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT21 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT22 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT23 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT24 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT25 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT26 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT27 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT28 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT29 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT3  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT30 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT31 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT4  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT5  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT6  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT7  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT8  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_75u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT9  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3           ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT1  ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT10 ;
; 4.716 ; 4.987        ; 0.271          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_mult_cell:the_system_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_95u2:auto_generated|ded_mult_ks81:ded_mult1|mac_out3~DATAOUT11 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.709  ; 9.709        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.751  ; 9.751        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.774  ; 9.774        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.225 ; 10.225       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.249 ; 10.249       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.288 ; 10.288       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                           ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                          ;
; 49.502 ; 49.718       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                   ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                             ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                             ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                             ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                             ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                             ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                      ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                      ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                      ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                      ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                      ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                        ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[0]  ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[15] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[35] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37] ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                              ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                       ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                          ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                     ;
; 49.541 ; 49.725       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                           ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                      ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14] ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[3]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[9]  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                          ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|state                                                                                                                             ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                         ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.744 ; 49.960       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.745 ; 49.961       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.855 ; 50.039       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.856 ; 50.040       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.981 ; 49.981       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.981 ; 49.981       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.984 ; 49.984       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.985 ; 49.985       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.015 ; 50.015       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.016 ; 50.016       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.018 ; 50.018       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.018 ; 50.018       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.676 ; 2.898 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.061 ; 7.297 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 3.932 ; 4.378 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.870 ; 4.317 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.932 ; 4.378 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 3.848 ; 4.351 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 3.752 ; 4.211 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.799 ; 4.300 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 3.857 ; 4.376 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.437 ; 3.887 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.778 ; 4.274 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.704 ; 4.117 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.492 ; 3.931 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.822 ; 4.290 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.492 ; 3.923 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.687 ; 4.136 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.744 ; 4.181 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.657 ; 4.143 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 3.516 ; 3.956 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 3.840 ; 4.315 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 3.846 ; 4.340 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 3.691 ; 4.124 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 3.691 ; 4.124 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.020 ; 2.275 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 0.933 ; 1.178 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 0.930 ; 1.175 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 0.930 ; 1.175 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 0.906 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 0.933 ; 1.178 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 0.924 ; 1.169 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 0.907 ; 1.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 0.904 ; 1.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 0.927 ; 1.172 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.237 ; 2.482 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.908 ; 2.132 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.674 ; 1.915 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.851 ; 2.059 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.237 ; 2.482 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 4.677 ; 5.258 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.185 ; 4.686 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.583  ; 0.386  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -1.802 ; -1.995 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -2.829 ; -3.270 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -3.244 ; -3.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -3.304 ; -3.741 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -3.224 ; -3.715 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -3.131 ; -3.581 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -3.176 ; -3.666 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -3.232 ; -3.739 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -2.829 ; -3.270 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -3.156 ; -3.642 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -3.086 ; -3.490 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -2.883 ; -3.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -3.201 ; -3.657 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -2.884 ; -3.306 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -3.060 ; -3.493 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -3.126 ; -3.553 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -3.029 ; -3.500 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -2.907 ; -3.337 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -3.189 ; -3.639 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -3.204 ; -3.668 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.462 ; -1.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -3.064 ; -3.482 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.462 ; -1.711 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.456 ; -0.701 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.456 ; -0.701 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.435 ; -0.682 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.458 ; -0.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.450 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.433 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.436 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.432 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.453 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -1.130 ; -1.364 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -1.355 ; -1.574 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -1.130 ; -1.364 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -1.299 ; -1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.671 ; -1.909 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -3.435 ; -3.956 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -3.526 ; -3.997 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.403 ; 10.855 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.105  ; 8.008  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 4.969  ; 4.913  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 7.439  ; 7.076  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.007  ; 4.933  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.188  ; 5.070  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 7.439  ; 7.076  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.885  ; 4.866  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.390  ; 5.358  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 5.507  ; 5.415  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.987  ; 4.896  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.458  ; 5.399  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 5.475  ; 5.295  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.368  ; 6.202  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 5.397  ; 5.276  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 6.791  ; 6.636  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.974  ; 4.849  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 6.122  ; 6.094  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.007  ; 4.914  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.111  ; 4.943  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 8.193  ; 8.330  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.319  ; 4.290  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 9.552  ; 9.769  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.218  ; 5.207  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.524  ; 4.518  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 5.938  ; 5.854  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 5.897  ; 5.574  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.557  ; 4.502  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.984  ; 4.940  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 5.308  ; 5.191  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.464  ; 4.400  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 4.434  ; 4.399  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 5.897  ; 5.574  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.695  ; 4.655  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.584  ; 2.509  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.578  ; 2.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.653  ; 2.559  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.656  ; 2.562  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.576  ; 2.504  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.351  ; 3.938  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.583  ; 2.508  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.573  ; 2.501  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.664  ; 2.570  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.585  ; 2.510  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.586  ; 2.511  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.582  ; 2.507  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.661  ; 2.567  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.658  ; 2.564  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.669  ; 5.728  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.635  ; 4.551  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 4.998  ; 4.931  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 4.840  ; 4.713  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.358  ; 4.319  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 5.146  ; 5.036  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.848  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.738  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.765  ; 4.370  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                     ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 8.177 ; 8.630 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 4.975 ; 4.922 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 4.443 ; 4.386 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.363 ; 4.324 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.480 ; 4.406 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.654 ; 4.537 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 6.885 ; 6.520 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.363 ; 4.342 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.848 ; 4.814 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.959 ; 4.868 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 4.461 ; 4.370 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.913 ; 4.853 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.931 ; 4.755 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 5.788 ; 5.625 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.856 ; 4.736 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 6.194 ; 6.041 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.446 ; 4.324 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 5.552 ; 5.521 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.480 ; 4.388 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.582 ; 4.417 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 4.396 ; 4.410 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 3.820 ; 3.788 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 6.075 ; 6.289 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 4.697 ; 4.685 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.010 ; 4.005 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 5.142 ; 5.058 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 3.931 ; 3.893 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.047 ; 3.991 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 4.457 ; 4.412 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 4.768 ; 4.653 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 3.958 ; 3.893 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 3.931 ; 3.894 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 5.402 ; 5.075 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 4.178 ; 4.137 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.219 ; 2.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.231 ; 2.155 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.221 ; 2.149 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.296 ; 2.202 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.298 ; 2.204 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.219 ; 2.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.229 ; 2.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.996 ; 3.582 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.215 ; 2.143 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.301 ; 2.207 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.301 ; 2.207 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.228 ; 2.152 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.215 ; 2.143 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.307 ; 2.213 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.307 ; 2.213 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.230 ; 2.154 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.227 ; 2.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.304 ; 2.210 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.301 ; 2.207 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 5.113 ; 5.172 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 4.123 ; 4.039 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 4.472 ; 4.404 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 4.319 ; 4.194 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 3.856 ; 3.816 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 4.613 ; 4.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.435 ;       ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; 0.326 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 4.317 ; 3.921 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                 ;
+---------------+------------+--------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+--------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 7.658  ; 7.533 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 7.682  ; 7.557 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 7.682  ; 7.557 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 10.209 ; 9.745 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 7.682  ; 7.557 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 8.461  ; 8.336 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 8.445  ; 8.320 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 7.658  ; 7.533 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 8.673  ; 8.548 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 9.064  ; 8.922 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 9.068  ; 8.926 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 9.399  ; 9.257 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 9.064  ; 8.922 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 9.581  ; 9.470 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 9.659  ; 9.517 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 8.601  ; 8.476 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 9.380  ; 9.238 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.415  ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.504  ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.504  ; 2.362 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.418  ; 2.293 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.415  ; 2.304 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.507  ; 2.365 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.510  ; 2.368 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.510  ; 2.368 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.417  ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.420  ; 2.295 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.420  ; 2.295 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.421  ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.421  ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.417  ; 2.292 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.421  ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.421  ; 2.296 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.507  ; 2.365 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+--------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.247 ; 4.122 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.269 ; 4.144 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.269 ; 4.144 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.766 ; 6.302 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.269 ; 4.144 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.017 ; 4.892 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.002 ; 4.877 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.247 ; 4.122 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.220 ; 5.095 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.628 ; 5.486 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.632 ; 5.490 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.950 ; 5.808 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.628 ; 5.486 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 6.121 ; 6.010 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 6.199 ; 6.057 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.151 ; 5.026 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.931 ; 5.789 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.059 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.149 ; 2.007 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.149 ; 2.007 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.065 ; 1.940 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.059 ; 1.948 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.155 ; 2.013 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.064 ; 1.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.067 ; 1.942 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.152 ; 2.010 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 7.441     ; 7.566     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 7.451     ; 7.576     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 7.451     ; 7.576     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 9.683     ; 10.147    ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 7.451     ; 7.576     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 8.246     ; 8.371     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 8.258     ; 8.383     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 7.441     ; 7.566     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 8.450     ; 8.575     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 8.886     ; 9.028     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 8.789     ; 8.931     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 9.128     ; 9.270     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 8.886     ; 9.028     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 9.347     ; 9.458     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 9.392     ; 9.534     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 8.376     ; 8.501     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 9.103     ; 9.245     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.417     ; 2.559     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.417     ; 2.559     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 2.324     ; 2.449     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.359     ; 2.470     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.423     ; 2.565     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 2.326     ; 2.451     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 2.323     ; 2.448     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 2.327     ; 2.452     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.420     ; 2.562     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.031     ; 4.156     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.040     ; 4.165     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.040     ; 4.165     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.240     ; 6.704     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.040     ; 4.165     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 4.803     ; 4.928     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 4.815     ; 4.940     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.031     ; 4.156     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.000     ; 5.125     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.449     ; 5.591     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.357     ; 5.499     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.682     ; 5.824     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.449     ; 5.591     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.890     ; 6.001     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.935     ; 6.077     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 4.929     ; 5.054     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.658     ; 5.800     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 2.060     ; 2.202     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 2.060     ; 2.202     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.970     ; 2.095     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 2.001     ; 2.112     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 2.066     ; 2.208     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.969     ; 2.094     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.972     ; 2.097     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 2.063     ; 2.205     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 17.990 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                                          ;
; Synchronization Node    ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 17.990                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.191        ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 8.799        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.621                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.315        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.306        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 18.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.319        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.308        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.356  ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 98.512 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.108 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.193 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                            ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 3.154 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                             ;
+----------------------------------------------------------+-------+---------------+
; Clock                                                    ; Slack ; End Point TNS ;
+----------------------------------------------------------+-------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.283 ; 0.000         ;
+----------------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+----------------------------------------------------------+--------+---------------+
; Clock                                                    ; Slack  ; End Point TNS ;
+----------------------------------------------------------+--------+---------------+
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 4.749  ; 0.000         ;
; CLOCK_50                                                 ; 9.416  ; 0.000         ;
; altera_reserved_tck                                      ; 49.312 ; 0.000         ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 49.782 ; 0.000         ;
+----------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                   ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                         ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.356 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.613      ;
; 3.480 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.480      ;
; 3.514 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.446      ;
; 3.526 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.443      ;
; 3.578 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.387      ;
; 3.582 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.389      ;
; 3.595 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.374      ;
; 3.610 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.364      ;
; 3.613 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.361      ;
; 3.620 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.349      ;
; 3.621 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.344      ;
; 3.623 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.342      ;
; 3.631 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.334      ;
; 3.636 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[23]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.335      ;
; 3.653 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.314      ;
; 3.653 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.314      ;
; 3.653 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.314      ;
; 3.667 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.300      ;
; 3.672 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.302      ;
; 3.678 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.296      ;
; 3.686 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.288      ;
; 3.693 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.281      ;
; 3.694 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.271      ;
; 3.702 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[3]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 1.262      ;
; 3.711 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.254      ;
; 3.714 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[3]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.023     ; 1.250      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.715 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.252      ;
; 3.716 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.249      ;
; 3.719 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.252      ;
; 3.719 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 1.257      ;
; 3.732 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.235      ;
; 3.733 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.234      ;
; 3.738 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.229      ;
; 3.742 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.228      ;
; 3.749 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[11]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.221      ;
; 3.753 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.216      ;
; 3.764 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[4]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.205      ;
; 3.774 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.200      ;
; 3.784 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.190      ;
; 3.799 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.166      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.826 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.022     ; 1.139      ;
; 3.841 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 1.135      ;
; 3.844 ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; system:inst_cpu|system_cpu:cpu|A_rot[12]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.086      ;
; 3.844 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.116      ;
; 3.846 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[13]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.120      ;
; 3.852 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.117      ;
; 3.856 ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; system:inst_cpu|system_cpu:cpu|A_rot[28]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 1.074      ;
; 3.857 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.113      ;
; 3.858 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.111      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[1]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.027     ; 1.101      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.859 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[3]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.013     ; 1.115      ;
; 3.860 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[15]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.110      ;
; 3.861 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[12]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.012     ; 1.114      ;
; 3.862 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[19]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.109      ;
; 3.867 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.102      ;
; 3.868 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.101      ;
; 3.869 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[8]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.012     ; 1.106      ;
; 3.870 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[16]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.012     ; 1.105      ;
; 3.871 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.096      ;
; 3.894 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 1.073      ;
; 3.896 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[6]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 1.072      ;
; 3.904 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.065      ;
; 3.916 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.054      ;
; 3.918 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[7]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.017     ; 1.052      ;
; 3.919 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[27]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.052      ;
; 3.922 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[22]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.047      ;
; 3.924 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[31]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.016     ; 1.047      ;
; 3.939 ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; system:inst_cpu|system_cpu:cpu|A_rot[28]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.991      ;
; 3.940 ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12] ; system:inst_cpu|system_cpu:cpu|A_rot[12]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.057     ; 0.990      ;
; 3.941 ; system:inst_cpu|system_cpu:cpu|M_rot_rn[2]      ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.018     ; 1.028      ;
; 3.947 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 1.029      ;
; 3.948 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[13]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 1.018      ;
; 3.957 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[0]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 1.019      ;
; 3.963 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[12]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.012     ; 1.012      ;
; 3.964 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[24]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 1.012      ;
; 3.968 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[6]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.019     ; 1.000      ;
; 3.974 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[5]   ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.021     ; 0.992      ;
; 3.976 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[17]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.020     ; 0.991      ;
; 3.979 ; system:inst_cpu|system_cpu:cpu|M_rot_step1[24]  ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.011     ; 0.997      ;
+-------+-------------------------------------------------+-------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 98.512 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.436      ;
; 98.559 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.389      ;
; 98.562 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.386      ;
; 98.576 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.372      ;
; 98.580 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.368      ;
; 98.581 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.367      ;
; 98.590 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.358      ;
; 98.591 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.357      ;
; 98.627 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.321      ;
; 98.629 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.319      ;
; 98.630 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.318      ;
; 98.644 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.304      ;
; 98.645 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.303      ;
; 98.648 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.300      ;
; 98.649 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.299      ;
; 98.653 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.295      ;
; 98.658 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.290      ;
; 98.659 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.289      ;
; 98.659 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.289      ;
; 98.695 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.253      ;
; 98.697 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.251      ;
; 98.697 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.251      ;
; 98.698 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.250      ;
; 98.712 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.236      ;
; 98.713 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.235      ;
; 98.716 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.232      ;
; 98.717 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.231      ;
; 98.717 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.231      ;
; 98.720 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.228      ;
; 98.721 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.227      ;
; 98.726 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.222      ;
; 98.726 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.222      ;
; 98.727 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.221      ;
; 98.727 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.221      ;
; 98.763 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.185      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.765 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.183      ;
; 98.766 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.182      ;
; 98.780 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.168      ;
; 98.781 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.167      ;
; 98.784 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.164      ;
; 98.784 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.164      ;
; 98.785 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.163      ;
; 98.785 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.163      ;
; 98.788 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.160      ;
; 98.789 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.159      ;
; 98.789 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.159      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.794 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.154      ;
; 98.795 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.153      ;
; 98.795 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.153      ;
; 98.831 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.117      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.833 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.115      ;
; 98.834 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.114      ;
; 98.848 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.100      ;
; 98.849 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.099      ;
; 98.852 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.096      ;
; 98.852 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.096      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.853 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.095      ;
; 98.855 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.095      ;
; 98.856 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.092      ;
; 98.857 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.091      ;
; 98.857 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.091      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.862 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.086      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.863 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.085      ;
; 98.899 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.049      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.901 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.047      ;
; 98.902 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.046      ;
; 98.903 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.047      ;
; 98.917 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.031      ;
; 98.918 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.032      ;
; 98.919 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.031      ;
; 98.920 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.028      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.921 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.027      ;
; 98.922 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.028      ;
; 98.923 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.027      ;
; 98.924 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.024      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.037     ; 1.025      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.023      ;
; 98.925 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.023      ;
; 98.930 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.018      ;
; 98.930 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.018      ;
; 98.931 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.017      ;
; 98.931 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 100.000      ; -0.039     ; 1.017      ;
+--------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                          ; To Node                                                                                                                                                                                                                                                                                                            ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.108 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[5]                                                                                                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.438      ;
; 0.143 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[3]                                                                                                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.143 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.145 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.145 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.475      ;
; 0.146 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.146 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.476      ;
; 0.148 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.148 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.149 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.149 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.479      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.475      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[4]                                                                                                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.151 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.151 ; system:inst_cpu|system_cpu:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.481      ;
; 0.152 ; system:inst_cpu|system_cpu:cpu|M_bht_ptr_unfiltered[2]                                                                                                                                                                                                                                             ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.478      ;
; 0.152 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.480      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.153 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.483      ;
; 0.154 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.155 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_offset[2]                                                                                                                                                                                                                                              ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.482      ;
; 0.155 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.487      ;
; 0.156 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[11]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.157 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[25]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.158 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[29]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.486      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.160 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.161 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.489      ;
; 0.161 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.484      ;
; 0.161 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[7]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.487      ;
; 0.162 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[2]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.488      ;
; 0.164 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.165 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[2]                                                                                                                                                                                                                                                ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.495      ;
; 0.165 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[18]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.493      ;
; 0.165 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.497      ;
; 0.165 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[8]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.166 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.496      ;
; 0.166 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[3]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.492      ;
; 0.167 ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[29]                                                                                                                                                                                                                                                   ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.167 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.167 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[24]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.495      ;
; 0.168 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[3]                                                                                                                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.168 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[12]                                                                                                                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.495      ;
; 0.170 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.498      ;
; 0.170 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.172 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.504      ;
; 0.173 ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                         ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.505      ;
; 0.174 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.500      ;
; 0.174 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.507      ;
; 0.175 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[12]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.175 ; system:inst_cpu|system_cpu:cpu|A_dc_xfer_wr_data[31]                                                                                                                                                                                                                                               ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.175 ; system:inst_cpu|system_cpu:cpu|ic_fill_line[1]                                                                                                                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.176 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[6]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.177 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.505      ;
; 0.177 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[10]                                                                                                                                                                                                                                                     ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.504      ;
; 0.178 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.506      ;
; 0.180 ; system:inst_cpu|system_cpu:cpu|A_mem_baddr[7]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.503      ;
; 0.180 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[4]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.180 ; system:inst_cpu|system_cpu:cpu|ic_fill_tag[9]                                                                                                                                                                                                                                                      ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.506      ;
; 0.181 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.505      ;
; 0.182 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.509      ;
; 0.186 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                        ; system:inst_cpu|system_cpu:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                                  ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|resetlatch                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                       ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                   ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                       ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                       ; system:inst_cpu|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                        ; system:inst_cpu|altera_avalon_sc_fifo:spi_0_spi_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                                                                                                                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                    ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                                                                                                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                          ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_pio_int3:pio_int3|edge_capture                                                                                                                                                                                                                                              ; system:inst_cpu|system_pio_int3:pio_int3|edge_capture                                                                                                                                                                                                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_pio_int3:pio_int3|irq_mask                                                                                                                                                                                                                                                  ; system:inst_cpu|system_pio_int3:pio_int3|irq_mask                                                                                                                                                                                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                                                                                                                                                         ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                          ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                                                                                                                                                     ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                                                                                                                                                                     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                         ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                                                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                          ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                          ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                                                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                        ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 0.193 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[0]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.204 ; heartbeat:inst_heartbeat|counter_data[21] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.325      ;
; 0.291 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.299 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[1]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.441 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.561      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.563      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[20] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.443 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.564      ;
; 0.451 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[2]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[19] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[3]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.576      ;
; 0.504 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.624      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.627      ;
; 0.506 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.627      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.627      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.629      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[18] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.630      ;
; 0.509 ; heartbeat:inst_heartbeat|counter_data[8]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.628      ;
; 0.517 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.638      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.518 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.639      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.519 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[4]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.640      ;
; 0.520 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.639      ;
; 0.520 ; heartbeat:inst_heartbeat|counter_data[1]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[11] ; heartbeat:inst_heartbeat|counter_data[15] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[3]  ; heartbeat:inst_heartbeat|counter_data[7]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.521 ; heartbeat:inst_heartbeat|counter_data[17] ; heartbeat:inst_heartbeat|counter_data[21] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[15] ; heartbeat:inst_heartbeat|counter_data[19] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[5]  ; heartbeat:inst_heartbeat|counter_data[9]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[13] ; heartbeat:inst_heartbeat|counter_data[17] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.522 ; heartbeat:inst_heartbeat|counter_data[0]  ; heartbeat:inst_heartbeat|counter_data[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.643      ;
; 0.523 ; heartbeat:inst_heartbeat|counter_data[9]  ; heartbeat:inst_heartbeat|counter_data[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.642      ;
; 0.524 ; heartbeat:inst_heartbeat|counter_data[7]  ; heartbeat:inst_heartbeat|counter_data[11] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.643      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[10] ; heartbeat:inst_heartbeat|counter_data[14] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[2]  ; heartbeat:inst_heartbeat|counter_data[6]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[16] ; heartbeat:inst_heartbeat|counter_data[20] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[6]  ; heartbeat:inst_heartbeat|counter_data[10] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[14] ; heartbeat:inst_heartbeat|counter_data[18] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.571 ; heartbeat:inst_heartbeat|counter_data[12] ; heartbeat:inst_heartbeat|counter_data[16] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.692      ;
; 0.572 ; heartbeat:inst_heartbeat|counter_data[4]  ; heartbeat:inst_heartbeat|counter_data[8]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.693      ;
+-------+-------------------------------------------+-------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                             ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[12]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[21]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[5]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[20]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[4]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[9]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[28]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[10]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[26]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[6]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[22]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[2]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[18]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[25]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[16]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[0]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[1]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[29]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[30]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[8]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[24]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.043     ; 1.790      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[17]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[14]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.050     ; 1.783      ;
; 3.154 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[13]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.052     ; 1.781      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[27]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[11]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[3]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[19]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[23]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[7]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[15]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 3.155 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|Mn_rot_step2[31]     ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -0.048     ; 1.784      ;
; 7.879 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[8]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.104     ; 1.954      ;
; 7.879 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[2]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 1.953      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[12]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.107     ; 1.950      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[13]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 1.954      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[7]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.105     ; 1.952      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[10]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 1.954      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[11]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 1.954      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[9]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 1.954      ;
; 7.880 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[14]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.103     ; 1.954      ;
; 7.904 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 1.962      ;
; 7.904 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 1.962      ;
; 7.906 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[1]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 1.904      ;
; 7.906 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[0]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.128     ; 1.904      ;
; 7.911 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.968      ;
; 7.911 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.968      ;
; 7.913 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.965      ;
; 7.913 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 1.961      ;
; 7.913 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 1.961      ;
; 7.914 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.067     ; 1.959      ;
; 7.915 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[3]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.120     ; 1.903      ;
; 7.919 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.960      ;
; 7.919 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.963      ;
; 7.919 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.963      ;
; 7.919 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[15]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.960      ;
; 7.920 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 1.956      ;
; 7.921 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[15]      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 1.902      ;
; 7.921 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[5]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 1.905      ;
; 7.921 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[4]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.115     ; 1.902      ;
; 7.921 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|za_data[6]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.112     ; 1.905      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[3]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[5]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.956      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[6]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[2]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.956      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[8]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.924 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[1]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[4]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.958      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_addr[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.953      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[7]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.955      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[9]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[10]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[11]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[12]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.953      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[13]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_data[14]       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.957      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.953      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_dqm[1]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 1.953      ;
; 7.925 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_bank[0]        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.955      ;
; 8.005 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.841      ;
; 8.005 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_1  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 1.841      ;
; 8.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_2  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.857      ;
; 8.013 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_8  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 1.858      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_3  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 1.840      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_7  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.058     ; 1.856      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_9  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_10 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_11 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_12 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 1.854      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_13 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.014 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_14 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.056     ; 1.858      ;
; 8.020 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_15 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 1.839      ;
; 8.020 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_4  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 1.839      ;
; 8.020 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_5  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 1.842      ;
; 8.020 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|oe~_Duplicate_6  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 1.842      ;
; 8.030 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[0]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 1.837      ;
; 8.035 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[3]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 1.845      ;
; 8.036 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_sdram:sdram|m_cmd[2]         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.842      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                                    ; Launch Clock                                             ; Latch Clock                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+
; 1.283 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][84]                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][84]                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[21]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[20]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|i_readdata_d1[19]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[1]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|read_latency_shift_reg[0]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:pio_vscodec_s1_translator|wait_latency_counter[0]                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][103]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_avalon_sc_fifo:pio_vscodec_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][103]                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[0]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[1]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[2]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|pending_response_count[3]                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_traffic_limiter:limiter_001|has_pending_responses                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[24]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[29]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[29]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[17]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[0]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[23]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[26]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[26]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[19]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[21]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[27]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[27]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[20]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[25]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[25]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[22]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[18]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[16]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[9]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:uart_wifi_s1_translator|av_readdata_pre[9]                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[9]                                                                              ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|endofpacketvalue_reg[15]          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[9]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[9]                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|rd_strobe                                                                                                                               ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[9]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[9]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ipending_reg_irq0                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[8]                                                                                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[8]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[8]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_spi_0:spi_0|data_to_cpu[8]                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|d1_data_in                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|d2_data_in                                                                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|edge_capture                                                                                                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|irq_mask                                                                                                                          ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_int3:pio_int3|readdata[0]                                                                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[0]                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[0]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[0]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[17]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[13]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[13]                                                                ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[13]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[13]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_holding_reg[13] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[13]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:spi_0_spi_control_port_translator|av_readdata_pre[12]                                                                       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[12]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_holding_reg[12] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[12]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[11]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[11]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[11]                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[10]                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[10]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:sys_clk_timer_s1_translator|av_readdata_pre[10]                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:dm9000e_s1_translator|av_readdata_pre[10]                                                                                   ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[10]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[15]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[7]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[7]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[7]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[7]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.594      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ipending_reg_irq8                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_avalon_reg:the_system_cpu_nios2_avalon_reg|oci_ienable[1]                    ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|A_ipending_reg_irq1                                                                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[1]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[1]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_vscodec:pio_vscodec|data_out[1]                                                                                                                 ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[1]                                                                         ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_slave_translator:cpu_jtag_debug_module_translator|av_readdata_pre[30]                                                                        ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.595      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|system_epcs_flash_controller_sub:the_system_epcs_flash_controller_sub|epcs_slave_select_holding_reg[5]  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_pio_led_green:pio_led_green|data_out[5]                                                                                                             ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|altera_merlin_width_adapter:width_adapter_001|data_reg[5]                                                                                                  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.597      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[5]                                                                                                                            ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.593      ;
; 1.475 ; system:inst_cpu|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; system:inst_cpu|system_cpu:cpu|d_readdata_d1[31]                                                                                                                           ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.596      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------+----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                    ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                       ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_epcs_flash_controller:epcs_flash_controller|altsyncram:the_boot_copier_rom|altsyncram_gt51:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                   ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                             ;
; 4.749 ; 4.979        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                   ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|D_bht_data[0]                                                                                                                                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|D_bht_data[1]                                                                                                                                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                       ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                             ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                              ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                    ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                     ;
; 4.750 ; 4.980        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                     ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_bht_module:system_cpu_bht|altsyncram:the_altsyncram|altsyncram_fhg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                        ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_a_module:system_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_fvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                              ;
; 4.751 ; 4.981        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_victim_module:system_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_we_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_address_reg0                                                                                                                                              ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_we_reg                                                                                                                                                    ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_r:the_system_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                             ;
; 4.752 ; 4.982        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|system_jtag_uart_0_scfifo_w:the_system_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                             ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a24~portb_address_reg0                                                                                                                                              ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_address_reg0 ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~portb_we_reg       ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_data_module:system_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_2jf1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_dc_tag_module:system_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_f9g1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a12~porta_datain_reg0                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a18~porta_datain_reg0                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a25~porta_datain_reg0                                                                                                                                               ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_data_module:system_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_sjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                                ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                 ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_ic_tag_module:system_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_stg1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                       ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a0~portb_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_ocimem:the_system_cpu_nios2_ocimem|system_cpu_ociram_lpm_dram_bdp_component_module:system_cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_jt72:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_register_bank_b_module:system_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_gvf1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                ;
+-------+--------------+----------------+-----------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.416  ; 9.416        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.449  ; 9.449        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 9.459  ; 9.459        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                   ;
; 10.541 ; 10.541       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.551 ; 10.551       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                   ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.582 ; 10.582       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                           ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                 ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                ;
; 49.313 ; 49.529       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[36]                                                       ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[37]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                         ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                 ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                     ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                            ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                             ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                              ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1   ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]  ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[10]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[11]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[12]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[13]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[14]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[16]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[17]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[18]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[19]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[1]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[20]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[21]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[22]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[23]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[24]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[25]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[26]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[27]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[28]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[29]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[2]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[30]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[31]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[32]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[33]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[34]                                                       ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[3]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[4]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[5]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[6]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[7]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[8]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|sr[9]                                                        ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[0]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[1]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[4]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[5]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[7]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                ;
; 49.356 ; 49.540       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; system:inst_cpu|system_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:system_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]'                                                                                                               ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                    ; Clock Edge ; Target                                                                         ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.782 ; 49.998       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.783 ; 49.999       ; 0.216          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[17]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[18]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[19]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[1]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[20]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[21]                                      ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[2]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[3]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[4]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[5]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[6]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[7]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[8]                                       ;
; 49.816 ; 50.000       ; 0.184          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[9]                                       ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 49.995 ; 49.995       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 49.996 ; 49.996       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[0]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[10]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[11]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[12]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[13]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[14]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[15]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[16]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[17]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[18]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[19]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[1]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[20]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[21]|clk                                            ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[2]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[3]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[4]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[5]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[6]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[7]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[8]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; High Pulse Width ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_heartbeat|counter_data[9]|clk                                             ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|inclk[0] ;
; 50.004 ; 50.004       ; 0.000          ; Low Pulse Width  ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; inst_pll_sys|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl|outclk   ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[0]                                       ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[10]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[11]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[12]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[13]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[14]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[15]                                      ;
; 98.000 ; 100.000      ; 2.000          ; Min Period       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; heartbeat:inst_heartbeat|counter_data[16]                                      ;
+--------+--------------+----------------+------------------+----------------------------------------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.176 ; 1.493 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 3.096 ; 3.552 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.599 ; 3.418 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 2.557 ; 3.363 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 2.599 ; 3.418 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 2.558 ; 3.392 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.490 ; 3.306 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 2.536 ; 3.361 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 2.577 ; 3.413 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.303 ; 3.075 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 2.515 ; 3.340 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 2.441 ; 3.217 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 2.322 ; 3.092 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 2.539 ; 3.352 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 2.322 ; 3.082 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.442 ; 3.256 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 2.491 ; 3.273 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 2.459 ; 3.293 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.339 ; 3.108 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 2.546 ; 3.387 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 2.558 ; 3.391 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 2.474 ; 3.277 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 2.474 ; 3.277 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 1.378 ; 1.844 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 0.610 ; 1.161 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 0.608 ; 1.159 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 0.608 ; 1.159 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 0.610 ; 1.161 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 0.602 ; 1.153 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 0.598 ; 1.147 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 0.597 ; 1.146 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 0.600 ; 1.149 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 0.596 ; 1.145 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 0.605 ; 1.156 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 1.533 ; 1.971 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 1.297 ; 1.761 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.151 ; 1.623 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 1.272 ; 1.731 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 1.533 ; 1.971 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 3.081 ; 3.994 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 2.814 ; 3.659 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.754  ; 0.316  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.356 ; -0.776 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -1.902 ; -2.664 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -2.146 ; -2.941 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -2.186 ; -2.994 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -2.146 ; -2.969 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -2.082 ; -2.886 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -2.125 ; -2.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -2.165 ; -2.989 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -1.902 ; -2.664 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -2.106 ; -2.919 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -2.031 ; -2.799 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -1.917 ; -2.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -2.125 ; -2.929 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -1.917 ; -2.671 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -2.028 ; -2.827 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -2.081 ; -2.855 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -2.047 ; -2.862 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -1.934 ; -2.696 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -2.123 ; -2.938 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -2.133 ; -2.944 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.012 ; -1.475 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.059 ; -2.847 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.012 ; -1.475 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.301 ; -0.852 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.301 ; -0.852 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.291 ; -0.840 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.302 ; -0.853 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.294 ; -0.845 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.292 ; -0.841 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.293 ; -0.842 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.290 ; -0.839 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.297 ; -0.848 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.794 ; -1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.934 ; -1.395 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.794 ; -1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.910 ; -1.367 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.162 ; -1.597 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -2.292 ; -3.129 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -2.381 ; -3.201 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.540 ; 6.945  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 5.168 ; 5.131  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 3.131 ; 3.284  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 5.108 ; 5.091  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 3.179 ; 3.308  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 3.277 ; 3.412  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 5.108 ; 5.091  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 3.112 ; 3.258  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.411 ; 3.624  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 3.472 ; 3.660  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.153 ; 3.283  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.448 ; 3.621  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.427 ; 3.547  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.985 ; 4.212  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.389 ; 3.534  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 4.248 ; 4.509  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 3.120 ; 3.237  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.867 ; 4.123  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 3.171 ; 3.302  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 3.202 ; 3.304  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 5.375 ; 5.201  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.771 ; 2.869  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 6.396 ; 6.049  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.340 ; 3.526  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.816 ; 2.996  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.833 ; 3.915  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 4.153 ; 4.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 2.888 ; 2.993  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 3.173 ; 3.305  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 3.333 ; 3.470  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 2.825 ; 2.920  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 2.840 ; 2.961  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 4.153 ; 4.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.947 ; 3.097  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.703 ; 1.648  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.687 ; 1.636  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.761 ; 1.689  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.763 ; 1.691  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.685 ; 1.634  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.700 ; 1.645  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.767 ; 1.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 3.234 ; 2.940  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.764 ; 1.692  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.764 ; 1.692  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.701 ; 1.646  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.683 ; 1.632  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.771 ; 1.699  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.700 ; 1.645  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.702 ; 1.647  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.768 ; 1.696  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.699 ; 1.644  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.767 ; 1.695  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.766 ; 1.694  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.842 ; 3.632  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.907 ; 3.011  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 3.155 ; 3.305  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 3.020 ; 3.142  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.760 ; 2.879  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 3.240 ; 3.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 0.019 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;       ; -0.009 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.429 ; 3.202  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+-------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.352  ; 5.758  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 3.103  ; 3.271  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 2.787  ; 2.931  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.768  ; 2.887  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.954  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 2.927  ; 3.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.747  ; 4.718  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.768  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.055  ; 3.257  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 3.115  ; 3.292  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.808  ; 2.930  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.092  ; 3.255  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.075  ; 3.187  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.611  ; 3.827  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.039  ; 3.176  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.864  ; 4.111  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.777  ; 2.887  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.497  ; 3.741  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 2.825  ; 2.948  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.859  ; 2.954  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 2.911  ; 2.783  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.442  ; 2.534  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 4.113  ; 3.925  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.000  ; 3.179  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.481  ; 2.655  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.310  ; 3.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 2.493  ; 2.582  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 2.554  ; 2.652  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 2.827  ; 2.951  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 2.980  ; 3.110  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 2.493  ; 2.582  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 2.512  ; 2.624  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 3.829  ; 3.723  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.611  ; 2.753  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.467  ; 3.268  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.572  ; 2.670  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 2.810  ; 2.952  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 2.680  ; 2.795  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.431  ; 2.543  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 2.891  ; 3.034  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -0.255 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -0.283 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.135  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.734 ; 4.660 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.743 ; 4.669 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.743 ; 4.669 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.780 ; 6.464 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.743 ; 4.669 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.241 ; 5.167 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.252 ; 5.178 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.734 ; 4.660 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.367 ; 5.293 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.641 ; 5.548 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.631 ; 5.538 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 5.835 ; 5.742 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.641 ; 5.548 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 5.924 ; 5.859 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 5.997 ; 5.904 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.323 ; 5.249 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 5.823 ; 5.730 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.645 ; 1.552 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.645 ; 1.552 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.577 ; 1.503 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.564 ; 1.499 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.652 ; 1.559 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.576 ; 1.502 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.575 ; 1.501 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.578 ; 1.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.649 ; 1.556 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                        ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 2.660 ; 2.586 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 2.668 ; 2.594 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 2.668 ; 2.594 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 4.685 ; 4.369 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 2.668 ; 2.594 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 3.146 ; 3.072 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 3.156 ; 3.082 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 2.660 ; 2.586 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 3.267 ; 3.193 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 3.540 ; 3.447 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 3.530 ; 3.437 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 3.726 ; 3.633 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 3.540 ; 3.447 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 3.808 ; 3.743 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 3.882 ; 3.789 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 3.225 ; 3.151 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 3.715 ; 3.622 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.404 ; 1.311 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.322 ; 1.257 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.410 ; 1.317 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.335 ; 1.261 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.336 ; 1.262 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.333 ; 1.259 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.337 ; 1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.407 ; 1.314 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                       ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 4.869     ; 4.943     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 4.876     ; 4.950     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 4.876     ; 4.950     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 6.759     ; 7.075     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 4.876     ; 4.950     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 5.462     ; 5.536     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 5.472     ; 5.546     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 4.869     ; 4.943     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 5.608     ; 5.682     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 5.912     ; 6.005     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 5.872     ; 5.965     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 6.107     ; 6.200     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 5.912     ; 6.005     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 6.246     ; 6.311     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 6.290     ; 6.383     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 5.551     ; 5.625     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 6.090     ; 6.183     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.584     ; 1.677     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.584     ; 1.677     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.522     ; 1.596     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.531     ; 1.596     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.591     ; 1.684     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.521     ; 1.595     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.520     ; 1.594     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.523     ; 1.597     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.588     ; 1.681     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                               ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                          ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+
; ENET_DQ[*]    ; CLOCK_50   ; 2.642     ; 2.716     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]   ; CLOCK_50   ; 2.649     ; 2.723     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]   ; CLOCK_50   ; 2.649     ; 2.723     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]   ; CLOCK_50   ; 4.508     ; 4.824     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]   ; CLOCK_50   ; 2.649     ; 2.723     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]   ; CLOCK_50   ; 3.212     ; 3.286     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]   ; CLOCK_50   ; 3.221     ; 3.295     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]   ; CLOCK_50   ; 2.642     ; 2.716     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]   ; CLOCK_50   ; 3.352     ; 3.426     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]   ; CLOCK_50   ; 3.653     ; 3.746     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]   ; CLOCK_50   ; 3.615     ; 3.708     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]  ; CLOCK_50   ; 3.841     ; 3.934     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]  ; CLOCK_50   ; 3.653     ; 3.746     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]  ; CLOCK_50   ; 3.971     ; 4.036     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]  ; CLOCK_50   ; 4.016     ; 4.109     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]  ; CLOCK_50   ; 3.298     ; 3.372     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]  ; CLOCK_50   ; 3.824     ; 3.917     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]   ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]  ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]  ; CLOCK_50   ; 1.342     ; 1.435     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]  ; CLOCK_50   ; 1.288     ; 1.353     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]  ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]  ; CLOCK_50   ; 1.348     ; 1.441     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]  ; CLOCK_50   ; 1.280     ; 1.354     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]  ; CLOCK_50   ; 1.281     ; 1.355     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]  ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12] ; CLOCK_50   ; 1.278     ; 1.352     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14] ; CLOCK_50   ; 1.282     ; 1.356     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15] ; CLOCK_50   ; 1.345     ; 1.438     ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+----------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
Worst Case Available Settling Time: 18.739 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                          ; Synchronization Node                                                                                                                                                                                                                                                                               ; Typical MTBF (Years)   ; Included in Design MTBF ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; UART_RXD                                                                                                                                             ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                  ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                       ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; n/a                    ; Yes                     ;
; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                        ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1        ; n/a                    ; Yes                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; UART_RXD                                                                                                                                          ;
; Synchronization Node    ; system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                                               ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                        ; 18.739                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                               ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                           ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                 ;                        ;              ;                  ;              ;
;  UART_RXD                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                           ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.484        ;
;  system:inst_cpu|system_uart_wifi:uart_wifi|system_uart_wifi_rx:the_system_uart_wifi_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.255        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 19.128                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 9.567        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 9.561        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                     ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                         ; 19.133                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                            ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                            ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.571        ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_sysclk:the_system_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.562        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is n/a Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                        ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                         ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                          ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                          ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                       ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                          ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                           ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                   ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                   ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                      ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                   ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                      ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                          ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                           ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                            ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_nios2_oci_debug:the_system_cpu_nios2_oci_debug|monitor_ready                                                                                                                                          ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                      ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is n/a Years
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                       ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                               ;
; Synchronization Node    ; system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; n/a                                                                                                                                                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                         ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                      ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                         ; User Specified ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                          ; n/a            ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                  ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                  ; n/a            ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                     ; 12.5           ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                  ;                ;              ;                  ;              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                     ;                ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                         ;                ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                          ;                ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                           ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                     ;                ;              ;                  ;              ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                ;              ;                  ; n/a          ;
;  system:inst_cpu|system_cpu:cpu|system_cpu_nios2_oci:the_system_cpu_nios2_oci|system_cpu_jtag_debug_module_wrapper:the_system_cpu_jtag_debug_module_wrapper|system_cpu_jtag_debug_module_tck:the_system_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                   ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                     ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                          ; 1.701  ; 0.108 ; 1.890    ; 1.283   ; 4.694               ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 9.416               ;
;  altera_reserved_tck                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 49.312              ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 1.701  ; 0.108 ; 1.890    ; 1.283   ; 4.694               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 97.388 ; 0.193 ; N/A      ; N/A     ; 49.744              ;
; Design-wide TNS                                           ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                 ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                      ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-----------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                       ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.695 ; 2.898 ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; 7.223 ; 7.395 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; 4.508 ; 5.054 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 4.433 ; 4.975 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 4.508 ; 5.032 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.417 ; 5.015 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 4.298 ; 4.861 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 4.369 ; 4.958 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 4.420 ; 5.054 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 3.969 ; 4.504 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 4.342 ; 4.933 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 4.253 ; 4.759 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 4.024 ; 4.547 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 4.387 ; 4.957 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 4.033 ; 4.540 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 4.235 ; 4.788 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 4.299 ; 4.829 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 4.208 ; 4.795 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 4.056 ; 4.573 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; 4.407 ; 4.987 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; 4.419 ; 5.024 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; 4.236 ; 4.787 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; 4.236 ; 4.787 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; 2.287 ; 2.513 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.057 ; 1.308 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.062 ; 1.313 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.054 ; 1.305 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.033 ; 1.283 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.031 ; 1.281 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.034 ; 1.284 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.030 ; 1.280 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.056 ; 1.307 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; 2.541 ; 2.743 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; 2.167 ; 2.355 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; 1.897 ; 2.124 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; 2.104 ; 2.273 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; 2.541 ; 2.743 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; 5.316 ; 6.045 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; 4.779 ; 5.404 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.794  ; 0.621  ; Rise       ; altera_reserved_tck                                      ;
; altera_reserved_tms ; altera_reserved_tck ; -0.356 ; -0.776 ; Rise       ; altera_reserved_tck                                      ;
; ENET_DQ[*]          ; CLOCK_50            ; -1.902 ; -2.664 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; -2.146 ; -2.941 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; -2.186 ; -2.994 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; -2.146 ; -2.969 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; -2.082 ; -2.886 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; -2.125 ; -2.939 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; -2.165 ; -2.989 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; -1.902 ; -2.664 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; -2.106 ; -2.919 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; -2.031 ; -2.799 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; -1.917 ; -2.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; -2.125 ; -2.929 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; -1.917 ; -2.671 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; -2.028 ; -2.827 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; -2.081 ; -2.855 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; -2.047 ; -2.862 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; -1.934 ; -2.696 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_INT            ; CLOCK_50            ; -2.123 ; -2.938 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DATA0          ; CLOCK_50            ; -2.133 ; -2.944 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; KEY[*]              ; CLOCK_50            ; -1.012 ; -1.475 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]             ; CLOCK_50            ; -2.059 ; -2.847 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[1]             ; CLOCK_50            ; -1.012 ; -1.475 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; -0.301 ; -0.701 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; -0.301 ; -0.701 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; -0.291 ; -0.682 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; -0.302 ; -0.703 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; -0.294 ; -0.695 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; -0.292 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; -0.290 ; -0.680 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; -0.293 ; -0.683 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; -0.290 ; -0.679 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; -0.297 ; -0.698 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SW[*]               ; CLOCK_50            ; -0.794 ; -1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[0]              ; CLOCK_50            ; -0.934 ; -1.395 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[1]              ; CLOCK_50            ; -0.794 ; -1.263 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[2]              ; CLOCK_50            ; -0.910 ; -1.367 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SW[3]              ; CLOCK_50            ; -1.162 ; -1.597 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_DREQ             ; CLOCK_50            ; -2.292 ; -3.129 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SO               ; CLOCK_50            ; -2.381 ; -3.201 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                               ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.177 ; 11.741 ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 8.947  ; 8.831  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 5.408  ; 5.424  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 8.203  ; 8.015  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 5.458  ; 5.427  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 5.652  ; 5.596  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 8.203  ; 8.015  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 5.331  ; 5.369  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 5.876  ; 5.939  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 6.000  ; 6.009  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 5.451  ; 5.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 5.934  ; 5.994  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 5.989  ; 5.918  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 6.943  ; 6.947  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 5.906  ; 5.899  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 7.409  ; 7.378  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 5.414  ; 5.344  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 6.682  ; 6.816  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 5.456  ; 5.464  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 5.602  ; 5.517  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 9.134  ; 9.134  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 4.710  ; 4.748  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 10.676 ; 10.670 ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 5.736  ; 5.842  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 4.917  ; 5.009  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 6.561  ; 6.533  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 6.517  ; 6.346  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 4.959  ; 4.974  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 5.427  ; 5.429  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 5.772  ; 5.724  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 4.873  ; 4.857  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 4.856  ; 4.924  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 6.517  ; 6.346  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 5.098  ; 5.154  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 2.851  ; 2.764  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 2.838  ; 2.756  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 2.957  ; 2.872  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 2.960  ; 2.875  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 2.836  ; 2.754  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 4.870  ; 4.506  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 2.964  ; 2.879  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 2.848  ; 2.761  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 2.833  ; 2.751  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 2.967  ; 2.882  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 2.847  ; 2.760  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 2.849  ; 2.762  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 2.850  ; 2.763  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 2.846  ; 2.759  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 2.965  ; 2.880  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 2.961  ; 2.876  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 6.295  ; 6.222  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 5.035  ; 5.044  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 5.434  ; 5.486  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 5.238  ; 5.212  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 4.734  ; 4.776  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 5.573  ; 5.590  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; 1.061  ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; 0.961  ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 5.304  ; 4.999  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                       ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                          ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.352  ; 5.758  ; Fall       ; altera_reserved_tck                                      ;
; ENET_CE_N           ; CLOCK_50            ; 3.103  ; 3.271  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_CMD            ; CLOCK_50            ; 2.787  ; 2.931  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_DQ[*]          ; CLOCK_50            ; 2.768  ; 2.887  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[0]         ; CLOCK_50            ; 2.833  ; 2.954  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[1]         ; CLOCK_50            ; 2.927  ; 3.053  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[2]         ; CLOCK_50            ; 4.747  ; 4.718  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[3]         ; CLOCK_50            ; 2.768  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[4]         ; CLOCK_50            ; 3.055  ; 3.257  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[5]         ; CLOCK_50            ; 3.115  ; 3.292  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[6]         ; CLOCK_50            ; 2.808  ; 2.930  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[7]         ; CLOCK_50            ; 3.092  ; 3.255  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[8]         ; CLOCK_50            ; 3.075  ; 3.187  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[9]         ; CLOCK_50            ; 3.611  ; 3.827  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[10]        ; CLOCK_50            ; 3.039  ; 3.176  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[11]        ; CLOCK_50            ; 3.864  ; 4.111  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[12]        ; CLOCK_50            ; 2.777  ; 2.887  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[13]        ; CLOCK_50            ; 3.497  ; 3.741  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[14]        ; CLOCK_50            ; 2.825  ; 2.948  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  ENET_DQ[15]        ; CLOCK_50            ; 2.859  ; 2.954  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_OE_N           ; CLOCK_50            ; 2.911  ; 2.783  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_RST_N          ; CLOCK_50            ; 2.442  ; 2.534  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; ENET_WE_N           ; CLOCK_50            ; 4.113  ; 3.925  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_ASDO           ; CLOCK_50            ; 3.000  ; 3.179  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_DCLK           ; CLOCK_50            ; 2.481  ; 2.655  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; EPCS_NCSO           ; CLOCK_50            ; 3.310  ; 3.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; LED_GREEN[*]        ; CLOCK_50            ; 2.493  ; 2.582  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[0]       ; CLOCK_50            ; 2.554  ; 2.652  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[1]       ; CLOCK_50            ; 2.827  ; 2.951  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[2]       ; CLOCK_50            ; 2.980  ; 3.110  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[3]       ; CLOCK_50            ; 2.493  ; 2.582  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[4]       ; CLOCK_50            ; 2.512  ; 2.624  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[5]       ; CLOCK_50            ; 3.829  ; 3.723  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  LED_GREEN[6]       ; CLOCK_50            ; 2.611  ; 2.753  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_ADDR[*]       ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[0]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[1]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[2]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[3]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[4]      ; CLOCK_50            ; 1.461  ; 1.406  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[5]      ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[6]      ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[7]      ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[8]      ; CLOCK_50            ; 1.444  ; 1.394  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[9]      ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[10]     ; CLOCK_50            ; 1.519  ; 1.448  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[11]     ; CLOCK_50            ; 1.520  ; 1.449  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_ADDR[12]     ; CLOCK_50            ; 1.442  ; 1.392  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_0          ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_BA_1          ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CS_N          ; CLOCK_50            ; 2.992  ; 2.698  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQ[*]         ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[0]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[1]        ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[2]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[3]        ; CLOCK_50            ; 1.440  ; 1.390  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[4]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[5]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[6]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[7]        ; CLOCK_50            ; 1.458  ; 1.403  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[8]        ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[9]        ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[10]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[11]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[12]       ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[13]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[14]       ; CLOCK_50            ; 1.460  ; 1.405  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
;  SDRAM_DQ[15]       ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQML          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_DQMU          ; CLOCK_50            ; 1.456  ; 1.401  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_RAS_N         ; CLOCK_50            ; 1.524  ; 1.453  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_WE_N          ; CLOCK_50            ; 1.523  ; 1.452  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; UART_TXD            ; CLOCK_50            ; 3.467  ; 3.268  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SCLK             ; CLOCK_50            ; 2.572  ; 2.670  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_SI               ; CLOCK_50            ; 2.810  ; 2.952  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XCS              ; CLOCK_50            ; 2.680  ; 2.795  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XDCS             ; CLOCK_50            ; 2.431  ; 2.543  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; VS_XRESET           ; CLOCK_50            ; 2.891  ; 3.034  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ;
; SDRAM_CLK           ; CLOCK_50            ; -0.255 ;        ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; SDRAM_CLK           ; CLOCK_50            ;        ; -0.283 ; Fall       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[1] ;
; LED_HEARTBEAT       ; CLOCK_50            ; 3.135  ; 2.906  ; Rise       ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VS_SI               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ENET_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VS_DREQ             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VS_SO               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; UART_RXD            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-08 V                   ; 3.1 V               ; -0.0261 V           ; 0.227 V                              ; 0.278 V                              ; 1.5e-09 s                   ; 1.32e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-08 V                  ; 3.1 V              ; -0.0261 V          ; 0.227 V                             ; 0.278 V                             ; 1.5e-09 s                  ; 1.32e-09 s                 ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.07e-08 V                   ; 3.12 V              ; -0.0141 V           ; 0.213 V                              ; 0.204 V                              ; 6.63e-10 s                  ; 1.57e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.07e-08 V                  ; 3.12 V             ; -0.0141 V          ; 0.213 V                             ; 0.204 V                             ; 6.63e-10 s                 ; 1.57e-09 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.54e-06 V                   ; 3.09 V              ; -0.0134 V           ; 0.121 V                              ; 0.243 V                              ; 1.77e-09 s                  ; 1.7e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 4.54e-06 V                  ; 3.09 V             ; -0.0134 V          ; 0.121 V                             ; 0.243 V                             ; 1.77e-09 s                 ; 1.7e-09 s                  ; Yes                       ; Yes                       ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.88e-06 V                   ; 3.1 V               ; -0.00504 V          ; 0.088 V                              ; 0.154 V                              ; 8.34e-10 s                  ; 1.96e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.88e-06 V                  ; 3.1 V              ; -0.00504 V         ; 0.088 V                             ; 0.154 V                             ; 8.34e-10 s                 ; 1.96e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; SDRAM_CLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CKE           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_CS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRAM_RAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_CAS_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_WE_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQML          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQMU          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_ADDR[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_ADDR[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_BA_0          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_BA_1          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.258 V            ; 0.41 V                               ; 0.318 V                              ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.258 V           ; 0.41 V                              ; 0.318 V                             ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_NCSO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; LED_GREEN[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED_GREEN[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED_GREEN[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED_GREEN[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED_HEARTBEAT       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CMD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ENET_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_RST_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XRESET           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XCS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_XDCS             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_SCLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VS_SI               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SDRAM_DQ[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDRAM_DQ[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ENET_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; ENET_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ENET_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ENET_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0          ; false path ; false path ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0          ; 0          ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 424674     ; 64         ; 224        ; 0          ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 253        ; 0          ; 0          ; 0          ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths   ; RF Paths   ; FF Paths   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0          ; false path ; false path ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                                      ; false path ; 0          ; 0          ; 0          ;
; altera_reserved_tck                                      ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0          ; 0          ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 424674     ; 64         ; 224        ; 0          ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] ; 253        ; 0          ; 0          ; 0          ;
+----------------------------------------------------------+----------------------------------------------------------+------------+------------+------------+------------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                  ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2635       ; 0        ; 32         ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                   ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; From Clock                                               ; To Clock                                                 ; RR Paths   ; FR Paths ; RF Paths   ; FF Paths ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
; altera_reserved_tck                                      ; altera_reserved_tck                                      ; false path ; 0        ; false path ; 0        ;
; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] ; 2635       ; 0        ; 32         ; 0        ;
+----------------------------------------------------------+----------------------------------------------------------+------------+----------+------------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 109   ; 109  ;
; Unconstrained Output Ports      ; 77    ; 77   ;
; Unconstrained Output Port Paths ; 695   ; 695  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1.33 SJ Full Version
    Info: Processing started: Thu Mar 06 15:35:09 2014
Info: Command: quartus_sta de0_nano_system -c de0_nano_system
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'system/synthesis/submodules/system_cpu.sdc'
Info (332104): Reading SDC File: 'de0_nano_system.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -54.00 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {inst_pll_sys|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -duty_cycle 50.00 -name {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]} {inst_pll_sys|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.701
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.701         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    97.388         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.252
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.252         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.361         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 1.890
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.890         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.164
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.164         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.694         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.747         0.000 CLOCK_50 
    Info (332119):    49.541         0.000 altera_reserved_tck 
    Info (332119):    49.747         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 17.754 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.482
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.482         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    97.707         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.246
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.246         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.320         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 2.234
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.234         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.935
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.935         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.716
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.716         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.709         0.000 CLOCK_50 
    Info (332119):    49.501         0.000 altera_reserved_tck 
    Info (332119):    49.744         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 17.990 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 3.356
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.356         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    98.512         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.108
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.108         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.193         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 3.154
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.154         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 1.283
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.283         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.749
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.749         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.416         0.000 CLOCK_50 
    Info (332119):    49.312         0.000 altera_reserved_tck 
    Info (332119):    49.782         0.000 inst_pll_sys|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.400
    Info (332114): Worst Case Available Settling Time: 18.739 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 455 megabytes
    Info: Processing ended: Thu Mar 06 15:35:16 2014
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


