// Seed: 3778706982
module module_0;
  final assign {id_1, id_1, 1'b0 + id_1} = id_1;
  wor id_2;
  initial
    @(posedge 1'h0) begin
      $display(~|1, id_1, id_1);
      id_2 = id_2 >> {id_1, id_2};
      id_2 = 1;
    end
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output tri1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output wand id_6,
    input supply1 id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12,
    input wand id_13
);
  assign id_2 = 1;
  module_0();
endmodule
