-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/19/2024 18:31:51"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	TopLevel IS
    PORT (
	HEX0 : OUT std_logic_vector(6 DOWNTO 0);
	KEY : IN std_logic_vector(3 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	HEX1 : OUT std_logic_vector(6 DOWNTO 0);
	HEX2 : OUT std_logic_vector(6 DOWNTO 0);
	HEX3 : OUT std_logic_vector(6 DOWNTO 0);
	HEX4 : OUT std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END TopLevel;

-- Design Ports Information
-- HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[4]	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX3[0]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[2]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[1]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- HEX4[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF TopLevel IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_HEX0 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_HEX1 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX2 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX3 : std_logic_vector(6 DOWNTO 0);
SIGNAL ww_HEX4 : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \inst|inst1|state.T0~q\ : std_logic;
SIGNAL \inst|inst1|state~9_combout\ : std_logic;
SIGNAL \inst|inst1|state.T1~q\ : std_logic;
SIGNAL \inst|inst1|state~10_combout\ : std_logic;
SIGNAL \inst|inst1|state.T1A~q\ : std_logic;
SIGNAL \inst|inst1|state~8_combout\ : std_logic;
SIGNAL \inst|inst1|state.T2~q\ : std_logic;
SIGNAL \inst|inst1|state~7_combout\ : std_logic;
SIGNAL \inst|inst1|state.T3~q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_Operand[6]~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector4~1_combout\ : std_logic;
SIGNAL \inst|inst1|Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op[0]~0_combout\ : std_logic;
SIGNAL \inst|inst1|Equal7~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector3~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector2~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector2~1_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op2_sel[1]~1_combout\ : std_logic;
SIGNAL \inst|inst1|Equal12~0_combout\ : std_logic;
SIGNAL \inst|inst1|Equal14~0_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op2_sel[1]~2_combout\ : std_logic;
SIGNAL \inst|inst1|data_mem_wren~0_combout\ : std_logic;
SIGNAL \inst|inst1|data_mem_wren~1_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op2_sel[1]~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Equal6~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~1_combout\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \inst|inst1|Mux17~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op2_sel[0]~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector5~1_combout\ : std_logic;
SIGNAL \inst|inst1|Mux10~2_combout\ : std_logic;
SIGNAL \inst|inst1|Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector5~0_combout\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux3~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux6~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~5_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~7_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~11_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~15_combout\ : std_logic;
SIGNAL \inst|inst5|regs[13][9]~q\ : std_logic;
SIGNAL \inst|inst5|Mux38~1_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~9_combout\ : std_logic;
SIGNAL \inst|inst5|regs[7][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~4_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~17_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][9]~q\ : std_logic;
SIGNAL \inst|inst5|Mux38~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~10_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~6_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~14_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][9]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][9]~q\ : std_logic;
SIGNAL \inst|inst5|Mux38~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~8_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~12_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][9]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~16_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][9]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][9]~q\ : std_logic;
SIGNAL \inst|inst5|Mux38~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux38~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~11_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~1_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~19_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~18_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~20_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~2_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[9]~DUPLICATE_q\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \inst|op2|reg_out~8_combout\ : std_logic;
SIGNAL \inst|inst1|data_mem_wren~2_combout\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \inst|inst3|Add0~66_cout\ : std_logic;
SIGNAL \inst|inst3|Add0~25_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux15~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][10]~q\ : std_logic;
SIGNAL \inst|inst5|Mux21~0_combout\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux4~1_combout\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \inst|inst5|regs[4][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][2]~q\ : std_logic;
SIGNAL \inst|inst5|Mux45~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[13][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][2]~q\ : std_logic;
SIGNAL \inst|inst5|Mux45~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][2]~q\ : std_logic;
SIGNAL \inst|inst5|Mux45~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][2]~q\ : std_logic;
SIGNAL \inst|inst5|Decoder0~13_combout\ : std_logic;
SIGNAL \inst|inst5|regs[11][2]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][2]~q\ : std_logic;
SIGNAL \inst|inst5|Mux45~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux45~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~7_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~20_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~19_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~21_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~2_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~3_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~26\ : std_logic;
SIGNAL \inst|inst3|Add0~22\ : std_logic;
SIGNAL \inst|inst3|Add0~17_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][4]~q\ : std_logic;
SIGNAL \inst|inst5|Mux43~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[7][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][4]~q\ : std_logic;
SIGNAL \inst|inst5|Mux43~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][4]~q\ : std_logic;
SIGNAL \inst|inst5|Mux43~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][4]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][4]~q\ : std_logic;
SIGNAL \inst|inst5|Mux43~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux43~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~6_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|regs[0][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][11]~q\ : std_logic;
SIGNAL \inst|inst5|Mux36~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][11]~q\ : std_logic;
SIGNAL \inst|inst5|Mux36~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][11]~q\ : std_logic;
SIGNAL \inst|inst5|Mux36~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][11]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][11]~q\ : std_logic;
SIGNAL \inst|inst5|Mux36~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux36~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~13_combout\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \inst|inst3|Add0~18\ : std_logic;
SIGNAL \inst|inst3|Add0~13_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux12~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux12~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux12~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][3]~q\ : std_logic;
SIGNAL \inst|inst5|Mux28~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][3]~q\ : std_logic;
SIGNAL \inst|inst5|Mux28~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][3]~q\ : std_logic;
SIGNAL \inst|inst5|Mux28~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][3]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][3]~q\ : std_logic;
SIGNAL \inst|inst5|Mux28~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux28~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~5_combout\ : std_logic;
SIGNAL \inst|inst5|Mux13~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][2]~q\ : std_logic;
SIGNAL \inst|inst5|Mux29~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux29~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux29~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux29~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux29~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~4_combout\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux3~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][12]~q\ : std_logic;
SIGNAL \inst|inst5|Mux19~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[11][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][12]~q\ : std_logic;
SIGNAL \inst|inst5|Mux19~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[7][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|regs[5][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][12]~q\ : std_logic;
SIGNAL \inst|inst5|Mux19~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][12]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][12]~q\ : std_logic;
SIGNAL \inst|inst5|Mux19~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux19~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~15_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~46\ : std_logic;
SIGNAL \inst|inst3|Add0~42\ : std_logic;
SIGNAL \inst|inst3|Add0~38\ : std_logic;
SIGNAL \inst|inst3|Add0~33_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux3~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux3~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|regs[7][12]~q\ : std_logic;
SIGNAL \inst|inst5|Mux35~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux35~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux35~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux35~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux35~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~11_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~37_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][11]~q\ : std_logic;
SIGNAL \inst|inst5|Mux20~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux20~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux20~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux20~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux20~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~12_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~6\ : std_logic;
SIGNAL \inst|program_counter|Add0~10\ : std_logic;
SIGNAL \inst|program_counter|Add0~13_sumout\ : std_logic;
SIGNAL \inst|program_counter|tempIncr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|program_counter|Add0~14\ : std_logic;
SIGNAL \inst|program_counter|Add0~17_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~18\ : std_logic;
SIGNAL \inst|program_counter|Add0~22\ : std_logic;
SIGNAL \inst|program_counter|Add0~2\ : std_logic;
SIGNAL \inst|program_counter|Add0~25_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~26\ : std_logic;
SIGNAL \inst|program_counter|Add0~29_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~30\ : std_logic;
SIGNAL \inst|program_counter|Add0~33_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~34\ : std_logic;
SIGNAL \inst|program_counter|Add0~38\ : std_logic;
SIGNAL \inst|program_counter|Add0~41_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[11]~11_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[11]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][10]~q\ : std_logic;
SIGNAL \inst|inst5|Mux21~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][10]~q\ : std_logic;
SIGNAL \inst|inst5|Mux21~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][10]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][10]~q\ : std_logic;
SIGNAL \inst|inst5|Mux21~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux21~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~12_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~41_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux5~0_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux5~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux5~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][10]~q\ : std_logic;
SIGNAL \inst|inst5|Mux37~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux37~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux37~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux37~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux37~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~13_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~37_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[10]~10_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][1]~q\ : std_logic;
SIGNAL \inst|inst5|Mux30~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][1]~q\ : std_logic;
SIGNAL \inst|inst5|Mux30~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][1]~q\ : std_logic;
SIGNAL \inst|inst5|Mux30~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[13][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][1]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][1]~q\ : std_logic;
SIGNAL \inst|inst5|Mux30~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux30~4_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_Operand[1]~feeder_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux15~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][0]~q\ : std_logic;
SIGNAL \inst|inst5|Mux47~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][0]~q\ : std_logic;
SIGNAL \inst|inst5|Mux47~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][0]~q\ : std_logic;
SIGNAL \inst|inst5|Mux47~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][0]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][0]~q\ : std_logic;
SIGNAL \inst|inst5|Mux47~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux47~4_combout\ : std_logic;
SIGNAL \inst|inst5|Mux31~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux31~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux31~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux31~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux31~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~0_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[0]~DUPLICATE_q\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \inst|inst3|Add0~14\ : std_logic;
SIGNAL \inst|inst3|Add0~10\ : std_logic;
SIGNAL \inst|inst3|Add0~5_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][5]~q\ : std_logic;
SIGNAL \inst|inst5|Mux26~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][5]~q\ : std_logic;
SIGNAL \inst|inst5|Mux26~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][5]~q\ : std_logic;
SIGNAL \inst|inst5|Mux26~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][5]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[0][5]~q\ : std_logic;
SIGNAL \inst|inst5|Mux26~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux26~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~7_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~6\ : std_logic;
SIGNAL \inst|inst3|Add0~2\ : std_logic;
SIGNAL \inst|inst3|Add0~53_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux8~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux8~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux8~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][7]~q\ : std_logic;
SIGNAL \inst|inst5|Mux40~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][7]~q\ : std_logic;
SIGNAL \inst|inst5|Mux40~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][7]~q\ : std_logic;
SIGNAL \inst|inst5|Mux40~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[7][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][7]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][7]~q\ : std_logic;
SIGNAL \inst|inst5|Mux40~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux40~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~9_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst3|Add0~54\ : std_logic;
SIGNAL \inst|inst3|Add0~50\ : std_logic;
SIGNAL \inst|inst3|Add0~45_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[11][9]~q\ : std_logic;
SIGNAL \inst|inst5|Mux22~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux22~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux22~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux22~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux22~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~14_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[9]~9_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[9]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~0_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[0][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][8]~q\ : std_logic;
SIGNAL \inst|inst5|Mux39~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][8]~q\ : std_logic;
SIGNAL \inst|inst5|Mux39~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[13][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][8]~q\ : std_logic;
SIGNAL \inst|inst5|Mux39~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][8]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][8]~q\ : std_logic;
SIGNAL \inst|inst5|Mux39~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux39~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~10_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~49_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux7~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux7~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux7~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[7][8]~q\ : std_logic;
SIGNAL \inst|inst5|Mux23~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux23~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux23~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux23~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux23~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~15_combout\ : std_logic;
SIGNAL \inst|program_counter|tempIncr[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst2|output_signal[8]~8_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|Decoder0~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][14]~q\ : std_logic;
SIGNAL \inst|inst5|Mux17~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][14]~q\ : std_logic;
SIGNAL \inst|inst5|Mux17~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][14]~q\ : std_logic;
SIGNAL \inst|inst5|Mux17~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[14][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][14]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][14]~q\ : std_logic;
SIGNAL \inst|inst5|Mux17~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux17~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~17_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|Mux2~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux2~1_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~34\ : std_logic;
SIGNAL \inst|inst3|Add0~29_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux2~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux2~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|regs[1][13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[1][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][13]~q\ : std_logic;
SIGNAL \inst|inst5|Mux34~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][13]~q\ : std_logic;
SIGNAL \inst|inst5|Mux34~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][13]~q\ : std_logic;
SIGNAL \inst|inst5|Mux34~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[8][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][13]~q\ : std_logic;
SIGNAL \inst|inst5|regs[10][13]~q\ : std_logic;
SIGNAL \inst|inst5|Mux34~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux34~4_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][13]~q\ : std_logic;
SIGNAL \inst|inst5|Mux18~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux18~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux18~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux18~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux18~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~14_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~30\ : std_logic;
SIGNAL \inst|inst3|Add0~61_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux1~0_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~3_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~1_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~1_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~6_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~21_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~0_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~42\ : std_logic;
SIGNAL \inst|program_counter|Add0~49_sumout\ : std_logic;
SIGNAL \inst|program_counter|tempIncr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|program_counter|Add0~50\ : std_logic;
SIGNAL \inst|program_counter|Add0~53_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~54\ : std_logic;
SIGNAL \inst|program_counter|Add0~45_sumout\ : std_logic;
SIGNAL \inst|program_counter|Add0~46\ : std_logic;
SIGNAL \inst|program_counter|Add0~57_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[15]~15_combout\ : std_logic;
SIGNAL \inst|inst5|regs[15][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[13][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][15]~q\ : std_logic;
SIGNAL \inst|inst5|Mux16~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][15]~q\ : std_logic;
SIGNAL \inst|inst5|Mux16~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[0][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[2][15]~q\ : std_logic;
SIGNAL \inst|inst5|Mux16~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[4][15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][15]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][15]~q\ : std_logic;
SIGNAL \inst|inst5|Mux16~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux16~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~17_combout\ : std_logic;
SIGNAL \inst|inst5|Mux0~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[12][15]~q\ : std_logic;
SIGNAL \inst|inst5|Mux32~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux32~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux32~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux32~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux32~4_combout\ : std_logic;
SIGNAL \inst|op2|reg_out~16_combout\ : std_logic;
SIGNAL \inst|op2|reg_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst3|Add0~62\ : std_logic;
SIGNAL \inst|inst3|Add0~57_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux0~0_combout\ : std_logic;
SIGNAL \inst|inst3|Add0~9_sumout\ : std_logic;
SIGNAL \inst|inst3|Mux11~0_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~5_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~4_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~2_combout\ : std_logic;
SIGNAL \inst|inst3|z_flag~q\ : std_logic;
SIGNAL \inst|inst1|Selector0~0_combout\ : std_logic;
SIGNAL \inst|inst1|Selector0~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_Rx[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|Mux24~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux24~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux24~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux24~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux24~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~16_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[7]~7_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|ld_r~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux14~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux9~2_combout\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux9~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux9~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[10][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[8][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[11][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[9][6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[9][6]~q\ : std_logic;
SIGNAL \inst|inst5|Mux41~2_combout\ : std_logic;
SIGNAL \inst|inst5|regs[13][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[15][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[12][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[14][6]~q\ : std_logic;
SIGNAL \inst|inst5|Mux41~3_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[2][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[0][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[1][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[3][6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[3][6]~q\ : std_logic;
SIGNAL \inst|inst5|Mux41~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[4][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[6][6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[7][6]~q\ : std_logic;
SIGNAL \inst|inst5|regs[5][6]~q\ : std_logic;
SIGNAL \inst|inst5|Mux41~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux41~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~1_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~1_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[6]~0_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[6]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux42~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux42~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux42~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux42~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux42~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~4_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~21_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[5]~6_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[5]~feeder_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[5]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Equal13~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux10~0_combout\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux11~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux11~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[5][4]~q\ : std_logic;
SIGNAL \inst|inst5|Mux27~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux27~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux27~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux27~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux27~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~5_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[4]~5_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[4]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux44~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux44~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux44~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux44~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux44~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~6_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[3]~4_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Selector4~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux13~1_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~9_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[2]~3_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[2]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst1|Equal10~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux10~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux9~0_combout\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \inst|inst5|Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux14~1_combout\ : std_logic;
SIGNAL \inst|inst5|regs[0][1]~q\ : std_logic;
SIGNAL \inst|inst5|Mux46~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux46~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux46~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux46~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux46~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~8_combout\ : std_logic;
SIGNAL \inst|program_counter|Add0~5_sumout\ : std_logic;
SIGNAL \inst|inst2|output_signal[1]~2_combout\ : std_logic;
SIGNAL \inst|program_counter|tempAddress[1]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Equal2~0_combout\ : std_logic;
SIGNAL \inst|inst1|Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op1_sel[0]~0_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~9_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[0]~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op1_sel[1]~1_combout\ : std_logic;
SIGNAL \inst|inst1|alu_op1_sel[1]~2_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~10_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[13]~14_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux1~0_combout\ : std_logic;
SIGNAL \inst|inst5|regs[6][14]~q\ : std_logic;
SIGNAL \inst|inst5|Mux33~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux33~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux33~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux33~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux33~4_combout\ : std_logic;
SIGNAL \inst|op1|reg_out~18_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[14]~12_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[2]~feeder_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_OP[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst1|Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst2|output_signal[12]~13_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|Mux25~1_combout\ : std_logic;
SIGNAL \inst|inst5|Mux25~0_combout\ : std_logic;
SIGNAL \inst|inst5|Mux25~2_combout\ : std_logic;
SIGNAL \inst|inst5|Mux25~3_combout\ : std_logic;
SIGNAL \inst|inst5|Mux25~4_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[6]~feeder_combout\ : std_logic;
SIGNAL \inst|inst1|Equal8~0_combout\ : std_logic;
SIGNAL \inst|inst1|dpcr_lsb_sel~0_combout\ : std_logic;
SIGNAL \inst|inst1|dpcr_lsb_sel~1_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[5]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[3]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[13]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[12]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[11]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[10]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[9]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[7]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[20]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[19]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[18]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[17]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[16]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[15]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[14]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[27]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[26]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[25]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[24]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[23]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[22]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[21]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[31]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[30]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[29]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr[28]~feeder_combout\ : std_logic;
SIGNAL \inst|op1|reg_out[4]~0_combout\ : std_logic;
SIGNAL \inst|inst1|sop_wr~0_combout\ : std_logic;
SIGNAL \inst|inst9|sop[8]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|sop[4]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|sop[2]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|sop[1]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|sop[0]~feeder_combout\ : std_logic;
SIGNAL \inst|inst9|dpcr\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \inst|inst7|altsyncram_component|auto_generated|q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|instruction_r|t_OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|inst9|sop\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|op1|reg_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|instruction_r|t_Rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|op2|reg_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|instruction_r|t_Operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|instruction_r|t_Am\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|instruction_r|t_Rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst9|sip_r\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|program_counter|tempIncr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|program_counter|tempAddress\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst5|ALT_INV_regs[15][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux22~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux22~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux22~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][9]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][9]~q\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst5|ALT_INV_Mux21~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux21~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux21~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux21~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux21~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][10]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux20~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux20~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux20~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux20~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux20~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][11]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux19~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux19~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux19~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux19~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux19~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][12]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux18~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux18~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux18~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux18~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux18~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][13]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux31~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux31~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux31~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux31~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux31~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][0]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux30~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux30~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux30~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux30~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux30~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][1]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux29~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux29~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux29~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux29~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux29~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][2]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux28~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux28~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux28~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux28~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux28~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][3]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux27~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux27~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux27~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux27~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux27~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][4]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux26~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux26~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux26~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux26~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux26~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][5]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][5]~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_dpcr_lsb_sel~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal8~0_combout\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_OP\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst|inst1|ALT_INV_state.T3~q\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Am\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst|inst1|ALT_INV_state.T0~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux25~4_combout\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Rx\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst5|ALT_INV_Mux25~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux25~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux25~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux25~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][6]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][6]~q\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst3|ALT_INV_Add0~61_sumout\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst3|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~41_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst|program_counter|ALT_INV_tempIncr[12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|program_counter|ALT_INV_tempIncr[8]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|program_counter|ALT_INV_tempIncr[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][12]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][13]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[14]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[15]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[9]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[7]~DUPLICATE_q\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[0]~input_o\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out[4]~21_combout\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out[4]~20_combout\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out[4]~19_combout\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[14]~20_combout\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[14]~19_combout\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[14]~18_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~6_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~5_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~4_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux6~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux5~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux4~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux3~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux3~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector4~1_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~1_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~0_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[15]~15_combout\ : std_logic;
SIGNAL \inst|program_counter|ALT_INV_tempIncr\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst|inst2|ALT_INV_output_signal[13]~14_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[12]~13_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector0~0_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[14]~12_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[11]~11_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[10]~10_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[9]~9_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[8]~8_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[7]~7_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[5]~6_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[4]~5_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[3]~4_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[2]~3_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[1]~2_combout\ : std_logic;
SIGNAL \inst|op2|ALT_INV_reg_out[14]~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op2_sel[1]~2_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op2_sel[1]~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[0]~1_combout\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out[4]~2_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op1_sel[1]~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst2|ALT_INV_output_signal[6]~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst3|ALT_INV_z_flag~q\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \inst|program_counter|ALT_INV_tempAddress\ : std_logic_vector(14 DOWNTO 12);
SIGNAL \inst|inst1|ALT_INV_Selector2~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector3~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal7~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_alu_op[0]~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal14~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_data_mem_wren~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_data_mem_wren~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux1~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux0~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux8~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux8~0_combout\ : std_logic;
SIGNAL \inst|inst9|ALT_INV_sip_r\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \inst|inst5|ALT_INV_Mux7~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux7~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux6~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux5~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux4~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux3~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux2~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux2~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux2~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux15~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux15~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux13~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux13~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux12~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux12~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux11~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux11~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux10~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Operand[6]~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_state.T1A~q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Decoder0~5_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_state.T1~q\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst|inst1|ALT_INV_Selector5~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_state.T2~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Decoder0~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux9~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux9~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux9~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux14~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux14~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux10~2_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux10~1_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal10~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal12~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux9~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_ld_r~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Mux10~0_combout\ : std_logic;
SIGNAL \inst|inst1|ALT_INV_Equal13~0_combout\ : std_logic;
SIGNAL \inst|op1|ALT_INV_reg_out[4]~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux35~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux35~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux35~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux35~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux35~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux34~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux34~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux34~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux34~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux34~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux33~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux33~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux33~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux33~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux33~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux32~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux32~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux32~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux32~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux32~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux42~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux42~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux42~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux42~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux42~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux41~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux41~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux41~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux41~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux41~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux40~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux40~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux40~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux40~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux40~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux39~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux39~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux39~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux39~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux39~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux38~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux38~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux38~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux38~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux38~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux37~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux37~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux37~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux37~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux36~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux36~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux36~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux36~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux36~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux17~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux17~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux17~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux17~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux17~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][14]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux16~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux16~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux16~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux16~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux16~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][15]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux47~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux47~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux47~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux47~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux47~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux46~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux46~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux46~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux46~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux46~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux45~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux45~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux45~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux45~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux45~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux44~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux44~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux44~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux44~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux44~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux43~4_combout\ : std_logic;
SIGNAL \inst|instruction_r|ALT_INV_t_Rz\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst|inst5|ALT_INV_Mux43~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux43~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux43~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux43~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux24~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux24~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux24~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux24~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux24~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][7]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux23~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux23~3_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[15][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[14][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[13][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[12][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux23~2_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[11][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[10][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[9][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[8][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux23~1_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[7][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[6][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[5][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[4][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux23~0_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[3][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[2][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[1][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_regs[0][8]~q\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux22~4_combout\ : std_logic;
SIGNAL \inst|inst5|ALT_INV_Mux22~3_combout\ : std_logic;

BEGIN

HEX0 <= ww_HEX0;
ww_KEY <= KEY;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
HEX1 <= ww_HEX1;
HEX2 <= ww_HEX2;
HEX3 <= ww_HEX3;
HEX4 <= ww_HEX4;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress\(5) & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress\(5) & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress\(5) & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & \inst|program_counter|tempAddress\(2) & 
\inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(6) & \inst|op1|reg_out\(5));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out[0]~DUPLICATE_q\);

\inst|inst7|altsyncram_component|auto_generated|q_a\(5) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(6) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress[7]~DUPLICATE_q\ & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress[6]~DUPLICATE_q\ & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(1);

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\inst|program_counter|tempAddress\(11) & \inst|program_counter|tempAddress\(10) & \inst|program_counter|tempAddress\(9) & \inst|program_counter|tempAddress\(8)
& \inst|program_counter|tempAddress\(7) & \inst|program_counter|tempAddress\(6) & \inst|program_counter|tempAddress[5]~DUPLICATE_q\ & \inst|program_counter|tempAddress\(4) & \inst|program_counter|tempAddress\(3) & 
\inst|program_counter|tempAddress\(2) & \inst|program_counter|tempAddress\(1) & \inst|program_counter|tempIncr\(0));

\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ <= \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(4) & \inst|op1|reg_out\(3));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out[0]~DUPLICATE_q\);

\inst|inst7|altsyncram_component|auto_generated|q_a\(3) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(4) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(2) & \inst|op1|reg_out\(1));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|q_a\(1) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(2) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(13) & \inst|op1|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|q_a\(0) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(13) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(12) & \inst|op1|reg_out\(11));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|q_a\(11) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(12) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(10) & \inst|op1|reg_out\(9));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|q_a\(9) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(10) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(8) & \inst|op1|reg_out\(7));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out\(0));

\inst|inst7|altsyncram_component|auto_generated|q_a\(7) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(8) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(1);

\inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\ <= (\inst|op1|reg_out\(15) & \inst|op1|reg_out\(14));

\inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\inst|op2|reg_out\(11) & \inst|op2|reg_out\(10) & \inst|op2|reg_out[9]~DUPLICATE_q\ & \inst|op2|reg_out\(8) & \inst|op2|reg_out[7]~DUPLICATE_q\ & \inst|op2|reg_out\(6)
& \inst|op2|reg_out[5]~DUPLICATE_q\ & \inst|op2|reg_out\(4) & \inst|op2|reg_out\(3) & \inst|op2|reg_out\(2) & \inst|op2|reg_out\(1) & \inst|op2|reg_out[0]~DUPLICATE_q\);

\inst|inst7|altsyncram_component|auto_generated|q_a\(14) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);
\inst|inst7|altsyncram_component|auto_generated|q_a\(15) <= \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(1);
\inst|inst5|ALT_INV_regs[15][9]~q\ <= NOT \inst|inst5|regs[15][9]~q\;
\inst|inst5|ALT_INV_regs[11][9]~q\ <= NOT \inst|inst5|regs[11][9]~q\;
\inst|inst5|ALT_INV_regs[7][9]~q\ <= NOT \inst|inst5|regs[7][9]~q\;
\inst|inst5|ALT_INV_regs[3][9]~q\ <= NOT \inst|inst5|regs[3][9]~q\;
\inst|inst5|ALT_INV_Mux22~2_combout\ <= NOT \inst|inst5|Mux22~2_combout\;
\inst|inst5|ALT_INV_regs[14][9]~q\ <= NOT \inst|inst5|regs[14][9]~q\;
\inst|inst5|ALT_INV_regs[10][9]~q\ <= NOT \inst|inst5|regs[10][9]~q\;
\inst|inst5|ALT_INV_regs[6][9]~q\ <= NOT \inst|inst5|regs[6][9]~q\;
\inst|inst5|ALT_INV_regs[2][9]~q\ <= NOT \inst|inst5|regs[2][9]~q\;
\inst|inst5|ALT_INV_Mux22~1_combout\ <= NOT \inst|inst5|Mux22~1_combout\;
\inst|inst5|ALT_INV_regs[13][9]~q\ <= NOT \inst|inst5|regs[13][9]~q\;
\inst|inst5|ALT_INV_regs[9][9]~q\ <= NOT \inst|inst5|regs[9][9]~q\;
\inst|inst5|ALT_INV_regs[5][9]~q\ <= NOT \inst|inst5|regs[5][9]~q\;
\inst|inst5|ALT_INV_regs[1][9]~q\ <= NOT \inst|inst5|regs[1][9]~q\;
\inst|inst5|ALT_INV_Mux22~0_combout\ <= NOT \inst|inst5|Mux22~0_combout\;
\inst|inst5|ALT_INV_regs[12][9]~q\ <= NOT \inst|inst5|regs[12][9]~q\;
\inst|inst5|ALT_INV_regs[8][9]~q\ <= NOT \inst|inst5|regs[8][9]~q\;
\inst|inst5|ALT_INV_regs[4][9]~q\ <= NOT \inst|inst5|regs[4][9]~q\;
\inst|inst5|ALT_INV_regs[0][9]~q\ <= NOT \inst|inst5|regs[0][9]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(10) <= NOT \inst|instruction_r|t_Operand\(10);
\inst|inst5|ALT_INV_Mux21~4_combout\ <= NOT \inst|inst5|Mux21~4_combout\;
\inst|inst5|ALT_INV_Mux21~3_combout\ <= NOT \inst|inst5|Mux21~3_combout\;
\inst|inst5|ALT_INV_regs[15][10]~q\ <= NOT \inst|inst5|regs[15][10]~q\;
\inst|inst5|ALT_INV_regs[14][10]~q\ <= NOT \inst|inst5|regs[14][10]~q\;
\inst|inst5|ALT_INV_regs[13][10]~q\ <= NOT \inst|inst5|regs[13][10]~q\;
\inst|inst5|ALT_INV_regs[12][10]~q\ <= NOT \inst|inst5|regs[12][10]~q\;
\inst|inst5|ALT_INV_Mux21~2_combout\ <= NOT \inst|inst5|Mux21~2_combout\;
\inst|inst5|ALT_INV_regs[11][10]~q\ <= NOT \inst|inst5|regs[11][10]~q\;
\inst|inst5|ALT_INV_regs[10][10]~q\ <= NOT \inst|inst5|regs[10][10]~q\;
\inst|inst5|ALT_INV_regs[9][10]~q\ <= NOT \inst|inst5|regs[9][10]~q\;
\inst|inst5|ALT_INV_regs[8][10]~q\ <= NOT \inst|inst5|regs[8][10]~q\;
\inst|inst5|ALT_INV_Mux21~1_combout\ <= NOT \inst|inst5|Mux21~1_combout\;
\inst|inst5|ALT_INV_regs[7][10]~q\ <= NOT \inst|inst5|regs[7][10]~q\;
\inst|inst5|ALT_INV_regs[6][10]~q\ <= NOT \inst|inst5|regs[6][10]~q\;
\inst|inst5|ALT_INV_regs[5][10]~q\ <= NOT \inst|inst5|regs[5][10]~q\;
\inst|inst5|ALT_INV_regs[4][10]~q\ <= NOT \inst|inst5|regs[4][10]~q\;
\inst|inst5|ALT_INV_Mux21~0_combout\ <= NOT \inst|inst5|Mux21~0_combout\;
\inst|inst5|ALT_INV_regs[3][10]~q\ <= NOT \inst|inst5|regs[3][10]~q\;
\inst|inst5|ALT_INV_regs[2][10]~q\ <= NOT \inst|inst5|regs[2][10]~q\;
\inst|inst5|ALT_INV_regs[1][10]~q\ <= NOT \inst|inst5|regs[1][10]~q\;
\inst|inst5|ALT_INV_regs[0][10]~q\ <= NOT \inst|inst5|regs[0][10]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(11) <= NOT \inst|instruction_r|t_Operand\(11);
\inst|inst5|ALT_INV_Mux20~4_combout\ <= NOT \inst|inst5|Mux20~4_combout\;
\inst|inst5|ALT_INV_Mux20~3_combout\ <= NOT \inst|inst5|Mux20~3_combout\;
\inst|inst5|ALT_INV_regs[15][11]~q\ <= NOT \inst|inst5|regs[15][11]~q\;
\inst|inst5|ALT_INV_regs[11][11]~q\ <= NOT \inst|inst5|regs[11][11]~q\;
\inst|inst5|ALT_INV_regs[7][11]~q\ <= NOT \inst|inst5|regs[7][11]~q\;
\inst|inst5|ALT_INV_regs[3][11]~q\ <= NOT \inst|inst5|regs[3][11]~q\;
\inst|inst5|ALT_INV_Mux20~2_combout\ <= NOT \inst|inst5|Mux20~2_combout\;
\inst|inst5|ALT_INV_regs[14][11]~q\ <= NOT \inst|inst5|regs[14][11]~q\;
\inst|inst5|ALT_INV_regs[10][11]~q\ <= NOT \inst|inst5|regs[10][11]~q\;
\inst|inst5|ALT_INV_regs[6][11]~q\ <= NOT \inst|inst5|regs[6][11]~q\;
\inst|inst5|ALT_INV_regs[2][11]~q\ <= NOT \inst|inst5|regs[2][11]~q\;
\inst|inst5|ALT_INV_Mux20~1_combout\ <= NOT \inst|inst5|Mux20~1_combout\;
\inst|inst5|ALT_INV_regs[13][11]~q\ <= NOT \inst|inst5|regs[13][11]~q\;
\inst|inst5|ALT_INV_regs[9][11]~q\ <= NOT \inst|inst5|regs[9][11]~q\;
\inst|inst5|ALT_INV_regs[5][11]~q\ <= NOT \inst|inst5|regs[5][11]~q\;
\inst|inst5|ALT_INV_regs[1][11]~q\ <= NOT \inst|inst5|regs[1][11]~q\;
\inst|inst5|ALT_INV_Mux20~0_combout\ <= NOT \inst|inst5|Mux20~0_combout\;
\inst|inst5|ALT_INV_regs[12][11]~q\ <= NOT \inst|inst5|regs[12][11]~q\;
\inst|inst5|ALT_INV_regs[8][11]~q\ <= NOT \inst|inst5|regs[8][11]~q\;
\inst|inst5|ALT_INV_regs[4][11]~q\ <= NOT \inst|inst5|regs[4][11]~q\;
\inst|inst5|ALT_INV_regs[0][11]~q\ <= NOT \inst|inst5|regs[0][11]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(12) <= NOT \inst|instruction_r|t_Operand\(12);
\inst|inst5|ALT_INV_Mux19~4_combout\ <= NOT \inst|inst5|Mux19~4_combout\;
\inst|inst5|ALT_INV_Mux19~3_combout\ <= NOT \inst|inst5|Mux19~3_combout\;
\inst|inst5|ALT_INV_regs[15][12]~q\ <= NOT \inst|inst5|regs[15][12]~q\;
\inst|inst5|ALT_INV_regs[14][12]~q\ <= NOT \inst|inst5|regs[14][12]~q\;
\inst|inst5|ALT_INV_regs[13][12]~q\ <= NOT \inst|inst5|regs[13][12]~q\;
\inst|inst5|ALT_INV_regs[12][12]~q\ <= NOT \inst|inst5|regs[12][12]~q\;
\inst|inst5|ALT_INV_Mux19~2_combout\ <= NOT \inst|inst5|Mux19~2_combout\;
\inst|inst5|ALT_INV_regs[11][12]~q\ <= NOT \inst|inst5|regs[11][12]~q\;
\inst|inst5|ALT_INV_regs[10][12]~q\ <= NOT \inst|inst5|regs[10][12]~q\;
\inst|inst5|ALT_INV_regs[9][12]~q\ <= NOT \inst|inst5|regs[9][12]~q\;
\inst|inst5|ALT_INV_regs[8][12]~q\ <= NOT \inst|inst5|regs[8][12]~q\;
\inst|inst5|ALT_INV_Mux19~1_combout\ <= NOT \inst|inst5|Mux19~1_combout\;
\inst|inst5|ALT_INV_regs[7][12]~q\ <= NOT \inst|inst5|regs[7][12]~q\;
\inst|inst5|ALT_INV_regs[6][12]~q\ <= NOT \inst|inst5|regs[6][12]~q\;
\inst|inst5|ALT_INV_regs[5][12]~q\ <= NOT \inst|inst5|regs[5][12]~q\;
\inst|inst5|ALT_INV_regs[4][12]~q\ <= NOT \inst|inst5|regs[4][12]~q\;
\inst|inst5|ALT_INV_Mux19~0_combout\ <= NOT \inst|inst5|Mux19~0_combout\;
\inst|inst5|ALT_INV_regs[3][12]~q\ <= NOT \inst|inst5|regs[3][12]~q\;
\inst|inst5|ALT_INV_regs[2][12]~q\ <= NOT \inst|inst5|regs[2][12]~q\;
\inst|inst5|ALT_INV_regs[1][12]~q\ <= NOT \inst|inst5|regs[1][12]~q\;
\inst|inst5|ALT_INV_regs[0][12]~q\ <= NOT \inst|inst5|regs[0][12]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(13) <= NOT \inst|instruction_r|t_Operand\(13);
\inst|inst5|ALT_INV_Mux18~4_combout\ <= NOT \inst|inst5|Mux18~4_combout\;
\inst|inst5|ALT_INV_Mux18~3_combout\ <= NOT \inst|inst5|Mux18~3_combout\;
\inst|inst5|ALT_INV_regs[15][13]~q\ <= NOT \inst|inst5|regs[15][13]~q\;
\inst|inst5|ALT_INV_regs[11][13]~q\ <= NOT \inst|inst5|regs[11][13]~q\;
\inst|inst5|ALT_INV_regs[7][13]~q\ <= NOT \inst|inst5|regs[7][13]~q\;
\inst|inst5|ALT_INV_regs[3][13]~q\ <= NOT \inst|inst5|regs[3][13]~q\;
\inst|inst5|ALT_INV_Mux18~2_combout\ <= NOT \inst|inst5|Mux18~2_combout\;
\inst|inst5|ALT_INV_regs[14][13]~q\ <= NOT \inst|inst5|regs[14][13]~q\;
\inst|inst5|ALT_INV_regs[10][13]~q\ <= NOT \inst|inst5|regs[10][13]~q\;
\inst|inst5|ALT_INV_regs[6][13]~q\ <= NOT \inst|inst5|regs[6][13]~q\;
\inst|inst5|ALT_INV_regs[2][13]~q\ <= NOT \inst|inst5|regs[2][13]~q\;
\inst|inst5|ALT_INV_Mux18~1_combout\ <= NOT \inst|inst5|Mux18~1_combout\;
\inst|inst5|ALT_INV_regs[13][13]~q\ <= NOT \inst|inst5|regs[13][13]~q\;
\inst|inst5|ALT_INV_regs[9][13]~q\ <= NOT \inst|inst5|regs[9][13]~q\;
\inst|inst5|ALT_INV_regs[5][13]~q\ <= NOT \inst|inst5|regs[5][13]~q\;
\inst|inst5|ALT_INV_regs[1][13]~q\ <= NOT \inst|inst5|regs[1][13]~q\;
\inst|inst5|ALT_INV_Mux18~0_combout\ <= NOT \inst|inst5|Mux18~0_combout\;
\inst|inst5|ALT_INV_regs[12][13]~q\ <= NOT \inst|inst5|regs[12][13]~q\;
\inst|inst5|ALT_INV_regs[8][13]~q\ <= NOT \inst|inst5|regs[8][13]~q\;
\inst|inst5|ALT_INV_regs[4][13]~q\ <= NOT \inst|inst5|regs[4][13]~q\;
\inst|inst5|ALT_INV_regs[0][13]~q\ <= NOT \inst|inst5|regs[0][13]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(0) <= NOT \inst|instruction_r|t_Operand\(0);
\inst|inst5|ALT_INV_Mux31~4_combout\ <= NOT \inst|inst5|Mux31~4_combout\;
\inst|inst5|ALT_INV_Mux31~3_combout\ <= NOT \inst|inst5|Mux31~3_combout\;
\inst|inst5|ALT_INV_regs[15][0]~q\ <= NOT \inst|inst5|regs[15][0]~q\;
\inst|inst5|ALT_INV_regs[14][0]~q\ <= NOT \inst|inst5|regs[14][0]~q\;
\inst|inst5|ALT_INV_regs[13][0]~q\ <= NOT \inst|inst5|regs[13][0]~q\;
\inst|inst5|ALT_INV_regs[12][0]~q\ <= NOT \inst|inst5|regs[12][0]~q\;
\inst|inst5|ALT_INV_Mux31~2_combout\ <= NOT \inst|inst5|Mux31~2_combout\;
\inst|inst5|ALT_INV_regs[11][0]~q\ <= NOT \inst|inst5|regs[11][0]~q\;
\inst|inst5|ALT_INV_regs[10][0]~q\ <= NOT \inst|inst5|regs[10][0]~q\;
\inst|inst5|ALT_INV_regs[9][0]~q\ <= NOT \inst|inst5|regs[9][0]~q\;
\inst|inst5|ALT_INV_regs[8][0]~q\ <= NOT \inst|inst5|regs[8][0]~q\;
\inst|inst5|ALT_INV_Mux31~1_combout\ <= NOT \inst|inst5|Mux31~1_combout\;
\inst|inst5|ALT_INV_regs[7][0]~q\ <= NOT \inst|inst5|regs[7][0]~q\;
\inst|inst5|ALT_INV_regs[6][0]~q\ <= NOT \inst|inst5|regs[6][0]~q\;
\inst|inst5|ALT_INV_regs[5][0]~q\ <= NOT \inst|inst5|regs[5][0]~q\;
\inst|inst5|ALT_INV_regs[4][0]~q\ <= NOT \inst|inst5|regs[4][0]~q\;
\inst|inst5|ALT_INV_Mux31~0_combout\ <= NOT \inst|inst5|Mux31~0_combout\;
\inst|inst5|ALT_INV_regs[3][0]~q\ <= NOT \inst|inst5|regs[3][0]~q\;
\inst|inst5|ALT_INV_regs[2][0]~q\ <= NOT \inst|inst5|regs[2][0]~q\;
\inst|inst5|ALT_INV_regs[1][0]~q\ <= NOT \inst|inst5|regs[1][0]~q\;
\inst|inst5|ALT_INV_regs[0][0]~q\ <= NOT \inst|inst5|regs[0][0]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(1) <= NOT \inst|instruction_r|t_Operand\(1);
\inst|inst5|ALT_INV_Mux30~4_combout\ <= NOT \inst|inst5|Mux30~4_combout\;
\inst|inst5|ALT_INV_Mux30~3_combout\ <= NOT \inst|inst5|Mux30~3_combout\;
\inst|inst5|ALT_INV_regs[15][1]~q\ <= NOT \inst|inst5|regs[15][1]~q\;
\inst|inst5|ALT_INV_regs[11][1]~q\ <= NOT \inst|inst5|regs[11][1]~q\;
\inst|inst5|ALT_INV_regs[7][1]~q\ <= NOT \inst|inst5|regs[7][1]~q\;
\inst|inst5|ALT_INV_regs[3][1]~q\ <= NOT \inst|inst5|regs[3][1]~q\;
\inst|inst5|ALT_INV_Mux30~2_combout\ <= NOT \inst|inst5|Mux30~2_combout\;
\inst|inst5|ALT_INV_regs[14][1]~q\ <= NOT \inst|inst5|regs[14][1]~q\;
\inst|inst5|ALT_INV_regs[10][1]~q\ <= NOT \inst|inst5|regs[10][1]~q\;
\inst|inst5|ALT_INV_regs[6][1]~q\ <= NOT \inst|inst5|regs[6][1]~q\;
\inst|inst5|ALT_INV_regs[2][1]~q\ <= NOT \inst|inst5|regs[2][1]~q\;
\inst|inst5|ALT_INV_Mux30~1_combout\ <= NOT \inst|inst5|Mux30~1_combout\;
\inst|inst5|ALT_INV_regs[13][1]~q\ <= NOT \inst|inst5|regs[13][1]~q\;
\inst|inst5|ALT_INV_regs[9][1]~q\ <= NOT \inst|inst5|regs[9][1]~q\;
\inst|inst5|ALT_INV_regs[5][1]~q\ <= NOT \inst|inst5|regs[5][1]~q\;
\inst|inst5|ALT_INV_regs[1][1]~q\ <= NOT \inst|inst5|regs[1][1]~q\;
\inst|inst5|ALT_INV_Mux30~0_combout\ <= NOT \inst|inst5|Mux30~0_combout\;
\inst|inst5|ALT_INV_regs[12][1]~q\ <= NOT \inst|inst5|regs[12][1]~q\;
\inst|inst5|ALT_INV_regs[8][1]~q\ <= NOT \inst|inst5|regs[8][1]~q\;
\inst|inst5|ALT_INV_regs[4][1]~q\ <= NOT \inst|inst5|regs[4][1]~q\;
\inst|inst5|ALT_INV_regs[0][1]~q\ <= NOT \inst|inst5|regs[0][1]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(2) <= NOT \inst|instruction_r|t_Operand\(2);
\inst|inst5|ALT_INV_Mux29~4_combout\ <= NOT \inst|inst5|Mux29~4_combout\;
\inst|inst5|ALT_INV_Mux29~3_combout\ <= NOT \inst|inst5|Mux29~3_combout\;
\inst|inst5|ALT_INV_regs[15][2]~q\ <= NOT \inst|inst5|regs[15][2]~q\;
\inst|inst5|ALT_INV_regs[14][2]~q\ <= NOT \inst|inst5|regs[14][2]~q\;
\inst|inst5|ALT_INV_regs[13][2]~q\ <= NOT \inst|inst5|regs[13][2]~q\;
\inst|inst5|ALT_INV_regs[12][2]~q\ <= NOT \inst|inst5|regs[12][2]~q\;
\inst|inst5|ALT_INV_Mux29~2_combout\ <= NOT \inst|inst5|Mux29~2_combout\;
\inst|inst5|ALT_INV_regs[11][2]~q\ <= NOT \inst|inst5|regs[11][2]~q\;
\inst|inst5|ALT_INV_regs[10][2]~q\ <= NOT \inst|inst5|regs[10][2]~q\;
\inst|inst5|ALT_INV_regs[9][2]~q\ <= NOT \inst|inst5|regs[9][2]~q\;
\inst|inst5|ALT_INV_regs[8][2]~q\ <= NOT \inst|inst5|regs[8][2]~q\;
\inst|inst5|ALT_INV_Mux29~1_combout\ <= NOT \inst|inst5|Mux29~1_combout\;
\inst|inst5|ALT_INV_regs[7][2]~q\ <= NOT \inst|inst5|regs[7][2]~q\;
\inst|inst5|ALT_INV_regs[6][2]~q\ <= NOT \inst|inst5|regs[6][2]~q\;
\inst|inst5|ALT_INV_regs[5][2]~q\ <= NOT \inst|inst5|regs[5][2]~q\;
\inst|inst5|ALT_INV_regs[4][2]~q\ <= NOT \inst|inst5|regs[4][2]~q\;
\inst|inst5|ALT_INV_Mux29~0_combout\ <= NOT \inst|inst5|Mux29~0_combout\;
\inst|inst5|ALT_INV_regs[3][2]~q\ <= NOT \inst|inst5|regs[3][2]~q\;
\inst|inst5|ALT_INV_regs[2][2]~q\ <= NOT \inst|inst5|regs[2][2]~q\;
\inst|inst5|ALT_INV_regs[1][2]~q\ <= NOT \inst|inst5|regs[1][2]~q\;
\inst|inst5|ALT_INV_regs[0][2]~q\ <= NOT \inst|inst5|regs[0][2]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(3) <= NOT \inst|instruction_r|t_Operand\(3);
\inst|inst5|ALT_INV_Mux28~4_combout\ <= NOT \inst|inst5|Mux28~4_combout\;
\inst|inst5|ALT_INV_Mux28~3_combout\ <= NOT \inst|inst5|Mux28~3_combout\;
\inst|inst5|ALT_INV_regs[15][3]~q\ <= NOT \inst|inst5|regs[15][3]~q\;
\inst|inst5|ALT_INV_regs[11][3]~q\ <= NOT \inst|inst5|regs[11][3]~q\;
\inst|inst5|ALT_INV_regs[7][3]~q\ <= NOT \inst|inst5|regs[7][3]~q\;
\inst|inst5|ALT_INV_regs[3][3]~q\ <= NOT \inst|inst5|regs[3][3]~q\;
\inst|inst5|ALT_INV_Mux28~2_combout\ <= NOT \inst|inst5|Mux28~2_combout\;
\inst|inst5|ALT_INV_regs[14][3]~q\ <= NOT \inst|inst5|regs[14][3]~q\;
\inst|inst5|ALT_INV_regs[10][3]~q\ <= NOT \inst|inst5|regs[10][3]~q\;
\inst|inst5|ALT_INV_regs[6][3]~q\ <= NOT \inst|inst5|regs[6][3]~q\;
\inst|inst5|ALT_INV_regs[2][3]~q\ <= NOT \inst|inst5|regs[2][3]~q\;
\inst|inst5|ALT_INV_Mux28~1_combout\ <= NOT \inst|inst5|Mux28~1_combout\;
\inst|inst5|ALT_INV_regs[13][3]~q\ <= NOT \inst|inst5|regs[13][3]~q\;
\inst|inst5|ALT_INV_regs[9][3]~q\ <= NOT \inst|inst5|regs[9][3]~q\;
\inst|inst5|ALT_INV_regs[5][3]~q\ <= NOT \inst|inst5|regs[5][3]~q\;
\inst|inst5|ALT_INV_regs[1][3]~q\ <= NOT \inst|inst5|regs[1][3]~q\;
\inst|inst5|ALT_INV_Mux28~0_combout\ <= NOT \inst|inst5|Mux28~0_combout\;
\inst|inst5|ALT_INV_regs[12][3]~q\ <= NOT \inst|inst5|regs[12][3]~q\;
\inst|inst5|ALT_INV_regs[8][3]~q\ <= NOT \inst|inst5|regs[8][3]~q\;
\inst|inst5|ALT_INV_regs[4][3]~q\ <= NOT \inst|inst5|regs[4][3]~q\;
\inst|inst5|ALT_INV_regs[0][3]~q\ <= NOT \inst|inst5|regs[0][3]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(4) <= NOT \inst|instruction_r|t_Operand\(4);
\inst|inst5|ALT_INV_Mux27~4_combout\ <= NOT \inst|inst5|Mux27~4_combout\;
\inst|inst5|ALT_INV_Mux27~3_combout\ <= NOT \inst|inst5|Mux27~3_combout\;
\inst|inst5|ALT_INV_regs[15][4]~q\ <= NOT \inst|inst5|regs[15][4]~q\;
\inst|inst5|ALT_INV_regs[14][4]~q\ <= NOT \inst|inst5|regs[14][4]~q\;
\inst|inst5|ALT_INV_regs[13][4]~q\ <= NOT \inst|inst5|regs[13][4]~q\;
\inst|inst5|ALT_INV_regs[12][4]~q\ <= NOT \inst|inst5|regs[12][4]~q\;
\inst|inst5|ALT_INV_Mux27~2_combout\ <= NOT \inst|inst5|Mux27~2_combout\;
\inst|inst5|ALT_INV_regs[11][4]~q\ <= NOT \inst|inst5|regs[11][4]~q\;
\inst|inst5|ALT_INV_regs[10][4]~q\ <= NOT \inst|inst5|regs[10][4]~q\;
\inst|inst5|ALT_INV_regs[9][4]~q\ <= NOT \inst|inst5|regs[9][4]~q\;
\inst|inst5|ALT_INV_regs[8][4]~q\ <= NOT \inst|inst5|regs[8][4]~q\;
\inst|inst5|ALT_INV_Mux27~1_combout\ <= NOT \inst|inst5|Mux27~1_combout\;
\inst|inst5|ALT_INV_regs[7][4]~q\ <= NOT \inst|inst5|regs[7][4]~q\;
\inst|inst5|ALT_INV_regs[6][4]~q\ <= NOT \inst|inst5|regs[6][4]~q\;
\inst|inst5|ALT_INV_regs[5][4]~q\ <= NOT \inst|inst5|regs[5][4]~q\;
\inst|inst5|ALT_INV_regs[4][4]~q\ <= NOT \inst|inst5|regs[4][4]~q\;
\inst|inst5|ALT_INV_Mux27~0_combout\ <= NOT \inst|inst5|Mux27~0_combout\;
\inst|inst5|ALT_INV_regs[3][4]~q\ <= NOT \inst|inst5|regs[3][4]~q\;
\inst|inst5|ALT_INV_regs[2][4]~q\ <= NOT \inst|inst5|regs[2][4]~q\;
\inst|inst5|ALT_INV_regs[1][4]~q\ <= NOT \inst|inst5|regs[1][4]~q\;
\inst|inst5|ALT_INV_regs[0][4]~q\ <= NOT \inst|inst5|regs[0][4]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(5) <= NOT \inst|instruction_r|t_Operand\(5);
\inst|inst5|ALT_INV_Mux26~4_combout\ <= NOT \inst|inst5|Mux26~4_combout\;
\inst|inst5|ALT_INV_Mux26~3_combout\ <= NOT \inst|inst5|Mux26~3_combout\;
\inst|inst5|ALT_INV_regs[15][5]~q\ <= NOT \inst|inst5|regs[15][5]~q\;
\inst|inst5|ALT_INV_regs[11][5]~q\ <= NOT \inst|inst5|regs[11][5]~q\;
\inst|inst5|ALT_INV_regs[7][5]~q\ <= NOT \inst|inst5|regs[7][5]~q\;
\inst|inst5|ALT_INV_regs[3][5]~q\ <= NOT \inst|inst5|regs[3][5]~q\;
\inst|inst5|ALT_INV_Mux26~2_combout\ <= NOT \inst|inst5|Mux26~2_combout\;
\inst|inst5|ALT_INV_regs[14][5]~q\ <= NOT \inst|inst5|regs[14][5]~q\;
\inst|inst5|ALT_INV_regs[10][5]~q\ <= NOT \inst|inst5|regs[10][5]~q\;
\inst|inst5|ALT_INV_regs[6][5]~q\ <= NOT \inst|inst5|regs[6][5]~q\;
\inst|inst5|ALT_INV_regs[2][5]~q\ <= NOT \inst|inst5|regs[2][5]~q\;
\inst|inst5|ALT_INV_Mux26~1_combout\ <= NOT \inst|inst5|Mux26~1_combout\;
\inst|inst5|ALT_INV_regs[13][5]~q\ <= NOT \inst|inst5|regs[13][5]~q\;
\inst|inst5|ALT_INV_regs[9][5]~q\ <= NOT \inst|inst5|regs[9][5]~q\;
\inst|inst5|ALT_INV_regs[5][5]~q\ <= NOT \inst|inst5|regs[5][5]~q\;
\inst|inst5|ALT_INV_regs[1][5]~q\ <= NOT \inst|inst5|regs[1][5]~q\;
\inst|inst5|ALT_INV_Mux26~0_combout\ <= NOT \inst|inst5|Mux26~0_combout\;
\inst|inst5|ALT_INV_regs[12][5]~q\ <= NOT \inst|inst5|regs[12][5]~q\;
\inst|inst5|ALT_INV_regs[8][5]~q\ <= NOT \inst|inst5|regs[8][5]~q\;
\inst|inst5|ALT_INV_regs[4][5]~q\ <= NOT \inst|inst5|regs[4][5]~q\;
\inst|inst5|ALT_INV_regs[0][5]~q\ <= NOT \inst|inst5|regs[0][5]~q\;
\inst|inst1|ALT_INV_dpcr_lsb_sel~0_combout\ <= NOT \inst|inst1|dpcr_lsb_sel~0_combout\;
\inst|inst1|ALT_INV_Equal8~0_combout\ <= NOT \inst|inst1|Equal8~0_combout\;
\inst|instruction_r|ALT_INV_t_OP\(2) <= NOT \inst|instruction_r|t_OP\(2);
\inst|instruction_r|ALT_INV_t_OP\(5) <= NOT \inst|instruction_r|t_OP\(5);
\inst|instruction_r|ALT_INV_t_OP\(0) <= NOT \inst|instruction_r|t_OP\(0);
\inst|instruction_r|ALT_INV_t_OP\(3) <= NOT \inst|instruction_r|t_OP\(3);
\inst|instruction_r|ALT_INV_t_OP\(1) <= NOT \inst|instruction_r|t_OP\(1);
\inst|instruction_r|ALT_INV_t_OP\(4) <= NOT \inst|instruction_r|t_OP\(4);
\inst|inst1|ALT_INV_state.T3~q\ <= NOT \inst|inst1|state.T3~q\;
\inst|instruction_r|ALT_INV_t_Am\(0) <= NOT \inst|instruction_r|t_Am\(0);
\inst|instruction_r|ALT_INV_t_Am\(1) <= NOT \inst|instruction_r|t_Am\(1);
\inst|inst1|ALT_INV_state.T0~q\ <= NOT \inst|inst1|state.T0~q\;
\inst|instruction_r|ALT_INV_t_Operand\(6) <= NOT \inst|instruction_r|t_Operand\(6);
\inst|inst5|ALT_INV_Mux25~4_combout\ <= NOT \inst|inst5|Mux25~4_combout\;
\inst|instruction_r|ALT_INV_t_Rx\(3) <= NOT \inst|instruction_r|t_Rx\(3);
\inst|instruction_r|ALT_INV_t_Rx\(2) <= NOT \inst|instruction_r|t_Rx\(2);
\inst|inst5|ALT_INV_Mux25~3_combout\ <= NOT \inst|inst5|Mux25~3_combout\;
\inst|inst5|ALT_INV_regs[15][6]~q\ <= NOT \inst|inst5|regs[15][6]~q\;
\inst|inst5|ALT_INV_regs[14][6]~q\ <= NOT \inst|inst5|regs[14][6]~q\;
\inst|inst5|ALT_INV_regs[13][6]~q\ <= NOT \inst|inst5|regs[13][6]~q\;
\inst|inst5|ALT_INV_regs[12][6]~q\ <= NOT \inst|inst5|regs[12][6]~q\;
\inst|inst5|ALT_INV_Mux25~2_combout\ <= NOT \inst|inst5|Mux25~2_combout\;
\inst|inst5|ALT_INV_regs[11][6]~q\ <= NOT \inst|inst5|regs[11][6]~q\;
\inst|inst5|ALT_INV_regs[10][6]~q\ <= NOT \inst|inst5|regs[10][6]~q\;
\inst|inst5|ALT_INV_regs[9][6]~q\ <= NOT \inst|inst5|regs[9][6]~q\;
\inst|inst5|ALT_INV_regs[8][6]~q\ <= NOT \inst|inst5|regs[8][6]~q\;
\inst|inst5|ALT_INV_Mux25~1_combout\ <= NOT \inst|inst5|Mux25~1_combout\;
\inst|inst5|ALT_INV_regs[7][6]~q\ <= NOT \inst|inst5|regs[7][6]~q\;
\inst|inst5|ALT_INV_regs[6][6]~q\ <= NOT \inst|inst5|regs[6][6]~q\;
\inst|inst5|ALT_INV_regs[5][6]~q\ <= NOT \inst|inst5|regs[5][6]~q\;
\inst|inst5|ALT_INV_regs[4][6]~q\ <= NOT \inst|inst5|regs[4][6]~q\;
\inst|inst5|ALT_INV_Mux25~0_combout\ <= NOT \inst|inst5|Mux25~0_combout\;
\inst|instruction_r|ALT_INV_t_Rx\(1) <= NOT \inst|instruction_r|t_Rx\(1);
\inst|instruction_r|ALT_INV_t_Rx\(0) <= NOT \inst|instruction_r|t_Rx\(0);
\inst|inst5|ALT_INV_regs[3][6]~q\ <= NOT \inst|inst5|regs[3][6]~q\;
\inst|inst5|ALT_INV_regs[2][6]~q\ <= NOT \inst|inst5|regs[2][6]~q\;
\inst|inst5|ALT_INV_regs[1][6]~q\ <= NOT \inst|inst5|regs[1][6]~q\;
\inst|inst5|ALT_INV_regs[0][6]~q\ <= NOT \inst|inst5|regs[0][6]~q\;
\inst|inst3|ALT_INV_Mux9~0_combout\ <= NOT \inst|inst3|Mux9~0_combout\;
\inst|inst3|ALT_INV_Mux10~0_combout\ <= NOT \inst|inst3|Mux10~0_combout\;
\inst|inst3|ALT_INV_Mux11~0_combout\ <= NOT \inst|inst3|Mux11~0_combout\;
\inst|inst3|ALT_INV_Mux12~0_combout\ <= NOT \inst|inst3|Mux12~0_combout\;
\inst|inst3|ALT_INV_Mux13~0_combout\ <= NOT \inst|inst3|Mux13~0_combout\;
\inst|inst3|ALT_INV_Mux14~0_combout\ <= NOT \inst|inst3|Mux14~0_combout\;
\inst|inst3|ALT_INV_Mux15~0_combout\ <= NOT \inst|inst3|Mux15~0_combout\;
\inst|inst3|ALT_INV_Mux2~0_combout\ <= NOT \inst|inst3|Mux2~0_combout\;
\inst|inst3|ALT_INV_Mux3~0_combout\ <= NOT \inst|inst3|Mux3~0_combout\;
\inst|inst3|ALT_INV_Mux4~0_combout\ <= NOT \inst|inst3|Mux4~0_combout\;
\inst|inst3|ALT_INV_Mux5~0_combout\ <= NOT \inst|inst3|Mux5~0_combout\;
\inst|inst3|ALT_INV_Mux6~0_combout\ <= NOT \inst|inst3|Mux6~0_combout\;
\inst|inst3|ALT_INV_Mux7~0_combout\ <= NOT \inst|inst3|Mux7~0_combout\;
\inst|inst3|ALT_INV_Mux8~0_combout\ <= NOT \inst|inst3|Mux8~0_combout\;
\inst|inst3|ALT_INV_Mux0~0_combout\ <= NOT \inst|inst3|Mux0~0_combout\;
\inst|inst3|ALT_INV_Mux1~0_combout\ <= NOT \inst|inst3|Mux1~0_combout\;
\inst|op2|ALT_INV_reg_out\(14) <= NOT \inst|op2|reg_out\(14);
\inst|inst3|ALT_INV_Add0~61_sumout\ <= NOT \inst|inst3|Add0~61_sumout\;
\inst|op1|ALT_INV_reg_out\(14) <= NOT \inst|op1|reg_out\(14);
\inst|op2|ALT_INV_reg_out\(15) <= NOT \inst|op2|reg_out\(15);
\inst|inst3|ALT_INV_Add0~57_sumout\ <= NOT \inst|inst3|Add0~57_sumout\;
\inst|op1|ALT_INV_reg_out\(15) <= NOT \inst|op1|reg_out\(15);
\inst|inst3|ALT_INV_Add0~53_sumout\ <= NOT \inst|inst3|Add0~53_sumout\;
\inst|op1|ALT_INV_reg_out\(7) <= NOT \inst|op1|reg_out\(7);
\inst|inst3|ALT_INV_Add0~49_sumout\ <= NOT \inst|inst3|Add0~49_sumout\;
\inst|op1|ALT_INV_reg_out\(8) <= NOT \inst|op1|reg_out\(8);
\inst|inst3|ALT_INV_Add0~45_sumout\ <= NOT \inst|inst3|Add0~45_sumout\;
\inst|op1|ALT_INV_reg_out\(9) <= NOT \inst|op1|reg_out\(9);
\inst|inst3|ALT_INV_Add0~41_sumout\ <= NOT \inst|inst3|Add0~41_sumout\;
\inst|op1|ALT_INV_reg_out\(10) <= NOT \inst|op1|reg_out\(10);
\inst|inst3|ALT_INV_Add0~37_sumout\ <= NOT \inst|inst3|Add0~37_sumout\;
\inst|op1|ALT_INV_reg_out\(11) <= NOT \inst|op1|reg_out\(11);
\inst|op2|ALT_INV_reg_out\(12) <= NOT \inst|op2|reg_out\(12);
\inst|inst3|ALT_INV_Add0~33_sumout\ <= NOT \inst|inst3|Add0~33_sumout\;
\inst|op1|ALT_INV_reg_out\(12) <= NOT \inst|op1|reg_out\(12);
\inst|op2|ALT_INV_reg_out\(13) <= NOT \inst|op2|reg_out\(13);
\inst|inst3|ALT_INV_Add0~29_sumout\ <= NOT \inst|inst3|Add0~29_sumout\;
\inst|op1|ALT_INV_reg_out\(13) <= NOT \inst|op1|reg_out\(13);
\inst|inst3|ALT_INV_Add0~25_sumout\ <= NOT \inst|inst3|Add0~25_sumout\;
\inst|op1|ALT_INV_reg_out\(0) <= NOT \inst|op1|reg_out\(0);
\inst|inst3|ALT_INV_Add0~21_sumout\ <= NOT \inst|inst3|Add0~21_sumout\;
\inst|op1|ALT_INV_reg_out\(1) <= NOT \inst|op1|reg_out\(1);
\inst|inst3|ALT_INV_Add0~17_sumout\ <= NOT \inst|inst3|Add0~17_sumout\;
\inst|op1|ALT_INV_reg_out\(2) <= NOT \inst|op1|reg_out\(2);
\inst|inst3|ALT_INV_Add0~13_sumout\ <= NOT \inst|inst3|Add0~13_sumout\;
\inst|op1|ALT_INV_reg_out\(3) <= NOT \inst|op1|reg_out\(3);
\inst|inst3|ALT_INV_Add0~9_sumout\ <= NOT \inst|inst3|Add0~9_sumout\;
\inst|op1|ALT_INV_reg_out\(4) <= NOT \inst|op1|reg_out\(4);
\inst|inst3|ALT_INV_Add0~5_sumout\ <= NOT \inst|inst3|Add0~5_sumout\;
\inst|op1|ALT_INV_reg_out\(5) <= NOT \inst|op1|reg_out\(5);
\inst|inst3|ALT_INV_Add0~1_sumout\ <= NOT \inst|inst3|Add0~1_sumout\;
\inst|op2|ALT_INV_reg_out\(11) <= NOT \inst|op2|reg_out\(11);
\inst|op2|ALT_INV_reg_out\(10) <= NOT \inst|op2|reg_out\(10);
\inst|op2|ALT_INV_reg_out\(9) <= NOT \inst|op2|reg_out\(9);
\inst|op2|ALT_INV_reg_out\(8) <= NOT \inst|op2|reg_out\(8);
\inst|op2|ALT_INV_reg_out\(7) <= NOT \inst|op2|reg_out\(7);
\inst|op2|ALT_INV_reg_out\(6) <= NOT \inst|op2|reg_out\(6);
\inst|op2|ALT_INV_reg_out\(5) <= NOT \inst|op2|reg_out\(5);
\inst|op2|ALT_INV_reg_out\(4) <= NOT \inst|op2|reg_out\(4);
\inst|op2|ALT_INV_reg_out\(3) <= NOT \inst|op2|reg_out\(3);
\inst|op2|ALT_INV_reg_out\(2) <= NOT \inst|op2|reg_out\(2);
\inst|op2|ALT_INV_reg_out\(1) <= NOT \inst|op2|reg_out\(1);
\inst|op2|ALT_INV_reg_out\(0) <= NOT \inst|op2|reg_out\(0);
\inst|op1|ALT_INV_reg_out\(6) <= NOT \inst|op1|reg_out\(6);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(15) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(15);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(14) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(14);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(8) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(8);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(7) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(7);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(10) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(10);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(9) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(9);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(12) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(12);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(11) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(11);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(13) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(13);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(0) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(0);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(2) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(2);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(1) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(1);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(4) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(4);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(3) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(3);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(6) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(6);
\inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(5) <= NOT \inst|inst7|altsyncram_component|auto_generated|q_a\(5);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst|program_counter|ALT_INV_tempIncr[12]~DUPLICATE_q\ <= NOT \inst|program_counter|tempIncr[12]~DUPLICATE_q\;
\inst|program_counter|ALT_INV_tempIncr[8]~DUPLICATE_q\ <= NOT \inst|program_counter|tempIncr[8]~DUPLICATE_q\;
\inst|program_counter|ALT_INV_tempIncr[3]~DUPLICATE_q\ <= NOT \inst|program_counter|tempIncr[3]~DUPLICATE_q\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\;
\inst|inst5|ALT_INV_regs[7][12]~DUPLICATE_q\ <= NOT \inst|inst5|regs[7][12]~DUPLICATE_q\;
\inst|inst5|ALT_INV_regs[3][12]~DUPLICATE_q\ <= NOT \inst|inst5|regs[3][12]~DUPLICATE_q\;
\inst|inst5|ALT_INV_regs[2][13]~DUPLICATE_q\ <= NOT \inst|inst5|regs[2][13]~DUPLICATE_q\;
\inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\ <= NOT \inst|instruction_r|t_OP[2]~DUPLICATE_q\;
\inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\ <= NOT \inst|instruction_r|t_OP[4]~DUPLICATE_q\;
\inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\ <= NOT \inst|instruction_r|t_Rx[3]~DUPLICATE_q\;
\inst|op2|ALT_INV_reg_out[14]~DUPLICATE_q\ <= NOT \inst|op2|reg_out[14]~DUPLICATE_q\;
\inst|op2|ALT_INV_reg_out[15]~DUPLICATE_q\ <= NOT \inst|op2|reg_out[15]~DUPLICATE_q\;
\inst|op2|ALT_INV_reg_out[9]~DUPLICATE_q\ <= NOT \inst|op2|reg_out[9]~DUPLICATE_q\;
\inst|op2|ALT_INV_reg_out[7]~DUPLICATE_q\ <= NOT \inst|op2|reg_out[7]~DUPLICATE_q\;
\inst|op2|ALT_INV_reg_out[5]~DUPLICATE_q\ <= NOT \inst|op2|reg_out[5]~DUPLICATE_q\;
\ALT_INV_CLOCK_50~inputCLKENA0_outclk\ <= NOT \CLOCK_50~inputCLKENA0_outclk\;
\ALT_INV_KEY[0]~input_o\ <= NOT \KEY[0]~input_o\;
\inst|op1|ALT_INV_reg_out[4]~21_combout\ <= NOT \inst|op1|reg_out[4]~21_combout\;
\inst|op1|ALT_INV_reg_out[4]~20_combout\ <= NOT \inst|op1|reg_out[4]~20_combout\;
\inst|op1|ALT_INV_reg_out[4]~19_combout\ <= NOT \inst|op1|reg_out[4]~19_combout\;
\inst|op2|ALT_INV_reg_out[14]~20_combout\ <= NOT \inst|op2|reg_out[14]~20_combout\;
\inst|op2|ALT_INV_reg_out[14]~19_combout\ <= NOT \inst|op2|reg_out[14]~19_combout\;
\inst|op2|ALT_INV_reg_out[14]~18_combout\ <= NOT \inst|op2|reg_out[14]~18_combout\;
\inst|inst3|ALT_INV_z_flag~6_combout\ <= NOT \inst|inst3|z_flag~6_combout\;
\inst|inst3|ALT_INV_z_flag~5_combout\ <= NOT \inst|inst3|z_flag~5_combout\;
\inst|inst3|ALT_INV_z_flag~4_combout\ <= NOT \inst|inst3|z_flag~4_combout\;
\inst|inst3|ALT_INV_z_flag~3_combout\ <= NOT \inst|inst3|z_flag~3_combout\;
\inst|inst5|ALT_INV_Mux6~1_combout\ <= NOT \inst|inst5|Mux6~1_combout\;
\inst|inst5|ALT_INV_Mux5~1_combout\ <= NOT \inst|inst5|Mux5~1_combout\;
\inst|inst5|ALT_INV_Mux4~1_combout\ <= NOT \inst|inst5|Mux4~1_combout\;
\inst|inst5|ALT_INV_Mux3~2_combout\ <= NOT \inst|inst5|Mux3~2_combout\;
\inst|inst5|ALT_INV_Mux3~1_combout\ <= NOT \inst|inst5|Mux3~1_combout\;
\inst|inst1|ALT_INV_Mux13~1_combout\ <= NOT \inst|inst1|Mux13~1_combout\;
\inst|inst1|ALT_INV_Selector4~1_combout\ <= NOT \inst|inst1|Selector4~1_combout\;
\inst|inst3|ALT_INV_z_flag~1_combout\ <= NOT \inst|inst3|z_flag~1_combout\;
\inst|inst3|ALT_INV_z_flag~0_combout\ <= NOT \inst|inst3|z_flag~0_combout\;
\inst|inst2|ALT_INV_output_signal[15]~15_combout\ <= NOT \inst|inst2|output_signal[15]~15_combout\;
\inst|program_counter|ALT_INV_tempIncr\(15) <= NOT \inst|program_counter|tempIncr\(15);
\inst|inst2|ALT_INV_output_signal[13]~14_combout\ <= NOT \inst|inst2|output_signal[13]~14_combout\;
\inst|program_counter|ALT_INV_tempIncr\(13) <= NOT \inst|program_counter|tempIncr\(13);
\inst|inst2|ALT_INV_output_signal[12]~13_combout\ <= NOT \inst|inst2|output_signal[12]~13_combout\;
\inst|program_counter|ALT_INV_tempIncr\(12) <= NOT \inst|program_counter|tempIncr\(12);
\inst|inst1|ALT_INV_Selector0~0_combout\ <= NOT \inst|inst1|Selector0~0_combout\;
\inst|inst2|ALT_INV_output_signal[14]~12_combout\ <= NOT \inst|inst2|output_signal[14]~12_combout\;
\inst|program_counter|ALT_INV_tempIncr\(14) <= NOT \inst|program_counter|tempIncr\(14);
\inst|inst1|ALT_INV_Mux17~0_combout\ <= NOT \inst|inst1|Mux17~0_combout\;
\inst|inst2|ALT_INV_output_signal[11]~11_combout\ <= NOT \inst|inst2|output_signal[11]~11_combout\;
\inst|program_counter|ALT_INV_tempIncr\(11) <= NOT \inst|program_counter|tempIncr\(11);
\inst|inst2|ALT_INV_output_signal[10]~10_combout\ <= NOT \inst|inst2|output_signal[10]~10_combout\;
\inst|program_counter|ALT_INV_tempIncr\(10) <= NOT \inst|program_counter|tempIncr\(10);
\inst|inst2|ALT_INV_output_signal[9]~9_combout\ <= NOT \inst|inst2|output_signal[9]~9_combout\;
\inst|program_counter|ALT_INV_tempIncr\(9) <= NOT \inst|program_counter|tempIncr\(9);
\inst|inst2|ALT_INV_output_signal[8]~8_combout\ <= NOT \inst|inst2|output_signal[8]~8_combout\;
\inst|program_counter|ALT_INV_tempIncr\(8) <= NOT \inst|program_counter|tempIncr\(8);
\inst|inst2|ALT_INV_output_signal[7]~7_combout\ <= NOT \inst|inst2|output_signal[7]~7_combout\;
\inst|program_counter|ALT_INV_tempIncr\(7) <= NOT \inst|program_counter|tempIncr\(7);
\inst|inst2|ALT_INV_output_signal[5]~6_combout\ <= NOT \inst|inst2|output_signal[5]~6_combout\;
\inst|program_counter|ALT_INV_tempIncr\(5) <= NOT \inst|program_counter|tempIncr\(5);
\inst|inst2|ALT_INV_output_signal[4]~5_combout\ <= NOT \inst|inst2|output_signal[4]~5_combout\;
\inst|program_counter|ALT_INV_tempIncr\(4) <= NOT \inst|program_counter|tempIncr\(4);
\inst|inst2|ALT_INV_output_signal[3]~4_combout\ <= NOT \inst|inst2|output_signal[3]~4_combout\;
\inst|program_counter|ALT_INV_tempIncr\(3) <= NOT \inst|program_counter|tempIncr\(3);
\inst|inst2|ALT_INV_output_signal[2]~3_combout\ <= NOT \inst|inst2|output_signal[2]~3_combout\;
\inst|program_counter|ALT_INV_tempIncr\(2) <= NOT \inst|program_counter|tempIncr\(2);
\inst|inst2|ALT_INV_output_signal[1]~2_combout\ <= NOT \inst|inst2|output_signal[1]~2_combout\;
\inst|program_counter|ALT_INV_tempIncr\(1) <= NOT \inst|program_counter|tempIncr\(1);
\inst|op2|ALT_INV_reg_out[14]~1_combout\ <= NOT \inst|op2|reg_out[14]~1_combout\;
\inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\ <= NOT \inst|inst1|alu_op2_sel[1]~3_combout\;
\inst|inst1|ALT_INV_alu_op2_sel[1]~2_combout\ <= NOT \inst|inst1|alu_op2_sel[1]~2_combout\;
\inst|inst1|ALT_INV_alu_op2_sel[1]~1_combout\ <= NOT \inst|inst1|alu_op2_sel[1]~1_combout\;
\inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\ <= NOT \inst|inst1|alu_op2_sel[0]~0_combout\;
\inst|inst1|ALT_INV_Mux6~0_combout\ <= NOT \inst|inst1|Mux6~0_combout\;
\inst|inst2|ALT_INV_output_signal[0]~1_combout\ <= NOT \inst|inst2|output_signal[0]~1_combout\;
\inst|op1|ALT_INV_reg_out[4]~2_combout\ <= NOT \inst|op1|reg_out[4]~2_combout\;
\inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\ <= NOT \inst|inst1|alu_op1_sel[1]~2_combout\;
\inst|inst1|ALT_INV_alu_op1_sel[1]~1_combout\ <= NOT \inst|inst1|alu_op1_sel[1]~1_combout\;
\inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\ <= NOT \inst|inst1|alu_op1_sel[0]~0_combout\;
\inst|inst1|ALT_INV_Mux4~0_combout\ <= NOT \inst|inst1|Mux4~0_combout\;
\inst|inst2|ALT_INV_output_signal[6]~0_combout\ <= NOT \inst|inst2|output_signal[6]~0_combout\;
\inst|inst1|ALT_INV_Mux13~0_combout\ <= NOT \inst|inst1|Mux13~0_combout\;
\inst|inst3|ALT_INV_z_flag~q\ <= NOT \inst|inst3|z_flag~q\;
\inst|inst1|ALT_INV_Selector4~0_combout\ <= NOT \inst|inst1|Selector4~0_combout\;
\inst|program_counter|ALT_INV_tempIncr\(6) <= NOT \inst|program_counter|tempIncr\(6);
\inst|program_counter|ALT_INV_tempIncr\(0) <= NOT \inst|program_counter|tempIncr\(0);
\inst|program_counter|ALT_INV_tempAddress\(13) <= NOT \inst|program_counter|tempAddress\(13);
\inst|program_counter|ALT_INV_tempAddress\(12) <= NOT \inst|program_counter|tempAddress\(12);
\inst|program_counter|ALT_INV_tempAddress\(14) <= NOT \inst|program_counter|tempAddress\(14);
\inst|inst1|ALT_INV_Selector2~1_combout\ <= NOT \inst|inst1|Selector2~1_combout\;
\inst|inst1|ALT_INV_Selector3~0_combout\ <= NOT \inst|inst1|Selector3~0_combout\;
\inst|inst1|ALT_INV_Equal7~0_combout\ <= NOT \inst|inst1|Equal7~0_combout\;
\inst|inst1|ALT_INV_alu_op[0]~0_combout\ <= NOT \inst|inst1|alu_op[0]~0_combout\;
\inst|inst1|ALT_INV_Mux15~0_combout\ <= NOT \inst|inst1|Mux15~0_combout\;
\inst|inst1|ALT_INV_Equal14~0_combout\ <= NOT \inst|inst1|Equal14~0_combout\;
\inst|inst1|ALT_INV_data_mem_wren~1_combout\ <= NOT \inst|inst1|data_mem_wren~1_combout\;
\inst|inst1|ALT_INV_data_mem_wren~0_combout\ <= NOT \inst|inst1|data_mem_wren~0_combout\;
\inst|inst1|ALT_INV_Equal2~0_combout\ <= NOT \inst|inst1|Equal2~0_combout\;
\inst|inst5|ALT_INV_Mux1~0_combout\ <= NOT \inst|inst5|Mux1~0_combout\;
\inst|inst5|ALT_INV_Mux0~0_combout\ <= NOT \inst|inst5|Mux0~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\inst|inst5|ALT_INV_Mux8~1_combout\ <= NOT \inst|inst5|Mux8~1_combout\;
\inst|inst5|ALT_INV_Mux8~0_combout\ <= NOT \inst|inst5|Mux8~0_combout\;
\inst|inst9|ALT_INV_sip_r\(7) <= NOT \inst|inst9|sip_r\(7);
\inst|inst5|ALT_INV_Mux7~1_combout\ <= NOT \inst|inst5|Mux7~1_combout\;
\inst|inst5|ALT_INV_Mux7~0_combout\ <= NOT \inst|inst5|Mux7~0_combout\;
\inst|inst9|ALT_INV_sip_r\(8) <= NOT \inst|inst9|sip_r\(8);
\inst|inst5|ALT_INV_Mux6~0_combout\ <= NOT \inst|inst5|Mux6~0_combout\;
\inst|inst9|ALT_INV_sip_r\(9) <= NOT \inst|inst9|sip_r\(9);
\inst|inst5|ALT_INV_Mux5~0_combout\ <= NOT \inst|inst5|Mux5~0_combout\;
\inst|inst9|ALT_INV_sip_r\(10) <= NOT \inst|inst9|sip_r\(10);
\inst|inst5|ALT_INV_Mux4~0_combout\ <= NOT \inst|inst5|Mux4~0_combout\;
\inst|inst9|ALT_INV_sip_r\(11) <= NOT \inst|inst9|sip_r\(11);
\inst|inst5|ALT_INV_Mux3~0_combout\ <= NOT \inst|inst5|Mux3~0_combout\;
\inst|inst9|ALT_INV_sip_r\(12) <= NOT \inst|inst9|sip_r\(12);
\inst|inst5|ALT_INV_Mux2~2_combout\ <= NOT \inst|inst5|Mux2~2_combout\;
\inst|inst5|ALT_INV_Mux2~1_combout\ <= NOT \inst|inst5|Mux2~1_combout\;
\inst|inst5|ALT_INV_Mux2~0_combout\ <= NOT \inst|inst5|Mux2~0_combout\;
\inst|inst5|ALT_INV_Mux15~1_combout\ <= NOT \inst|inst5|Mux15~1_combout\;
\inst|inst5|ALT_INV_Mux15~0_combout\ <= NOT \inst|inst5|Mux15~0_combout\;
\inst|inst9|ALT_INV_sip_r\(0) <= NOT \inst|inst9|sip_r\(0);
\inst|inst5|ALT_INV_Mux14~1_combout\ <= NOT \inst|inst5|Mux14~1_combout\;
\inst|inst5|ALT_INV_Mux14~0_combout\ <= NOT \inst|inst5|Mux14~0_combout\;
\inst|inst9|ALT_INV_sip_r\(1) <= NOT \inst|inst9|sip_r\(1);
\inst|inst5|ALT_INV_Mux13~1_combout\ <= NOT \inst|inst5|Mux13~1_combout\;
\inst|inst5|ALT_INV_Mux13~0_combout\ <= NOT \inst|inst5|Mux13~0_combout\;
\inst|inst9|ALT_INV_sip_r\(2) <= NOT \inst|inst9|sip_r\(2);
\inst|inst5|ALT_INV_Mux12~1_combout\ <= NOT \inst|inst5|Mux12~1_combout\;
\inst|inst5|ALT_INV_Mux12~0_combout\ <= NOT \inst|inst5|Mux12~0_combout\;
\inst|inst9|ALT_INV_sip_r\(3) <= NOT \inst|inst9|sip_r\(3);
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\inst|inst5|ALT_INV_Mux11~1_combout\ <= NOT \inst|inst5|Mux11~1_combout\;
\inst|inst5|ALT_INV_Mux11~0_combout\ <= NOT \inst|inst5|Mux11~0_combout\;
\inst|inst9|ALT_INV_sip_r\(4) <= NOT \inst|inst9|sip_r\(4);
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\inst|inst5|ALT_INV_Mux10~3_combout\ <= NOT \inst|inst5|Mux10~3_combout\;
\inst|inst5|ALT_INV_Mux10~2_combout\ <= NOT \inst|inst5|Mux10~2_combout\;
\inst|inst9|ALT_INV_sip_r\(5) <= NOT \inst|inst9|sip_r\(5);
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\inst|instruction_r|ALT_INV_t_Operand[6]~0_combout\ <= NOT \inst|instruction_r|t_Operand[6]~0_combout\;
\inst|inst1|ALT_INV_state.T1A~q\ <= NOT \inst|inst1|state.T1A~q\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\inst|inst5|ALT_INV_Decoder0~5_combout\ <= NOT \inst|inst5|Decoder0~5_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\inst|inst1|ALT_INV_state.T1~q\ <= NOT \inst|inst1|state.T1~q\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0);
\inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(2);
\inst|inst1|ALT_INV_Selector5~1_combout\ <= NOT \inst|inst1|Selector5~1_combout\;
\inst|inst1|ALT_INV_state.T2~q\ <= NOT \inst|inst1|state.T2~q\;
\inst|inst5|ALT_INV_Decoder0~0_combout\ <= NOT \inst|inst5|Decoder0~0_combout\;
\inst|inst1|ALT_INV_Selector5~0_combout\ <= NOT \inst|inst1|Selector5~0_combout\;
\inst|inst5|ALT_INV_Mux9~3_combout\ <= NOT \inst|inst5|Mux9~3_combout\;
\inst|inst5|ALT_INV_Mux9~2_combout\ <= NOT \inst|inst5|Mux9~2_combout\;
\inst|inst5|ALT_INV_Mux9~1_combout\ <= NOT \inst|inst5|Mux9~1_combout\;
\inst|inst9|ALT_INV_sip_r\(6) <= NOT \inst|inst9|sip_r\(6);
\inst|inst5|ALT_INV_Mux10~1_combout\ <= NOT \inst|inst5|Mux10~1_combout\;
\inst|inst1|ALT_INV_Selector2~0_combout\ <= NOT \inst|inst1|Selector2~0_combout\;
\inst|inst5|ALT_INV_Mux9~0_combout\ <= NOT \inst|inst5|Mux9~0_combout\;
\inst|inst5|ALT_INV_Mux10~0_combout\ <= NOT \inst|inst5|Mux10~0_combout\;
\inst|inst1|ALT_INV_Mux14~1_combout\ <= NOT \inst|inst1|Mux14~1_combout\;
\inst|inst1|ALT_INV_Mux14~0_combout\ <= NOT \inst|inst1|Mux14~0_combout\;
\inst|inst1|ALT_INV_Mux10~2_combout\ <= NOT \inst|inst1|Mux10~2_combout\;
\inst|inst1|ALT_INV_Mux10~1_combout\ <= NOT \inst|inst1|Mux10~1_combout\;
\inst|inst1|ALT_INV_Equal10~0_combout\ <= NOT \inst|inst1|Equal10~0_combout\;
\inst|inst1|ALT_INV_Equal12~0_combout\ <= NOT \inst|inst1|Equal12~0_combout\;
\inst|inst1|ALT_INV_Equal6~0_combout\ <= NOT \inst|inst1|Equal6~0_combout\;
\inst|inst1|ALT_INV_Mux9~0_combout\ <= NOT \inst|inst1|Mux9~0_combout\;
\inst|inst1|ALT_INV_ld_r~0_combout\ <= NOT \inst|inst1|ld_r~0_combout\;
\inst|inst1|ALT_INV_Mux10~0_combout\ <= NOT \inst|inst1|Mux10~0_combout\;
\inst|inst1|ALT_INV_Equal13~0_combout\ <= NOT \inst|inst1|Equal13~0_combout\;
\inst|op1|ALT_INV_reg_out[4]~0_combout\ <= NOT \inst|op1|reg_out[4]~0_combout\;
\inst|inst5|ALT_INV_Mux35~4_combout\ <= NOT \inst|inst5|Mux35~4_combout\;
\inst|inst5|ALT_INV_Mux35~3_combout\ <= NOT \inst|inst5|Mux35~3_combout\;
\inst|inst5|ALT_INV_Mux35~2_combout\ <= NOT \inst|inst5|Mux35~2_combout\;
\inst|inst5|ALT_INV_Mux35~1_combout\ <= NOT \inst|inst5|Mux35~1_combout\;
\inst|inst5|ALT_INV_Mux35~0_combout\ <= NOT \inst|inst5|Mux35~0_combout\;
\inst|inst5|ALT_INV_Mux34~4_combout\ <= NOT \inst|inst5|Mux34~4_combout\;
\inst|inst5|ALT_INV_Mux34~3_combout\ <= NOT \inst|inst5|Mux34~3_combout\;
\inst|inst5|ALT_INV_Mux34~2_combout\ <= NOT \inst|inst5|Mux34~2_combout\;
\inst|inst5|ALT_INV_Mux34~1_combout\ <= NOT \inst|inst5|Mux34~1_combout\;
\inst|inst5|ALT_INV_Mux34~0_combout\ <= NOT \inst|inst5|Mux34~0_combout\;
\inst|inst5|ALT_INV_Mux33~4_combout\ <= NOT \inst|inst5|Mux33~4_combout\;
\inst|inst5|ALT_INV_Mux33~3_combout\ <= NOT \inst|inst5|Mux33~3_combout\;
\inst|inst5|ALT_INV_Mux33~2_combout\ <= NOT \inst|inst5|Mux33~2_combout\;
\inst|inst5|ALT_INV_Mux33~1_combout\ <= NOT \inst|inst5|Mux33~1_combout\;
\inst|inst5|ALT_INV_Mux33~0_combout\ <= NOT \inst|inst5|Mux33~0_combout\;
\inst|inst5|ALT_INV_Mux32~4_combout\ <= NOT \inst|inst5|Mux32~4_combout\;
\inst|inst5|ALT_INV_Mux32~3_combout\ <= NOT \inst|inst5|Mux32~3_combout\;
\inst|inst5|ALT_INV_Mux32~2_combout\ <= NOT \inst|inst5|Mux32~2_combout\;
\inst|inst5|ALT_INV_Mux32~1_combout\ <= NOT \inst|inst5|Mux32~1_combout\;
\inst|inst5|ALT_INV_Mux32~0_combout\ <= NOT \inst|inst5|Mux32~0_combout\;
\inst|inst5|ALT_INV_Mux42~4_combout\ <= NOT \inst|inst5|Mux42~4_combout\;
\inst|inst5|ALT_INV_Mux42~3_combout\ <= NOT \inst|inst5|Mux42~3_combout\;
\inst|inst5|ALT_INV_Mux42~2_combout\ <= NOT \inst|inst5|Mux42~2_combout\;
\inst|inst5|ALT_INV_Mux42~1_combout\ <= NOT \inst|inst5|Mux42~1_combout\;
\inst|inst5|ALT_INV_Mux42~0_combout\ <= NOT \inst|inst5|Mux42~0_combout\;
\inst|inst5|ALT_INV_Mux41~4_combout\ <= NOT \inst|inst5|Mux41~4_combout\;
\inst|inst5|ALT_INV_Mux41~3_combout\ <= NOT \inst|inst5|Mux41~3_combout\;
\inst|inst5|ALT_INV_Mux41~2_combout\ <= NOT \inst|inst5|Mux41~2_combout\;
\inst|inst5|ALT_INV_Mux41~1_combout\ <= NOT \inst|inst5|Mux41~1_combout\;
\inst|inst5|ALT_INV_Mux41~0_combout\ <= NOT \inst|inst5|Mux41~0_combout\;
\inst|inst5|ALT_INV_Mux40~4_combout\ <= NOT \inst|inst5|Mux40~4_combout\;
\inst|inst5|ALT_INV_Mux40~3_combout\ <= NOT \inst|inst5|Mux40~3_combout\;
\inst|inst5|ALT_INV_Mux40~2_combout\ <= NOT \inst|inst5|Mux40~2_combout\;
\inst|inst5|ALT_INV_Mux40~1_combout\ <= NOT \inst|inst5|Mux40~1_combout\;
\inst|inst5|ALT_INV_Mux40~0_combout\ <= NOT \inst|inst5|Mux40~0_combout\;
\inst|inst5|ALT_INV_Mux39~4_combout\ <= NOT \inst|inst5|Mux39~4_combout\;
\inst|inst5|ALT_INV_Mux39~3_combout\ <= NOT \inst|inst5|Mux39~3_combout\;
\inst|inst5|ALT_INV_Mux39~2_combout\ <= NOT \inst|inst5|Mux39~2_combout\;
\inst|inst5|ALT_INV_Mux39~1_combout\ <= NOT \inst|inst5|Mux39~1_combout\;
\inst|inst5|ALT_INV_Mux39~0_combout\ <= NOT \inst|inst5|Mux39~0_combout\;
\inst|inst5|ALT_INV_Mux38~4_combout\ <= NOT \inst|inst5|Mux38~4_combout\;
\inst|inst5|ALT_INV_Mux38~3_combout\ <= NOT \inst|inst5|Mux38~3_combout\;
\inst|inst5|ALT_INV_Mux38~2_combout\ <= NOT \inst|inst5|Mux38~2_combout\;
\inst|inst5|ALT_INV_Mux38~1_combout\ <= NOT \inst|inst5|Mux38~1_combout\;
\inst|inst5|ALT_INV_Mux38~0_combout\ <= NOT \inst|inst5|Mux38~0_combout\;
\inst|inst5|ALT_INV_Mux37~4_combout\ <= NOT \inst|inst5|Mux37~4_combout\;
\inst|inst5|ALT_INV_Mux37~3_combout\ <= NOT \inst|inst5|Mux37~3_combout\;
\inst|inst5|ALT_INV_Mux37~2_combout\ <= NOT \inst|inst5|Mux37~2_combout\;
\inst|inst5|ALT_INV_Mux37~1_combout\ <= NOT \inst|inst5|Mux37~1_combout\;
\inst|inst5|ALT_INV_Mux37~0_combout\ <= NOT \inst|inst5|Mux37~0_combout\;
\inst|inst5|ALT_INV_Mux36~4_combout\ <= NOT \inst|inst5|Mux36~4_combout\;
\inst|inst5|ALT_INV_Mux36~3_combout\ <= NOT \inst|inst5|Mux36~3_combout\;
\inst|inst5|ALT_INV_Mux36~2_combout\ <= NOT \inst|inst5|Mux36~2_combout\;
\inst|inst5|ALT_INV_Mux36~1_combout\ <= NOT \inst|inst5|Mux36~1_combout\;
\inst|inst5|ALT_INV_Mux36~0_combout\ <= NOT \inst|inst5|Mux36~0_combout\;
\inst|instruction_r|ALT_INV_t_Operand\(14) <= NOT \inst|instruction_r|t_Operand\(14);
\inst|inst5|ALT_INV_Mux17~4_combout\ <= NOT \inst|inst5|Mux17~4_combout\;
\inst|inst5|ALT_INV_Mux17~3_combout\ <= NOT \inst|inst5|Mux17~3_combout\;
\inst|inst5|ALT_INV_regs[15][14]~q\ <= NOT \inst|inst5|regs[15][14]~q\;
\inst|inst5|ALT_INV_regs[11][14]~q\ <= NOT \inst|inst5|regs[11][14]~q\;
\inst|inst5|ALT_INV_regs[7][14]~q\ <= NOT \inst|inst5|regs[7][14]~q\;
\inst|inst5|ALT_INV_regs[3][14]~q\ <= NOT \inst|inst5|regs[3][14]~q\;
\inst|inst5|ALT_INV_Mux17~2_combout\ <= NOT \inst|inst5|Mux17~2_combout\;
\inst|inst5|ALT_INV_regs[14][14]~q\ <= NOT \inst|inst5|regs[14][14]~q\;
\inst|inst5|ALT_INV_regs[10][14]~q\ <= NOT \inst|inst5|regs[10][14]~q\;
\inst|inst5|ALT_INV_regs[6][14]~q\ <= NOT \inst|inst5|regs[6][14]~q\;
\inst|inst5|ALT_INV_regs[2][14]~q\ <= NOT \inst|inst5|regs[2][14]~q\;
\inst|inst5|ALT_INV_Mux17~1_combout\ <= NOT \inst|inst5|Mux17~1_combout\;
\inst|inst5|ALT_INV_regs[13][14]~q\ <= NOT \inst|inst5|regs[13][14]~q\;
\inst|inst5|ALT_INV_regs[9][14]~q\ <= NOT \inst|inst5|regs[9][14]~q\;
\inst|inst5|ALT_INV_regs[5][14]~q\ <= NOT \inst|inst5|regs[5][14]~q\;
\inst|inst5|ALT_INV_regs[1][14]~q\ <= NOT \inst|inst5|regs[1][14]~q\;
\inst|inst5|ALT_INV_Mux17~0_combout\ <= NOT \inst|inst5|Mux17~0_combout\;
\inst|inst5|ALT_INV_regs[12][14]~q\ <= NOT \inst|inst5|regs[12][14]~q\;
\inst|inst5|ALT_INV_regs[8][14]~q\ <= NOT \inst|inst5|regs[8][14]~q\;
\inst|inst5|ALT_INV_regs[4][14]~q\ <= NOT \inst|inst5|regs[4][14]~q\;
\inst|inst5|ALT_INV_regs[0][14]~q\ <= NOT \inst|inst5|regs[0][14]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(15) <= NOT \inst|instruction_r|t_Operand\(15);
\inst|inst5|ALT_INV_Mux16~4_combout\ <= NOT \inst|inst5|Mux16~4_combout\;
\inst|inst5|ALT_INV_Mux16~3_combout\ <= NOT \inst|inst5|Mux16~3_combout\;
\inst|inst5|ALT_INV_regs[15][15]~q\ <= NOT \inst|inst5|regs[15][15]~q\;
\inst|inst5|ALT_INV_regs[14][15]~q\ <= NOT \inst|inst5|regs[14][15]~q\;
\inst|inst5|ALT_INV_regs[13][15]~q\ <= NOT \inst|inst5|regs[13][15]~q\;
\inst|inst5|ALT_INV_regs[12][15]~q\ <= NOT \inst|inst5|regs[12][15]~q\;
\inst|inst5|ALT_INV_Mux16~2_combout\ <= NOT \inst|inst5|Mux16~2_combout\;
\inst|inst5|ALT_INV_regs[11][15]~q\ <= NOT \inst|inst5|regs[11][15]~q\;
\inst|inst5|ALT_INV_regs[10][15]~q\ <= NOT \inst|inst5|regs[10][15]~q\;
\inst|inst5|ALT_INV_regs[9][15]~q\ <= NOT \inst|inst5|regs[9][15]~q\;
\inst|inst5|ALT_INV_regs[8][15]~q\ <= NOT \inst|inst5|regs[8][15]~q\;
\inst|inst5|ALT_INV_Mux16~1_combout\ <= NOT \inst|inst5|Mux16~1_combout\;
\inst|inst5|ALT_INV_regs[7][15]~q\ <= NOT \inst|inst5|regs[7][15]~q\;
\inst|inst5|ALT_INV_regs[6][15]~q\ <= NOT \inst|inst5|regs[6][15]~q\;
\inst|inst5|ALT_INV_regs[5][15]~q\ <= NOT \inst|inst5|regs[5][15]~q\;
\inst|inst5|ALT_INV_regs[4][15]~q\ <= NOT \inst|inst5|regs[4][15]~q\;
\inst|inst5|ALT_INV_Mux16~0_combout\ <= NOT \inst|inst5|Mux16~0_combout\;
\inst|inst5|ALT_INV_regs[3][15]~q\ <= NOT \inst|inst5|regs[3][15]~q\;
\inst|inst5|ALT_INV_regs[2][15]~q\ <= NOT \inst|inst5|regs[2][15]~q\;
\inst|inst5|ALT_INV_regs[1][15]~q\ <= NOT \inst|inst5|regs[1][15]~q\;
\inst|inst5|ALT_INV_regs[0][15]~q\ <= NOT \inst|inst5|regs[0][15]~q\;
\inst|inst5|ALT_INV_Mux47~4_combout\ <= NOT \inst|inst5|Mux47~4_combout\;
\inst|inst5|ALT_INV_Mux47~3_combout\ <= NOT \inst|inst5|Mux47~3_combout\;
\inst|inst5|ALT_INV_Mux47~2_combout\ <= NOT \inst|inst5|Mux47~2_combout\;
\inst|inst5|ALT_INV_Mux47~1_combout\ <= NOT \inst|inst5|Mux47~1_combout\;
\inst|inst5|ALT_INV_Mux47~0_combout\ <= NOT \inst|inst5|Mux47~0_combout\;
\inst|inst5|ALT_INV_Mux46~4_combout\ <= NOT \inst|inst5|Mux46~4_combout\;
\inst|inst5|ALT_INV_Mux46~3_combout\ <= NOT \inst|inst5|Mux46~3_combout\;
\inst|inst5|ALT_INV_Mux46~2_combout\ <= NOT \inst|inst5|Mux46~2_combout\;
\inst|inst5|ALT_INV_Mux46~1_combout\ <= NOT \inst|inst5|Mux46~1_combout\;
\inst|inst5|ALT_INV_Mux46~0_combout\ <= NOT \inst|inst5|Mux46~0_combout\;
\inst|inst5|ALT_INV_Mux45~4_combout\ <= NOT \inst|inst5|Mux45~4_combout\;
\inst|inst5|ALT_INV_Mux45~3_combout\ <= NOT \inst|inst5|Mux45~3_combout\;
\inst|inst5|ALT_INV_Mux45~2_combout\ <= NOT \inst|inst5|Mux45~2_combout\;
\inst|inst5|ALT_INV_Mux45~1_combout\ <= NOT \inst|inst5|Mux45~1_combout\;
\inst|inst5|ALT_INV_Mux45~0_combout\ <= NOT \inst|inst5|Mux45~0_combout\;
\inst|inst5|ALT_INV_Mux44~4_combout\ <= NOT \inst|inst5|Mux44~4_combout\;
\inst|inst5|ALT_INV_Mux44~3_combout\ <= NOT \inst|inst5|Mux44~3_combout\;
\inst|inst5|ALT_INV_Mux44~2_combout\ <= NOT \inst|inst5|Mux44~2_combout\;
\inst|inst5|ALT_INV_Mux44~1_combout\ <= NOT \inst|inst5|Mux44~1_combout\;
\inst|inst5|ALT_INV_Mux44~0_combout\ <= NOT \inst|inst5|Mux44~0_combout\;
\inst|inst5|ALT_INV_Mux43~4_combout\ <= NOT \inst|inst5|Mux43~4_combout\;
\inst|instruction_r|ALT_INV_t_Rz\(3) <= NOT \inst|instruction_r|t_Rz\(3);
\inst|instruction_r|ALT_INV_t_Rz\(2) <= NOT \inst|instruction_r|t_Rz\(2);
\inst|inst5|ALT_INV_Mux43~3_combout\ <= NOT \inst|inst5|Mux43~3_combout\;
\inst|inst5|ALT_INV_Mux43~2_combout\ <= NOT \inst|inst5|Mux43~2_combout\;
\inst|inst5|ALT_INV_Mux43~1_combout\ <= NOT \inst|inst5|Mux43~1_combout\;
\inst|inst5|ALT_INV_Mux43~0_combout\ <= NOT \inst|inst5|Mux43~0_combout\;
\inst|instruction_r|ALT_INV_t_Rz\(1) <= NOT \inst|instruction_r|t_Rz\(1);
\inst|instruction_r|ALT_INV_t_Rz\(0) <= NOT \inst|instruction_r|t_Rz\(0);
\inst|instruction_r|ALT_INV_t_Operand\(7) <= NOT \inst|instruction_r|t_Operand\(7);
\inst|inst5|ALT_INV_Mux24~4_combout\ <= NOT \inst|inst5|Mux24~4_combout\;
\inst|inst5|ALT_INV_Mux24~3_combout\ <= NOT \inst|inst5|Mux24~3_combout\;
\inst|inst5|ALT_INV_regs[15][7]~q\ <= NOT \inst|inst5|regs[15][7]~q\;
\inst|inst5|ALT_INV_regs[11][7]~q\ <= NOT \inst|inst5|regs[11][7]~q\;
\inst|inst5|ALT_INV_regs[7][7]~q\ <= NOT \inst|inst5|regs[7][7]~q\;
\inst|inst5|ALT_INV_regs[3][7]~q\ <= NOT \inst|inst5|regs[3][7]~q\;
\inst|inst5|ALT_INV_Mux24~2_combout\ <= NOT \inst|inst5|Mux24~2_combout\;
\inst|inst5|ALT_INV_regs[14][7]~q\ <= NOT \inst|inst5|regs[14][7]~q\;
\inst|inst5|ALT_INV_regs[10][7]~q\ <= NOT \inst|inst5|regs[10][7]~q\;
\inst|inst5|ALT_INV_regs[6][7]~q\ <= NOT \inst|inst5|regs[6][7]~q\;
\inst|inst5|ALT_INV_regs[2][7]~q\ <= NOT \inst|inst5|regs[2][7]~q\;
\inst|inst5|ALT_INV_Mux24~1_combout\ <= NOT \inst|inst5|Mux24~1_combout\;
\inst|inst5|ALT_INV_regs[13][7]~q\ <= NOT \inst|inst5|regs[13][7]~q\;
\inst|inst5|ALT_INV_regs[9][7]~q\ <= NOT \inst|inst5|regs[9][7]~q\;
\inst|inst5|ALT_INV_regs[5][7]~q\ <= NOT \inst|inst5|regs[5][7]~q\;
\inst|inst5|ALT_INV_regs[1][7]~q\ <= NOT \inst|inst5|regs[1][7]~q\;
\inst|inst5|ALT_INV_Mux24~0_combout\ <= NOT \inst|inst5|Mux24~0_combout\;
\inst|inst5|ALT_INV_regs[12][7]~q\ <= NOT \inst|inst5|regs[12][7]~q\;
\inst|inst5|ALT_INV_regs[8][7]~q\ <= NOT \inst|inst5|regs[8][7]~q\;
\inst|inst5|ALT_INV_regs[4][7]~q\ <= NOT \inst|inst5|regs[4][7]~q\;
\inst|inst5|ALT_INV_regs[0][7]~q\ <= NOT \inst|inst5|regs[0][7]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(8) <= NOT \inst|instruction_r|t_Operand\(8);
\inst|inst5|ALT_INV_Mux23~4_combout\ <= NOT \inst|inst5|Mux23~4_combout\;
\inst|inst5|ALT_INV_Mux23~3_combout\ <= NOT \inst|inst5|Mux23~3_combout\;
\inst|inst5|ALT_INV_regs[15][8]~q\ <= NOT \inst|inst5|regs[15][8]~q\;
\inst|inst5|ALT_INV_regs[14][8]~q\ <= NOT \inst|inst5|regs[14][8]~q\;
\inst|inst5|ALT_INV_regs[13][8]~q\ <= NOT \inst|inst5|regs[13][8]~q\;
\inst|inst5|ALT_INV_regs[12][8]~q\ <= NOT \inst|inst5|regs[12][8]~q\;
\inst|inst5|ALT_INV_Mux23~2_combout\ <= NOT \inst|inst5|Mux23~2_combout\;
\inst|inst5|ALT_INV_regs[11][8]~q\ <= NOT \inst|inst5|regs[11][8]~q\;
\inst|inst5|ALT_INV_regs[10][8]~q\ <= NOT \inst|inst5|regs[10][8]~q\;
\inst|inst5|ALT_INV_regs[9][8]~q\ <= NOT \inst|inst5|regs[9][8]~q\;
\inst|inst5|ALT_INV_regs[8][8]~q\ <= NOT \inst|inst5|regs[8][8]~q\;
\inst|inst5|ALT_INV_Mux23~1_combout\ <= NOT \inst|inst5|Mux23~1_combout\;
\inst|inst5|ALT_INV_regs[7][8]~q\ <= NOT \inst|inst5|regs[7][8]~q\;
\inst|inst5|ALT_INV_regs[6][8]~q\ <= NOT \inst|inst5|regs[6][8]~q\;
\inst|inst5|ALT_INV_regs[5][8]~q\ <= NOT \inst|inst5|regs[5][8]~q\;
\inst|inst5|ALT_INV_regs[4][8]~q\ <= NOT \inst|inst5|regs[4][8]~q\;
\inst|inst5|ALT_INV_Mux23~0_combout\ <= NOT \inst|inst5|Mux23~0_combout\;
\inst|inst5|ALT_INV_regs[3][8]~q\ <= NOT \inst|inst5|regs[3][8]~q\;
\inst|inst5|ALT_INV_regs[2][8]~q\ <= NOT \inst|inst5|regs[2][8]~q\;
\inst|inst5|ALT_INV_regs[1][8]~q\ <= NOT \inst|inst5|regs[1][8]~q\;
\inst|inst5|ALT_INV_regs[0][8]~q\ <= NOT \inst|inst5|regs[0][8]~q\;
\inst|instruction_r|ALT_INV_t_Operand\(9) <= NOT \inst|instruction_r|t_Operand\(9);
\inst|inst5|ALT_INV_Mux22~4_combout\ <= NOT \inst|inst5|Mux22~4_combout\;
\inst|inst5|ALT_INV_Mux22~3_combout\ <= NOT \inst|inst5|Mux22~3_combout\;

-- Location: IOOBUF_X89_Y4_N96
\HEX0[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(6),
	devoe => ww_devoe,
	o => ww_HEX0(6));

-- Location: IOOBUF_X89_Y13_N39
\HEX0[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(5),
	devoe => ww_devoe,
	o => ww_HEX0(5));

-- Location: IOOBUF_X89_Y13_N56
\HEX0[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(4),
	devoe => ww_devoe,
	o => ww_HEX0(4));

-- Location: IOOBUF_X89_Y4_N79
\HEX0[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(3),
	devoe => ww_devoe,
	o => ww_HEX0(3));

-- Location: IOOBUF_X89_Y11_N96
\HEX0[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(2),
	devoe => ww_devoe,
	o => ww_HEX0(2));

-- Location: IOOBUF_X89_Y11_N79
\HEX0[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(1),
	devoe => ww_devoe,
	o => ww_HEX0(1));

-- Location: IOOBUF_X89_Y8_N39
\HEX0[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(0),
	devoe => ww_devoe,
	o => ww_HEX0(0));

-- Location: IOOBUF_X89_Y8_N56
\HEX1[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(13),
	devoe => ww_devoe,
	o => ww_HEX1(6));

-- Location: IOOBUF_X89_Y15_N56
\HEX1[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(12),
	devoe => ww_devoe,
	o => ww_HEX1(5));

-- Location: IOOBUF_X89_Y15_N39
\HEX1[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(11),
	devoe => ww_devoe,
	o => ww_HEX1(4));

-- Location: IOOBUF_X89_Y16_N56
\HEX1[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(10),
	devoe => ww_devoe,
	o => ww_HEX1(3));

-- Location: IOOBUF_X89_Y16_N39
\HEX1[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(9),
	devoe => ww_devoe,
	o => ww_HEX1(2));

-- Location: IOOBUF_X89_Y6_N56
\HEX1[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(8),
	devoe => ww_devoe,
	o => ww_HEX1(1));

-- Location: IOOBUF_X89_Y6_N39
\HEX1[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(7),
	devoe => ww_devoe,
	o => ww_HEX1(0));

-- Location: IOOBUF_X89_Y25_N56
\HEX2[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(20),
	devoe => ww_devoe,
	o => ww_HEX2(6));

-- Location: IOOBUF_X89_Y20_N96
\HEX2[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(19),
	devoe => ww_devoe,
	o => ww_HEX2(5));

-- Location: IOOBUF_X89_Y25_N39
\HEX2[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(18),
	devoe => ww_devoe,
	o => ww_HEX2(4));

-- Location: IOOBUF_X89_Y20_N79
\HEX2[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(17),
	devoe => ww_devoe,
	o => ww_HEX2(3));

-- Location: IOOBUF_X89_Y23_N56
\HEX2[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(16),
	devoe => ww_devoe,
	o => ww_HEX2(2));

-- Location: IOOBUF_X89_Y23_N39
\HEX2[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(15),
	devoe => ww_devoe,
	o => ww_HEX2(1));

-- Location: IOOBUF_X89_Y9_N22
\HEX2[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(14),
	devoe => ww_devoe,
	o => ww_HEX2(0));

-- Location: IOOBUF_X89_Y9_N5
\HEX3[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(27),
	devoe => ww_devoe,
	o => ww_HEX3(6));

-- Location: IOOBUF_X89_Y11_N62
\HEX3[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(26),
	devoe => ww_devoe,
	o => ww_HEX3(5));

-- Location: IOOBUF_X89_Y21_N39
\HEX3[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(25),
	devoe => ww_devoe,
	o => ww_HEX3(4));

-- Location: IOOBUF_X89_Y4_N62
\HEX3[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(24),
	devoe => ww_devoe,
	o => ww_HEX3(3));

-- Location: IOOBUF_X89_Y4_N45
\HEX3[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(23),
	devoe => ww_devoe,
	o => ww_HEX3(2));

-- Location: IOOBUF_X89_Y16_N22
\HEX3[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(22),
	devoe => ww_devoe,
	o => ww_HEX3(1));

-- Location: IOOBUF_X89_Y16_N5
\HEX3[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(21),
	devoe => ww_devoe,
	o => ww_HEX3(0));

-- Location: IOOBUF_X89_Y8_N22
\HEX4[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(31),
	devoe => ww_devoe,
	o => ww_HEX4(3));

-- Location: IOOBUF_X89_Y13_N22
\HEX4[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(30),
	devoe => ww_devoe,
	o => ww_HEX4(2));

-- Location: IOOBUF_X89_Y13_N5
\HEX4[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(29),
	devoe => ww_devoe,
	o => ww_HEX4(1));

-- Location: IOOBUF_X89_Y11_N45
\HEX4[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|dpcr\(28),
	devoe => ww_devoe,
	o => ww_HEX4(0));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(9),
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(8),
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(4),
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst|inst9|sop\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X43_Y11_N8
\inst|inst1|state.T0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|state.T0~q\);

-- Location: LABCELL_X43_Y12_N15
\inst|inst1|state~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|state~9_combout\ = ( \inst|inst1|state.T0~q\ & ( (\inst|inst1|state.T3~q\ & \KEY[0]~input_o\) ) ) # ( !\inst|inst1|state.T0~q\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \ALT_INV_KEY[0]~input_o\,
	dataf => \inst|inst1|ALT_INV_state.T0~q\,
	combout => \inst|inst1|state~9_combout\);

-- Location: FF_X43_Y12_N17
\inst|inst1|state.T1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst1|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|state.T1~q\);

-- Location: LABCELL_X43_Y12_N36
\inst|inst1|state~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|state~10_combout\ = ( \inst|inst1|state.T1~q\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \inst|inst1|ALT_INV_state.T1~q\,
	combout => \inst|inst1|state~10_combout\);

-- Location: FF_X43_Y12_N38
\inst|inst1|state.T1A\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst1|state~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|state.T1A~q\);

-- Location: LABCELL_X43_Y12_N39
\inst|inst1|state~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|state~8_combout\ = ( \inst|inst1|state.T1A~q\ & ( \KEY[0]~input_o\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	dataf => \inst|inst1|ALT_INV_state.T1A~q\,
	combout => \inst|inst1|state~8_combout\);

-- Location: FF_X43_Y12_N41
\inst|inst1|state.T2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst1|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|state.T2~q\);

-- Location: LABCELL_X43_Y12_N27
\inst|inst1|state~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|state~7_combout\ = (\KEY[0]~input_o\ & \inst|inst1|state.T2~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[0]~input_o\,
	datac => \inst|inst1|ALT_INV_state.T2~q\,
	combout => \inst|inst1|state~7_combout\);

-- Location: FF_X43_Y12_N29
\inst|inst1|state.T3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst1|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst1|state.T3~q\);

-- Location: LABCELL_X40_Y14_N48
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\ = ( \inst|program_counter|tempAddress\(13) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\);

-- Location: FF_X40_Y14_N49
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1));

-- Location: LABCELL_X40_Y14_N45
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ = ( !\inst|program_counter|tempAddress\(14) & ( (\inst|program_counter|tempAddress\(13) & \inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|program_counter|ALT_INV_tempAddress\(13),
	datab => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(14),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\);

-- Location: LABCELL_X40_Y14_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3) = ( !\inst|program_counter|tempAddress\(13) & ( (!\inst|program_counter|tempAddress\(14) & !\inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	datad => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3));

-- Location: LABCELL_X40_Y14_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ = ( \inst|program_counter|tempAddress\(13) & ( (\inst|program_counter|tempAddress\(14) & !\inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011000000000011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	datad => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\);

-- Location: FF_X42_Y11_N40
\inst|instruction_r|t_OP[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP[4]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y14_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ = ( \inst|program_counter|tempAddress\(13) & ( (\inst|program_counter|tempAddress\(12) & \inst|program_counter|tempAddress\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(12),
	datad => \inst|program_counter|ALT_INV_tempAddress\(14),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\);

-- Location: FF_X42_Y11_N8
\inst|instruction_r|t_Am[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Am\(0));

-- Location: LABCELL_X43_Y12_N24
\inst|instruction_r|t_Operand[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_Operand[6]~0_combout\ = ( \inst|inst1|state.T1A~q\ & ( !\inst|instruction_r|t_Am\(1) $ (!\inst|instruction_r|t_Am\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|instruction_r|ALT_INV_t_Am\(1),
	datac => \inst|instruction_r|ALT_INV_t_Am\(0),
	dataf => \inst|inst1|ALT_INV_state.T1A~q\,
	combout => \inst|instruction_r|t_Operand[6]~0_combout\);

-- Location: FF_X42_Y11_N23
\inst|instruction_r|t_Operand[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(3));

-- Location: LABCELL_X40_Y14_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ = ( \inst|program_counter|tempAddress\(12) & ( (!\inst|program_counter|tempAddress\(13) & !\inst|program_counter|tempAddress\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|program_counter|ALT_INV_tempAddress\(13),
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(12),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\);

-- Location: FF_X43_Y18_N52
\inst|instruction_r|t_Operand[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(6));

-- Location: LABCELL_X40_Y14_N15
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ = ( !\inst|program_counter|tempAddress\(13) & ( (\inst|program_counter|tempAddress\(14) & \inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	datad => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\);

-- Location: MLABCELL_X39_Y6_N30
\inst|inst1|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector4~1_combout\ = ( \inst|inst1|state.T3~q\ & ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_Am\(1) & !\inst|instruction_r|t_Am\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_OP\(3),
	datac => \inst|instruction_r|ALT_INV_t_Am\(1),
	datad => \inst|instruction_r|ALT_INV_t_Am\(0),
	datae => \inst|inst1|ALT_INV_state.T3~q\,
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst1|Selector4~1_combout\);

-- Location: FF_X42_Y16_N44
\inst|instruction_r|t_OP[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[2]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(2));

-- Location: LABCELL_X42_Y16_N48
\inst|inst1|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux15~0_combout\ = ( !\inst|instruction_r|t_OP\(3) & ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & ((!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(1) & \inst|instruction_r|t_OP\(2))) # 
-- (\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(0),
	datab => \inst|instruction_r|ALT_INV_t_OP\(5),
	datac => \inst|instruction_r|ALT_INV_t_OP\(1),
	datad => \inst|instruction_r|ALT_INV_t_OP\(2),
	datae => \inst|instruction_r|ALT_INV_t_OP\(3),
	dataf => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	combout => \inst|inst1|Mux15~0_combout\);

-- Location: LABCELL_X43_Y11_N18
\inst|inst1|alu_op[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op[0]~0_combout\ = ( \inst|instruction_r|t_Am\(1) & ( \inst|inst1|Mux15~0_combout\ & ( (\inst|inst1|state.T3~q\ & (\inst|inst1|Equal10~0_combout\ & (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & \inst|instruction_r|t_Am\(0)))) ) ) ) # ( 
-- !\inst|instruction_r|t_Am\(1) & ( \inst|inst1|Mux15~0_combout\ & ( (\inst|inst1|state.T3~q\ & \inst|instruction_r|t_Am\(0)) ) ) ) # ( \inst|instruction_r|t_Am\(1) & ( !\inst|inst1|Mux15~0_combout\ & ( (\inst|inst1|state.T3~q\ & 
-- (\inst|inst1|Equal10~0_combout\ & (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & \inst|instruction_r|t_Am\(0)))) ) ) ) # ( !\inst|instruction_r|t_Am\(1) & ( !\inst|inst1|Mux15~0_combout\ & ( (\inst|inst1|state.T3~q\ & (\inst|inst1|Equal10~0_combout\ & 
-- (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & \inst|instruction_r|t_Am\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000100000000010101010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Equal10~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datad => \inst|instruction_r|ALT_INV_t_Am\(0),
	datae => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|inst1|ALT_INV_Mux15~0_combout\,
	combout => \inst|inst1|alu_op[0]~0_combout\);

-- Location: LABCELL_X43_Y13_N33
\inst|inst1|Equal7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal7~0_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & !\inst|instruction_r|t_OP\(5)))) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|inst1|Equal7~0_combout\);

-- Location: LABCELL_X43_Y13_N48
\inst|inst1|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector3~0_combout\ = ( \inst|inst1|Equal10~0_combout\ & ( \inst|instruction_r|t_Am\(1) & ( (\inst|instruction_r|t_Am\(0) & \inst|inst1|state.T3~q\) ) ) ) # ( \inst|inst1|Equal10~0_combout\ & ( !\inst|instruction_r|t_Am\(1) & ( 
-- (\inst|instruction_r|t_Am\(0) & (((\inst|inst1|state.T2~q\ & \inst|inst1|Equal7~0_combout\)) # (\inst|inst1|state.T3~q\))) ) ) ) # ( !\inst|inst1|Equal10~0_combout\ & ( !\inst|instruction_r|t_Am\(1) & ( (\inst|inst1|state.T2~q\ & 
-- (\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal7~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010011001100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T2~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Equal7~0_combout\,
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst1|ALT_INV_Equal10~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|Selector3~0_combout\);

-- Location: LABCELL_X43_Y11_N54
\inst|inst1|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector2~0_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP\(5) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & 
-- \inst|instruction_r|t_OP[4]~DUPLICATE_q\))) ) ) ) # ( !\inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP\(5) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & !\inst|instruction_r|t_OP[4]~DUPLICATE_q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datad => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(5),
	combout => \inst|inst1|Selector2~0_combout\);

-- Location: LABCELL_X43_Y11_N9
\inst|inst1|Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector2~1_combout\ = ( \inst|inst1|Selector2~0_combout\ & ( \inst|inst1|Mux15~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (\inst|inst1|state.T0~q\)) # (\inst|inst1|state.T3~q\ & ((!\inst|instruction_r|t_Am\(0)))) ) ) ) # ( 
-- !\inst|inst1|Selector2~0_combout\ & ( \inst|inst1|Mux15~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (((\inst|inst1|state.T0~q\)))) # (\inst|inst1|state.T3~q\ & (((!\inst|instruction_r|t_Am\(0))) # (\inst|instruction_r|t_Am\(1)))) ) ) ) # ( 
-- \inst|inst1|Selector2~0_combout\ & ( !\inst|inst1|Mux15~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (\inst|inst1|state.T0~q\)) # (\inst|inst1|state.T3~q\ & ((!\inst|instruction_r|t_Am\(0)))) ) ) ) # ( !\inst|inst1|Selector2~0_combout\ & ( 
-- !\inst|inst1|Mux15~0_combout\ & ( (\inst|inst1|state.T0~q\) # (\inst|inst1|state.T3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110000101001011111000110110101111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(1),
	datac => \inst|inst1|ALT_INV_state.T0~q\,
	datad => \inst|instruction_r|ALT_INV_t_Am\(0),
	datae => \inst|inst1|ALT_INV_Selector2~0_combout\,
	dataf => \inst|inst1|ALT_INV_Mux15~0_combout\,
	combout => \inst|inst1|Selector2~1_combout\);

-- Location: MLABCELL_X39_Y12_N33
\inst|inst1|alu_op2_sel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op2_sel[1]~1_combout\ = ( !\inst|instruction_r|t_OP\(0) & ( \inst|instruction_r|t_OP\(4) & ( (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(1) & \inst|instruction_r|t_OP\(3)))) ) ) 
-- ) # ( !\inst|instruction_r|t_OP\(0) & ( !\inst|instruction_r|t_OP\(4) & ( (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_OP\(5),
	datac => \inst|instruction_r|ALT_INV_t_OP\(1),
	datad => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_OP\(0),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(4),
	combout => \inst|inst1|alu_op2_sel[1]~1_combout\);

-- Location: MLABCELL_X39_Y12_N9
\inst|inst1|Equal12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal12~0_combout\ = ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(1) & ( (\inst|instruction_r|t_OP\(4) & (\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(4),
	datab => \inst|instruction_r|ALT_INV_t_OP\(5),
	datac => \inst|instruction_r|ALT_INV_t_OP\(0),
	datad => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP\(1),
	combout => \inst|inst1|Equal12~0_combout\);

-- Location: LABCELL_X42_Y16_N24
\inst|inst1|Equal14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal14~0_combout\ = ( !\inst|instruction_r|t_OP\(3) & ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(2) & (\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(0),
	datab => \inst|instruction_r|ALT_INV_t_OP\(2),
	datac => \inst|instruction_r|ALT_INV_t_OP\(1),
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	datae => \inst|instruction_r|ALT_INV_t_OP\(3),
	dataf => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	combout => \inst|inst1|Equal14~0_combout\);

-- Location: MLABCELL_X39_Y12_N48
\inst|inst1|alu_op2_sel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op2_sel[1]~2_combout\ = ( \inst|instruction_r|t_Am\(1) & ( (!\inst|inst1|Equal12~0_combout\ & (!\inst|inst1|Equal14~0_combout\ & ((!\inst|inst1|Equal10~0_combout\) # (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\)))) ) ) # ( 
-- !\inst|instruction_r|t_Am\(1) & ( !\inst|inst1|Equal14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Equal10~0_combout\,
	datab => \inst|inst1|ALT_INV_Equal12~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datad => \inst|inst1|ALT_INV_Equal14~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|alu_op2_sel[1]~2_combout\);

-- Location: LABCELL_X43_Y12_N12
\inst|inst1|data_mem_wren~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|data_mem_wren~0_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_Am\(0) & !\inst|instruction_r|t_OP\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|instruction_r|ALT_INV_t_OP\(3),
	datac => \inst|instruction_r|ALT_INV_t_Am\(0),
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(1),
	combout => \inst|inst1|data_mem_wren~0_combout\);

-- Location: LABCELL_X43_Y12_N9
\inst|inst1|data_mem_wren~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|data_mem_wren~1_combout\ = ( \inst|inst1|Equal2~0_combout\ & ( \inst|inst1|data_mem_wren~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_data_mem_wren~0_combout\,
	dataf => \inst|inst1|ALT_INV_Equal2~0_combout\,
	combout => \inst|inst1|data_mem_wren~1_combout\);

-- Location: LABCELL_X40_Y12_N6
\inst|inst1|alu_op2_sel[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op2_sel[1]~3_combout\ = ( \inst|inst1|alu_op2_sel[1]~2_combout\ & ( \inst|inst1|data_mem_wren~1_combout\ & ( (\inst|inst1|state.T2~q\ & (((\inst|instruction_r|t_Am\(0) & \inst|inst1|alu_op2_sel[1]~1_combout\)) # 
-- (\inst|instruction_r|t_Am\(1)))) ) ) ) # ( !\inst|inst1|alu_op2_sel[1]~2_combout\ & ( \inst|inst1|data_mem_wren~1_combout\ & ( (\inst|inst1|state.T2~q\ & ((\inst|instruction_r|t_Am\(0)) # (\inst|instruction_r|t_Am\(1)))) ) ) ) # ( 
-- \inst|inst1|alu_op2_sel[1]~2_combout\ & ( !\inst|inst1|data_mem_wren~1_combout\ & ( (!\inst|instruction_r|t_Am\(1) & (\inst|instruction_r|t_Am\(0) & (\inst|inst1|state.T2~q\ & \inst|inst1|alu_op2_sel[1]~1_combout\))) ) ) ) # ( 
-- !\inst|inst1|alu_op2_sel[1]~2_combout\ & ( !\inst|inst1|data_mem_wren~1_combout\ & ( (\inst|instruction_r|t_Am\(0) & \inst|inst1|state.T2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000001000000111000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T2~q\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[1]~1_combout\,
	datae => \inst|inst1|ALT_INV_alu_op2_sel[1]~2_combout\,
	dataf => \inst|inst1|ALT_INV_data_mem_wren~1_combout\,
	combout => \inst|inst1|alu_op2_sel[1]~3_combout\);

-- Location: LABCELL_X45_Y13_N9
\inst|inst5|regs[1][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][14]~feeder_combout\ = ( \inst|inst5|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst|inst5|regs[1][14]~feeder_combout\);

-- Location: FF_X43_Y14_N17
\inst|program_counter|tempAddress[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[6]~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(6));

-- Location: FF_X43_Y16_N35
\inst|instruction_r|t_Operand[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(8));

-- Location: MLABCELL_X39_Y12_N36
\inst|inst1|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal6~0_combout\ = ( \inst|instruction_r|t_OP\(0) & ( !\inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & \inst|instruction_r|t_OP\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(5),
	datac => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datad => \inst|instruction_r|ALT_INV_t_OP\(1),
	datae => \inst|instruction_r|ALT_INV_t_OP\(0),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(4),
	combout => \inst|inst1|Equal6~0_combout\);

-- Location: LABCELL_X43_Y12_N54
\inst|inst5|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~1_combout\ = ( \inst|inst1|Equal13~0_combout\ & ( \inst|inst1|ld_r~0_combout\ & ( (!\inst|instruction_r|t_Am\(1) & !\inst|instruction_r|t_Am\(0)) ) ) ) # ( !\inst|inst1|Equal13~0_combout\ & ( \inst|inst1|ld_r~0_combout\ & ( 
-- (!\inst|instruction_r|t_Am\(0)) # ((!\inst|instruction_r|t_Am\(1) & (!\inst|inst1|Equal6~0_combout\ & !\inst|inst1|Selector2~0_combout\))) ) ) ) # ( \inst|inst1|Equal13~0_combout\ & ( !\inst|inst1|ld_r~0_combout\ & ( (!\inst|instruction_r|t_Am\(1) & 
-- (!\inst|instruction_r|t_Am\(0))) # (\inst|instruction_r|t_Am\(1) & (\inst|instruction_r|t_Am\(0) & !\inst|inst1|Selector2~0_combout\)) ) ) ) # ( !\inst|inst1|Equal13~0_combout\ & ( !\inst|inst1|ld_r~0_combout\ & ( (!\inst|instruction_r|t_Am\(0)) # 
-- ((!\inst|inst1|Selector2~0_combout\ & ((!\inst|inst1|Equal6~0_combout\) # (\inst|instruction_r|t_Am\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110111001100100110011000100011101100110011001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Equal6~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector2~0_combout\,
	datae => \inst|inst1|ALT_INV_Equal13~0_combout\,
	dataf => \inst|inst1|ALT_INV_ld_r~0_combout\,
	combout => \inst|inst5|Mux10~1_combout\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: FF_X43_Y9_N26
\inst|inst9|sip_r[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[8]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(8));

-- Location: LABCELL_X43_Y18_N15
\inst|inst1|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux17~0_combout\ = ( \inst|instruction_r|t_Am\(1) & ( \inst|instruction_r|t_OP\(2) & ( \inst|inst1|Equal10~0_combout\ ) ) ) # ( !\inst|instruction_r|t_Am\(1) & ( \inst|instruction_r|t_OP\(2) & ( (\inst|inst1|Mux15~0_combout\) # 
-- (\inst|inst1|Equal10~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Am\(1) & ( !\inst|instruction_r|t_OP\(2) & ( \inst|inst1|Mux15~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000000000000000001111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_Equal10~0_combout\,
	datad => \inst|inst1|ALT_INV_Mux15~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(2),
	combout => \inst|inst1|Mux17~0_combout\);

-- Location: LABCELL_X43_Y13_N54
\inst|inst1|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux6~0_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & !\inst|instruction_r|t_OP[4]~DUPLICATE_q\))) ) 
-- ) ) # ( !\inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & ((!\inst|instruction_r|t_OP[4]~DUPLICATE_q\) # (\inst|instruction_r|t_OP\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(5),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|inst1|Mux6~0_combout\);

-- Location: LABCELL_X43_Y13_N24
\inst|inst1|alu_op2_sel[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op2_sel[0]~0_combout\ = ( \inst|inst1|Mux6~0_combout\ & ( \inst|inst1|Equal13~0_combout\ & ( (\inst|inst1|state.T2~q\ & (!\inst|instruction_r|t_Am\(1) $ (!\inst|instruction_r|t_Am\(0)))) ) ) ) # ( !\inst|inst1|Mux6~0_combout\ & ( 
-- \inst|inst1|Equal13~0_combout\ & ( (\inst|instruction_r|t_Am\(1) & (!\inst|instruction_r|t_Am\(0) & \inst|inst1|state.T2~q\)) ) ) ) # ( \inst|inst1|Mux6~0_combout\ & ( !\inst|inst1|Equal13~0_combout\ & ( (\inst|inst1|state.T2~q\ & 
-- ((!\inst|instruction_r|t_Am\(1) & (\inst|instruction_r|t_Am\(0))) # (\inst|instruction_r|t_Am\(1) & (!\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal14~0_combout\)))) ) ) ) # ( !\inst|inst1|Mux6~0_combout\ & ( !\inst|inst1|Equal13~0_combout\ & ( 
-- (\inst|instruction_r|t_Am\(1) & (!\inst|instruction_r|t_Am\(0) & (\inst|inst1|state.T2~q\ & \inst|inst1|Equal14~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000100000011000000100000001000000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T2~q\,
	datad => \inst|inst1|ALT_INV_Equal14~0_combout\,
	datae => \inst|inst1|ALT_INV_Mux6~0_combout\,
	dataf => \inst|inst1|ALT_INV_Equal13~0_combout\,
	combout => \inst|inst1|alu_op2_sel[0]~0_combout\);

-- Location: LABCELL_X43_Y12_N45
\inst|inst1|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector5~1_combout\ = ( \inst|instruction_r|t_Am\(0) & ( (!\inst|instruction_r|t_Am\(1) & (\inst|inst1|state.T2~q\ & \inst|inst1|Equal13~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datac => \inst|inst1|ALT_INV_state.T2~q\,
	datad => \inst|inst1|ALT_INV_Equal13~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(0),
	combout => \inst|inst1|Selector5~1_combout\);

-- Location: LABCELL_X43_Y11_N24
\inst|inst1|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux10~2_combout\ = ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & \inst|instruction_r|t_OP\(5)))) ) 
-- ) ) # ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & !\inst|instruction_r|t_OP\(5)))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & ((!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3))) # (\inst|instruction_r|t_OP\(1) 
-- & (\inst|instruction_r|t_OP\(0) & !\inst|instruction_r|t_OP\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001100000000000000010000000000000000000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(1),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	combout => \inst|inst1|Mux10~2_combout\);

-- Location: LABCELL_X43_Y11_N42
\inst|inst1|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux14~0_combout\ = ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(5) & ( (!\inst|instruction_r|t_OP\(3) & (\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & (\inst|instruction_r|t_OP\(1) & \inst|instruction_r|t_OP\(0)))) ) ) 
-- ) # ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(5) & ( (\inst|instruction_r|t_OP\(3) & (\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(0)))) ) ) ) # ( 
-- \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(5) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(0)))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(5) & ( (!\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000010000000000000000010000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datac => \inst|instruction_r|ALT_INV_t_OP\(1),
	datad => \inst|instruction_r|ALT_INV_t_OP\(0),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP\(5),
	combout => \inst|inst1|Mux14~0_combout\);

-- Location: LABCELL_X43_Y11_N12
\inst|inst1|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector5~0_combout\ = ( \inst|instruction_r|t_Am\(0) & ( \inst|inst1|Equal13~0_combout\ & ( (\inst|inst1|state.T3~q\ & ((!\inst|instruction_r|t_Am\(1) & (\inst|inst1|Mux10~2_combout\)) # (\inst|instruction_r|t_Am\(1) & 
-- ((\inst|inst1|Mux14~0_combout\))))) ) ) ) # ( !\inst|instruction_r|t_Am\(0) & ( \inst|inst1|Equal13~0_combout\ & ( (\inst|inst1|state.T3~q\ & \inst|instruction_r|t_Am\(1)) ) ) ) # ( \inst|instruction_r|t_Am\(0) & ( !\inst|inst1|Equal13~0_combout\ & ( 
-- (\inst|inst1|state.T3~q\ & ((!\inst|instruction_r|t_Am\(1) & (\inst|inst1|Mux10~2_combout\)) # (\inst|instruction_r|t_Am\(1) & ((\inst|inst1|Mux14~0_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000001100000000000011110000010100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~2_combout\,
	datab => \inst|inst1|ALT_INV_Mux14~0_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|instruction_r|ALT_INV_t_Am\(1),
	datae => \inst|instruction_r|ALT_INV_t_Am\(0),
	dataf => \inst|inst1|ALT_INV_Equal13~0_combout\,
	combout => \inst|inst1|Selector5~0_combout\);

-- Location: FF_X39_Y15_N59
\inst|instruction_r|t_Operand[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(9));

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: FF_X43_Y9_N34
\inst|inst9|sip_r[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[9]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(9));

-- Location: LABCELL_X43_Y9_N57
\inst|inst5|Mux3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux3~1_combout\ = ( !\inst|inst1|Mux10~0_combout\ & ( !\inst|inst5|Mux10~1_combout\ & ( (!\inst|inst1|Mux10~1_combout\ & \inst|inst1|state.T3~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst1|ALT_INV_Mux10~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux10~1_combout\,
	combout => \inst|inst5|Mux3~1_combout\);

-- Location: LABCELL_X48_Y9_N54
\inst|inst5|Mux6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux6~1_combout\ = ( \inst|inst5|Mux3~1_combout\ & ( \inst|inst5|Mux9~2_combout\ & ( ((\inst|instruction_r|t_Operand\(9) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst9|sip_r\(9)) ) ) ) # ( !\inst|inst5|Mux3~1_combout\ & ( 
-- \inst|inst5|Mux9~2_combout\ & ( (\inst|instruction_r|t_Operand\(9) & !\inst|inst5|Mux10~0_combout\) ) ) ) # ( \inst|inst5|Mux3~1_combout\ & ( !\inst|inst5|Mux9~2_combout\ & ( (\inst|instruction_r|t_Operand\(9) & !\inst|inst5|Mux10~0_combout\) ) ) ) # ( 
-- !\inst|inst5|Mux3~1_combout\ & ( !\inst|inst5|Mux9~2_combout\ & ( (\inst|instruction_r|t_Operand\(9) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000110011000000000011111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|instruction_r|ALT_INV_t_Operand\(9),
	datac => \inst|inst9|ALT_INV_sip_r\(9),
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux3~1_combout\,
	dataf => \inst|inst5|ALT_INV_Mux9~2_combout\,
	combout => \inst|inst5|Mux6~1_combout\);

-- Location: FF_X46_Y13_N43
\inst|inst5|regs[1][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][9]~q\);

-- Location: LABCELL_X46_Y11_N12
\inst|inst5|Decoder0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~5_combout\ = ( \inst|instruction_r|t_Rz\(2) & ( !\inst|instruction_r|t_Rz\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Decoder0~5_combout\);

-- Location: LABCELL_X42_Y12_N36
\inst|inst5|Decoder0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~7_combout\ = ( !\inst|instruction_r|t_Rz\(3) & ( (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Decoder0~5_combout\ & ((\inst|inst1|Selector5~0_combout\) # (\inst|inst1|Selector5~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datab => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_Decoder0~5_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Decoder0~7_combout\);

-- Location: FF_X47_Y11_N58
\inst|inst5|regs[5][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][9]~q\);

-- Location: LABCELL_X48_Y10_N57
\inst|inst5|Decoder0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~11_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( (\inst|instruction_r|t_Rz\(3) & \inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( 
-- (\inst|instruction_r|t_Rz\(3) & (\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|inst5|ALT_INV_Decoder0~0_combout\,
	combout => \inst|inst5|Decoder0~11_combout\);

-- Location: FF_X47_Y12_N7
\inst|inst5|regs[9][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][9]~q\);

-- Location: LABCELL_X42_Y12_N39
\inst|inst5|Decoder0~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~15_combout\ = ( \inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Decoder0~5_combout\ & ((\inst|inst1|Selector5~0_combout\) # (\inst|inst1|Selector5~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001110000000000000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datab => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_Decoder0~5_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Decoder0~15_combout\);

-- Location: FF_X47_Y13_N38
\inst|inst5|regs[13][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][9]~q\);

-- Location: MLABCELL_X47_Y13_N36
\inst|inst5|Mux38~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux38~1_combout\ = ( \inst|inst5|regs[13][9]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( (\inst|inst5|regs[5][9]~q\) # (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[13][9]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( 
-- (!\inst|instruction_r|t_Rz\(3) & \inst|inst5|regs[5][9]~q\) ) ) ) # ( \inst|inst5|regs[13][9]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][9]~q\)) # (\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|regs[9][9]~q\))) ) ) ) # ( !\inst|inst5|regs[13][9]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][9]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][9]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_regs[1][9]~q\,
	datac => \inst|inst5|ALT_INV_regs[5][9]~q\,
	datad => \inst|inst5|ALT_INV_regs[9][9]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][9]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Mux38~1_combout\);

-- Location: LABCELL_X43_Y11_N30
\inst|inst5|Decoder0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~9_combout\ = ( !\inst|instruction_r|t_Rz\(3) & ( \inst|instruction_r|t_Rz\(2) & ( (\inst|instruction_r|t_Rz\(1) & (\inst|instruction_r|t_Rz\(0) & ((\inst|inst1|Selector5~1_combout\) # (\inst|inst1|Selector5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000001010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(3),
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Decoder0~9_combout\);

-- Location: FF_X47_Y9_N8
\inst|inst5|regs[7][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][9]~q\);

-- Location: LABCELL_X42_Y12_N9
\inst|inst5|Decoder0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~4_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|inst1|Selector5~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(2) & \inst|instruction_r|t_Rz\(0))) ) ) ) # ( \inst|instruction_r|t_Rz\(1) & ( 
-- !\inst|inst1|Selector5~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|inst1|ALT_INV_Selector5~0_combout\,
	combout => \inst|inst5|Decoder0~4_combout\);

-- Location: FF_X47_Y10_N46
\inst|inst5|regs[3][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][9]~q\);

-- Location: LABCELL_X42_Y9_N36
\inst|inst5|Decoder0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~17_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|instruction_r|t_Rz\(3) & ( (\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(1) & \inst|instruction_r|t_Rz\(0))) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( 
-- \inst|instruction_r|t_Rz\(3) & ( (\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(1) & (\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Decoder0~17_combout\);

-- Location: FF_X48_Y9_N32
\inst|inst5|regs[15][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][9]~q\);

-- Location: MLABCELL_X47_Y9_N0
\inst|inst5|Mux38~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux38~3_combout\ = ( \inst|inst5|regs[11][9]~q\ & ( \inst|inst5|regs[15][9]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[3][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[7][9]~q\))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[11][9]~q\ & ( \inst|inst5|regs[15][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[3][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[7][9]~q\)))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[11][9]~q\ & ( !\inst|inst5|regs[15][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[3][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[7][9]~q\)))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[11][9]~q\ & ( !\inst|inst5|regs[15][9]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[3][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[7][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_regs[7][9]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|inst5|ALT_INV_regs[3][9]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][9]~q\,
	dataf => \inst|inst5|ALT_INV_regs[15][9]~q\,
	combout => \inst|inst5|Mux38~3_combout\);

-- Location: LABCELL_X46_Y12_N36
\inst|inst5|regs[8][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[8][9]~feeder_combout\ = ( \inst|inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst|inst5|regs[8][9]~feeder_combout\);

-- Location: LABCELL_X48_Y10_N48
\inst|inst5|Decoder0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~10_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( (\inst|instruction_r|t_Rz\(3) & !\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & 
-- ( (\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|inst5|ALT_INV_Decoder0~0_combout\,
	combout => \inst|inst5|Decoder0~10_combout\);

-- Location: FF_X46_Y12_N37
\inst|inst5|regs[8][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[8][9]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][9]~q\);

-- Location: LABCELL_X42_Y12_N51
\inst|inst5|Decoder0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~6_combout\ = ( \inst|inst1|Selector5~1_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(0) & \inst|inst5|Decoder0~5_combout\)) ) ) # ( !\inst|inst1|Selector5~1_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst1|Selector5~0_combout\ & (!\inst|instruction_r|t_Rz\(0) & \inst|inst5|Decoder0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_Decoder0~5_combout\,
	dataf => \inst|inst1|ALT_INV_Selector5~1_combout\,
	combout => \inst|inst5|Decoder0~6_combout\);

-- Location: FF_X48_Y12_N8
\inst|inst5|regs[4][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][9]~q\);

-- Location: LABCELL_X42_Y12_N48
\inst|inst5|Decoder0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~14_combout\ = ( \inst|inst1|Selector5~1_combout\ & ( (\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(0) & \inst|inst5|Decoder0~5_combout\)) ) ) # ( !\inst|inst1|Selector5~1_combout\ & ( (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst1|Selector5~0_combout\ & (!\inst|instruction_r|t_Rz\(0) & \inst|inst5|Decoder0~5_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000010100000000000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_Decoder0~5_combout\,
	dataf => \inst|inst1|ALT_INV_Selector5~1_combout\,
	combout => \inst|inst5|Decoder0~14_combout\);

-- Location: FF_X48_Y12_N50
\inst|inst5|regs[12][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][9]~q\);

-- Location: FF_X46_Y12_N10
\inst|inst5|regs[0][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][9]~q\);

-- Location: LABCELL_X48_Y12_N48
\inst|inst5|Mux38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux38~0_combout\ = ( \inst|inst5|regs[12][9]~q\ & ( \inst|inst5|regs[0][9]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3)) # ((\inst|inst5|regs[8][9]~q\)))) # (\inst|instruction_r|t_Rz\(2) & 
-- (((\inst|inst5|regs[4][9]~q\)) # (\inst|instruction_r|t_Rz\(3)))) ) ) ) # ( !\inst|inst5|regs[12][9]~q\ & ( \inst|inst5|regs[0][9]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3)) # ((\inst|inst5|regs[8][9]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(2) & (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[4][9]~q\)))) ) ) ) # ( \inst|inst5|regs[12][9]~q\ & ( !\inst|inst5|regs[0][9]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[8][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|inst5|regs[4][9]~q\)) # (\inst|instruction_r|t_Rz\(3)))) ) ) ) # ( !\inst|inst5|regs[12][9]~q\ & ( !\inst|inst5|regs[0][9]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][9]~q\))) # (\inst|instruction_r|t_Rz\(2) & (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[4][9]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[8][9]~q\,
	datad => \inst|inst5|ALT_INV_regs[4][9]~q\,
	datae => \inst|inst5|ALT_INV_regs[12][9]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][9]~q\,
	combout => \inst|inst5|Mux38~0_combout\);

-- Location: LABCELL_X45_Y11_N27
\inst|inst5|regs[6][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][9]~feeder_combout\ = ( \inst|inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst|inst5|regs[6][9]~feeder_combout\);

-- Location: MLABCELL_X47_Y10_N18
\inst|inst5|Decoder0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~8_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( !\inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1) & (\inst|instruction_r|t_Rz\(2) & !\inst|instruction_r|t_Rz\(3))) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( 
-- !\inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1) & (\inst|instruction_r|t_Rz\(2) & (!\inst|instruction_r|t_Rz\(3) & \inst|inst1|Selector5~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000100000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Decoder0~8_combout\);

-- Location: FF_X45_Y11_N29
\inst|inst5|regs[6][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][9]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][9]~q\);

-- Location: MLABCELL_X47_Y10_N45
\inst|inst5|Decoder0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~12_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|instruction_r|t_Rz\(3) & ( (\inst|instruction_r|t_Rz\(1) & (!\inst|instruction_r|t_Rz\(2) & !\inst|instruction_r|t_Rz\(0))) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( 
-- \inst|instruction_r|t_Rz\(3) & ( (\inst|instruction_r|t_Rz\(1) & (!\inst|instruction_r|t_Rz\(2) & (\inst|inst1|Selector5~1_combout\ & !\inst|instruction_r|t_Rz\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000100010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Decoder0~12_combout\);

-- Location: FF_X46_Y9_N56
\inst|inst5|regs[10][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][9]~q\);

-- Location: LABCELL_X45_Y10_N42
\inst|inst5|Decoder0~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~16_combout\ = ( \inst|inst1|Selector5~1_combout\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|instruction_r|t_Rz\(1) & \inst|instruction_r|t_Rz\(2))) ) ) ) # ( !\inst|inst1|Selector5~1_combout\ & ( 
-- \inst|instruction_r|t_Rz\(3) & ( (\inst|inst1|Selector5~0_combout\ & (!\inst|instruction_r|t_Rz\(0) & (\inst|instruction_r|t_Rz\(1) & \inst|instruction_r|t_Rz\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst1|ALT_INV_Selector5~1_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Decoder0~16_combout\);

-- Location: FF_X46_Y9_N50
\inst|inst5|regs[14][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][9]~q\);

-- Location: MLABCELL_X47_Y10_N36
\inst|inst5|regs[2][9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][9]~feeder_combout\ = ( \inst|inst5|Mux6~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux6~0_combout\,
	combout => \inst|inst5|regs[2][9]~feeder_combout\);

-- Location: MLABCELL_X47_Y10_N33
\inst|inst5|Decoder0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~3_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( !\inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1) & (!\inst|instruction_r|t_Rz\(2) & !\inst|instruction_r|t_Rz\(3))) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( 
-- !\inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1) & (\inst|inst1|Selector5~1_combout\ & (!\inst|instruction_r|t_Rz\(2) & !\inst|instruction_r|t_Rz\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Decoder0~3_combout\);

-- Location: FF_X47_Y10_N37
\inst|inst5|regs[2][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][9]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][9]~q\);

-- Location: LABCELL_X46_Y9_N48
\inst|inst5|Mux38~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux38~2_combout\ = ( \inst|inst5|regs[14][9]~q\ & ( \inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[6][9]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[10][9]~q\)))) ) ) ) # ( !\inst|inst5|regs[14][9]~q\ & ( \inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[6][9]~q\))) # 
-- (\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[10][9]~q\ & !\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[14][9]~q\ & ( !\inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[6][9]~q\ & 
-- ((\inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[10][9]~q\)))) ) ) ) # ( !\inst|inst5|regs[14][9]~q\ & ( !\inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[6][9]~q\ & ((\inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[10][9]~q\ & !\inst|instruction_r|t_Rz\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][9]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[10][9]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[14][9]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][9]~q\,
	combout => \inst|inst5|Mux38~2_combout\);

-- Location: LABCELL_X50_Y11_N24
\inst|inst5|Mux38~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux38~4_combout\ = ( \inst|inst5|Mux38~0_combout\ & ( \inst|inst5|Mux38~2_combout\ & ( (!\inst|instruction_r|t_Rz\(0)) # ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux38~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|Mux38~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux38~0_combout\ & ( \inst|inst5|Mux38~2_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|Mux38~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux38~3_combout\))))) ) ) ) # ( \inst|inst5|Mux38~0_combout\ & ( !\inst|inst5|Mux38~2_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))))) # 
-- (\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux38~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux38~3_combout\))))) ) ) ) # ( !\inst|inst5|Mux38~0_combout\ & ( !\inst|inst5|Mux38~2_combout\ & ( 
-- (\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux38~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux38~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux38~1_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_Mux38~3_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_Mux38~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux38~2_combout\,
	combout => \inst|inst5|Mux38~4_combout\);

-- Location: MLABCELL_X39_Y10_N36
\inst|op2|reg_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~11_combout\ = ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( \inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|instruction_r|t_Operand\(9))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- ((\inst|inst2|output_signal[9]~9_combout\))) ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( \inst|inst5|Mux38~4_combout\ & ( (\inst|inst5|Mux22~4_combout\) # (\inst|inst1|alu_op2_sel[1]~3_combout\) ) ) ) # ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- !\inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|instruction_r|t_Operand\(9))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst2|output_signal[9]~9_combout\))) ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- !\inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & \inst|inst5|Mux22~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010001000100111011101011111010111110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(9),
	datac => \inst|inst5|ALT_INV_Mux22~4_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[9]~9_combout\,
	datae => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux38~4_combout\,
	combout => \inst|op2|reg_out~11_combout\);

-- Location: LABCELL_X43_Y12_N33
\inst|op2|reg_out[14]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out[14]~1_combout\ = ( \inst|instruction_r|t_Am\(1) & ( (((\inst|inst1|Equal2~0_combout\ & \inst|inst1|data_mem_wren~0_combout\)) # (\inst|inst1|Equal13~0_combout\)) # (\inst|inst1|Equal14~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Equal2~0_combout\,
	datab => \inst|inst1|ALT_INV_Equal14~0_combout\,
	datac => \inst|inst1|ALT_INV_data_mem_wren~0_combout\,
	datad => \inst|inst1|ALT_INV_Equal13~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|op2|reg_out[14]~1_combout\);

-- Location: LABCELL_X43_Y13_N12
\inst|op2|reg_out[14]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out[14]~19_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & 
-- !\inst|instruction_r|t_OP[4]~DUPLICATE_q\))) ) ) ) # ( \inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(3) & 
-- !\inst|instruction_r|t_OP[4]~DUPLICATE_q\))) ) ) ) # ( !\inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & ((!\inst|instruction_r|t_OP[4]~DUPLICATE_q\) # 
-- (\inst|instruction_r|t_OP\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100100000000000000000001000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(5),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|op2|reg_out[14]~19_combout\);

-- Location: LABCELL_X43_Y13_N42
\inst|op2|reg_out[14]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out[14]~18_combout\ = ( !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(0) & ((!\inst|instruction_r|t_OP[4]~DUPLICATE_q\) # 
-- (\inst|instruction_r|t_OP\(3))))) ) ) ) # ( \inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(3) & !\inst|instruction_r|t_OP[4]~DUPLICATE_q\)) ) ) ) # ( 
-- !\inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & ((!\inst|instruction_r|t_OP[4]~DUPLICATE_q\) # (\inst|instruction_r|t_OP\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100101000000000000010001000000010000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(5),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|op2|reg_out[14]~18_combout\);

-- Location: LABCELL_X43_Y13_N6
\inst|op2|reg_out[14]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out[14]~20_combout\ = ( \inst|op2|reg_out[14]~18_combout\ & ( (!\inst|instruction_r|t_Am\(1)) # (\inst|op2|reg_out[14]~19_combout\) ) ) # ( !\inst|op2|reg_out[14]~18_combout\ & ( (\inst|op2|reg_out[14]~19_combout\ & 
-- \inst|instruction_r|t_Am\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|op2|ALT_INV_reg_out[14]~19_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|op2|ALT_INV_reg_out[14]~18_combout\,
	combout => \inst|op2|reg_out[14]~20_combout\);

-- Location: LABCELL_X43_Y12_N3
\inst|op2|reg_out[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out[14]~2_combout\ = ( \inst|op2|reg_out[14]~20_combout\ & ( \inst|instruction_r|t_Am\(0) & ( (!\inst|inst1|state.T0~q\) # (\inst|inst1|state.T2~q\) ) ) ) # ( !\inst|op2|reg_out[14]~20_combout\ & ( \inst|instruction_r|t_Am\(0) & ( 
-- (!\inst|inst1|state.T0~q\) # ((\inst|inst1|state.T2~q\ & \inst|op2|reg_out[14]~1_combout\)) ) ) ) # ( \inst|op2|reg_out[14]~20_combout\ & ( !\inst|instruction_r|t_Am\(0) & ( (!\inst|inst1|state.T0~q\) # ((\inst|inst1|state.T2~q\ & 
-- \inst|op2|reg_out[14]~1_combout\)) ) ) ) # ( !\inst|op2|reg_out[14]~20_combout\ & ( !\inst|instruction_r|t_Am\(0) & ( (!\inst|inst1|state.T0~q\) # ((\inst|inst1|state.T2~q\ & \inst|op2|reg_out[14]~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001111110011001100111111001100110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst1|ALT_INV_state.T0~q\,
	datac => \inst|inst1|ALT_INV_state.T2~q\,
	datad => \inst|op2|ALT_INV_reg_out[14]~1_combout\,
	datae => \inst|op2|ALT_INV_reg_out[14]~20_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(0),
	combout => \inst|op2|reg_out[14]~2_combout\);

-- Location: FF_X39_Y10_N38
\inst|op2|reg_out[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~11_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[9]~DUPLICATE_q\);

-- Location: FF_X39_Y10_N37
\inst|op2|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~11_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(9));

-- Location: FF_X39_Y6_N11
\inst|instruction_r|t_Operand[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(7));

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: FF_X43_Y9_N29
\inst|inst9|sip_r[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[7]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(7));

-- Location: FF_X39_Y10_N13
\inst|op2|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~9_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(7));

-- Location: MLABCELL_X39_Y13_N54
\inst|op2|reg_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~8_combout\ = ( \inst|inst5|Mux41~4_combout\ & ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\) # (\inst|inst2|output_signal[6]~0_combout\) ) ) ) # ( !\inst|inst5|Mux41~4_combout\ & ( 
-- \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (\inst|inst2|output_signal[6]~0_combout\ & \inst|inst1|alu_op2_sel[0]~0_combout\) ) ) ) # ( \inst|inst5|Mux41~4_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux25~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(6))) ) ) ) # ( !\inst|inst5|Mux41~4_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux25~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(6))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[6]~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(6),
	datac => \inst|inst5|ALT_INV_Mux25~4_combout\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux41~4_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	combout => \inst|op2|reg_out~8_combout\);

-- Location: FF_X39_Y13_N56
\inst|op2|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~8_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(6));

-- Location: FF_X42_Y16_N10
\inst|instruction_r|t_Operand[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(5));

-- Location: LABCELL_X43_Y12_N42
\inst|inst1|data_mem_wren~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|data_mem_wren~2_combout\ = ( \inst|inst1|data_mem_wren~1_combout\ & ( (\inst|inst1|state.T3~q\ & (((\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal14~0_combout\)) # (\inst|instruction_r|t_Am\(1)))) ) ) # ( 
-- !\inst|inst1|data_mem_wren~1_combout\ & ( (\inst|inst1|state.T3~q\ & (\inst|inst1|Equal14~0_combout\ & ((\inst|instruction_r|t_Am\(0)) # (\inst|instruction_r|t_Am\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000101000001110000010100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst1|ALT_INV_Equal14~0_combout\,
	dataf => \inst|inst1|ALT_INV_data_mem_wren~1_combout\,
	combout => \inst|inst1|data_mem_wren~2_combout\);

-- Location: FF_X27_Y9_N50
\inst|instruction_r|t_Operand[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(0));

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: FF_X43_Y9_N5
\inst|inst9|sip_r[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[0]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(0));

-- Location: FF_X40_Y13_N49
\inst|op2|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~0_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(0));

-- Location: MLABCELL_X39_Y9_N0
\inst|inst3|Add0~66\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~66_cout\ = CARRY(( (\inst|instruction_r|t_Am\(0) & (\inst|inst1|state.T3~q\ & \inst|inst1|Mux17~0_combout\)) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst1|ALT_INV_Mux17~0_combout\,
	cin => GND,
	cout => \inst|inst3|Add0~66_cout\);

-- Location: MLABCELL_X39_Y9_N3
\inst|inst3|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~25_sumout\ = SUM(( !\inst|op1|reg_out\(0) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(0) ) + ( \inst|inst3|Add0~66_cout\ ))
-- \inst|inst3|Add0~26\ = CARRY(( !\inst|op1|reg_out\(0) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(0) ) + ( \inst|inst3|Add0~66_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100011110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|op1|ALT_INV_reg_out\(0),
	datad => \inst|inst1|ALT_INV_Mux17~0_combout\,
	dataf => \inst|op2|ALT_INV_reg_out\(0),
	cin => \inst|inst3|Add0~66_cout\,
	sumout => \inst|inst3|Add0~25_sumout\,
	cout => \inst|inst3|Add0~26\);

-- Location: LABCELL_X42_Y9_N24
\inst|inst3|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux15~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~25_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(0) & (\inst|op1|reg_out\(0) & 
-- ((\inst|inst1|alu_op[0]~0_combout\)))) # (\inst|op2|reg_out\(0) & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(0)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( ((!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- ((\inst|inst3|Mux15~0_combout\))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(0)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000011110000000000010001011101110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(0),
	datab => \inst|op1|ALT_INV_reg_out\(0),
	datac => \inst|inst3|ALT_INV_Mux15~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|inst3|ALT_INV_Add0~25_sumout\,
	combout => \inst|inst3|Mux15~0_combout\);

-- Location: LABCELL_X43_Y9_N3
\inst|inst5|Mux15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux15~0_combout\ = ( \inst|inst9|sip_r\(0) & ( \inst|inst3|Mux15~0_combout\ ) ) # ( !\inst|inst9|sip_r\(0) & ( \inst|inst3|Mux15~0_combout\ & ( (((!\inst|inst1|state.T3~q\) # (\inst|inst5|Mux10~1_combout\)) # (\inst|inst1|Mux10~0_combout\)) # 
-- (\inst|inst1|Mux10~1_combout\) ) ) ) # ( \inst|inst9|sip_r\(0) & ( !\inst|inst3|Mux15~0_combout\ & ( (!\inst|inst1|Mux10~1_combout\ & (!\inst|inst1|Mux10~0_combout\ & (!\inst|inst5|Mux10~1_combout\ & \inst|inst1|state.T3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000011111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datab => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst9|ALT_INV_sip_r\(0),
	dataf => \inst|inst3|ALT_INV_Mux15~0_combout\,
	combout => \inst|inst5|Mux15~0_combout\);

-- Location: LABCELL_X40_Y14_N30
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ = ( \inst|program_counter|tempAddress\(13) & ( (!\inst|program_counter|tempAddress\(14) & !\inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	datad => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\);

-- Location: FF_X42_Y16_N14
\inst|instruction_r|t_Operand[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(10));

-- Location: FF_X47_Y10_N50
\inst|inst5|regs[2][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][10]~q\);

-- Location: FF_X46_Y8_N20
\inst|inst5|regs[3][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][10]~q\);

-- Location: FF_X46_Y8_N53
\inst|inst5|regs[1][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][10]~q\);

-- Location: FF_X46_Y12_N1
\inst|inst5|regs[0][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][10]~q\);

-- Location: LABCELL_X46_Y8_N51
\inst|inst5|Mux21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux21~0_combout\ = ( \inst|inst5|regs[1][10]~q\ & ( \inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[3][10]~q\)))) ) ) ) # ( !\inst|inst5|regs[1][10]~q\ & ( \inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[2][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][10]~q\))))) ) ) ) # ( \inst|inst5|regs[1][10]~q\ & ( !\inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) # 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][10]~q\))))) ) ) ) # ( !\inst|inst5|regs[1][10]~q\ & ( !\inst|inst5|regs[0][10]~q\ & ( 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datab => \inst|inst5|ALT_INV_regs[2][10]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|inst5|ALT_INV_regs[3][10]~q\,
	datae => \inst|inst5|ALT_INV_regs[1][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][10]~q\,
	combout => \inst|inst5|Mux21~0_combout\);

-- Location: FF_X39_Y15_N44
\inst|instruction_r|t_Operand[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(11));

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: FF_X46_Y10_N29
\inst|inst9|sip_r[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[2]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(11));

-- Location: LABCELL_X46_Y10_N27
\inst|inst5|Mux4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux4~1_combout\ = ( \inst|inst5|Mux3~1_combout\ & ( (!\inst|inst5|Mux9~2_combout\ & (!\inst|inst5|Mux10~0_combout\ & (\inst|instruction_r|t_Operand\(11)))) # (\inst|inst5|Mux9~2_combout\ & (((!\inst|inst5|Mux10~0_combout\ & 
-- \inst|instruction_r|t_Operand\(11))) # (\inst|inst9|sip_r\(11)))) ) ) # ( !\inst|inst5|Mux3~1_combout\ & ( (!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(11),
	datad => \inst|inst9|ALT_INV_sip_r\(11),
	dataf => \inst|inst5|ALT_INV_Mux3~1_combout\,
	combout => \inst|inst5|Mux4~1_combout\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: FF_X43_Y9_N41
\inst|inst9|sip_r[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[2]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(2));

-- Location: FF_X45_Y9_N7
\inst|inst5|regs[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][2]~q\);

-- Location: FF_X47_Y13_N55
\inst|inst5|regs[5][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][2]~q\);

-- Location: FF_X45_Y11_N19
\inst|inst5|regs[7][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][2]~q\);

-- Location: LABCELL_X45_Y11_N51
\inst|inst5|regs[6][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][2]~feeder_combout\ = ( \inst|inst5|Mux13~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst|inst5|regs[6][2]~feeder_combout\);

-- Location: FF_X45_Y11_N53
\inst|inst5|regs[6][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][2]~q\);

-- Location: LABCELL_X45_Y11_N18
\inst|inst5|Mux45~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux45~1_combout\ = ( \inst|inst5|regs[7][2]~q\ & ( \inst|inst5|regs[6][2]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[4][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[5][2]~q\)))) # (\inst|instruction_r|t_Rz\(1)) 
-- ) ) ) # ( !\inst|inst5|regs[7][2]~q\ & ( \inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[4][2]~q\))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[5][2]~q\ & 
-- !\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[7][2]~q\ & ( !\inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[4][2]~q\ & ((!\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[5][2]~q\)))) ) ) ) # ( !\inst|inst5|regs[7][2]~q\ & ( !\inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[4][2]~q\)) # 
-- (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[5][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datab => \inst|inst5|ALT_INV_regs[4][2]~q\,
	datac => \inst|inst5|ALT_INV_regs[5][2]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[7][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][2]~q\,
	combout => \inst|inst5|Mux45~1_combout\);

-- Location: FF_X45_Y12_N40
\inst|inst5|regs[12][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][2]~q\);

-- Location: FF_X46_Y11_N2
\inst|inst5|regs[15][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][2]~q\);

-- Location: LABCELL_X46_Y13_N36
\inst|inst5|regs[13][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[13][2]~feeder_combout\ = ( \inst|inst5|Mux13~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst|inst5|regs[13][2]~feeder_combout\);

-- Location: FF_X46_Y13_N37
\inst|inst5|regs[13][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[13][2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][2]~q\);

-- Location: FF_X45_Y13_N50
\inst|inst5|regs[14][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][2]~q\);

-- Location: LABCELL_X45_Y13_N48
\inst|inst5|Mux45~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux45~3_combout\ = ( \inst|inst5|regs[14][2]~q\ & ( \inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[15][2]~q\) ) ) ) # ( !\inst|inst5|regs[14][2]~q\ & ( \inst|instruction_r|t_Rz\(1) & ( 
-- (\inst|inst5|regs[15][2]~q\ & \inst|instruction_r|t_Rz\(0)) ) ) ) # ( \inst|inst5|regs[14][2]~q\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[13][2]~q\))) ) ) ) # ( !\inst|inst5|regs[14][2]~q\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][2]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][2]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][2]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_regs[13][2]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][2]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(1),
	combout => \inst|inst5|Mux45~3_combout\);

-- Location: MLABCELL_X47_Y10_N9
\inst|inst5|regs[2][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][2]~feeder_combout\ = ( \inst|inst5|Mux13~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst|inst5|regs[2][2]~feeder_combout\);

-- Location: FF_X47_Y10_N10
\inst|inst5|regs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][2]~q\);

-- Location: FF_X47_Y10_N31
\inst|inst5|regs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][2]~q\);

-- Location: FF_X43_Y11_N22
\inst|inst5|regs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][2]~q\);

-- Location: FF_X46_Y13_N32
\inst|inst5|regs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][2]~q\);

-- Location: LABCELL_X46_Y13_N24
\inst|inst5|Mux45~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux45~0_combout\ = ( \inst|inst5|regs[0][2]~q\ & ( \inst|inst5|regs[1][2]~q\ & ( (!\inst|instruction_r|t_Rz\(1)) # ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[2][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[3][2]~q\)))) 
-- ) ) ) # ( !\inst|inst5|regs[0][2]~q\ & ( \inst|inst5|regs[1][2]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[2][2]~q\)) # 
-- (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[3][2]~q\))))) ) ) ) # ( \inst|inst5|regs[0][2]~q\ & ( !\inst|inst5|regs[1][2]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & 
-- ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[2][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[3][2]~q\))))) ) ) ) # ( !\inst|inst5|regs[0][2]~q\ & ( !\inst|inst5|regs[1][2]~q\ & ( (\inst|instruction_r|t_Rz\(1) & 
-- ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[2][2]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[3][2]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011110111010000001100010001110011111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][2]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|inst5|ALT_INV_regs[3][2]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst5|ALT_INV_regs[0][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[1][2]~q\,
	combout => \inst|inst5|Mux45~0_combout\);

-- Location: FF_X43_Y11_N34
\inst|inst5|regs[8][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][2]~q\);

-- Location: LABCELL_X43_Y11_N0
\inst|inst5|Decoder0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~13_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(3) & ((\inst|inst1|Selector5~1_combout\) # (\inst|inst1|Selector5~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector5~0_combout\,
	datab => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Decoder0~13_combout\);

-- Location: FF_X48_Y11_N44
\inst|inst5|regs[11][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][2]~q\);

-- Location: FF_X48_Y11_N14
\inst|inst5|regs[10][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux13~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][2]~q\);

-- Location: LABCELL_X48_Y11_N42
\inst|inst5|Mux45~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux45~2_combout\ = ( \inst|inst5|regs[11][2]~q\ & ( \inst|inst5|regs[10][2]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[9][2]~q\))) # 
-- (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[11][2]~q\ & ( \inst|inst5|regs[10][2]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[8][2]~q\) # (\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[9][2]~q\ & (!\inst|instruction_r|t_Rz\(1)))) ) ) ) # ( \inst|inst5|regs[11][2]~q\ & ( !\inst|inst5|regs[10][2]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[8][2]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[9][2]~q\))) ) ) ) # ( !\inst|inst5|regs[11][2]~q\ & ( !\inst|inst5|regs[10][2]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[9][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000100111101001100011100110111000001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[9][2]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[8][2]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[10][2]~q\,
	combout => \inst|inst5|Mux45~2_combout\);

-- Location: MLABCELL_X47_Y12_N33
\inst|inst5|Mux45~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux45~4_combout\ = ( \inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux45~2_combout\ & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|Mux45~3_combout\) ) ) ) # ( !\inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux45~2_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux45~0_combout\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux45~1_combout\)) ) ) ) # ( \inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux45~2_combout\ & ( (\inst|instruction_r|t_Rz\(2) & 
-- \inst|inst5|Mux45~3_combout\) ) ) ) # ( !\inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux45~2_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux45~0_combout\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux45~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000000110000001100010001110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux45~1_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst5|ALT_INV_Mux45~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux45~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(3),
	dataf => \inst|inst5|ALT_INV_Mux45~2_combout\,
	combout => \inst|inst5|Mux45~4_combout\);

-- Location: FF_X42_Y11_N2
\inst|instruction_r|t_Operand[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(2));

-- Location: LABCELL_X40_Y13_N6
\inst|op1|reg_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~7_combout\ = ( \inst|inst5|Mux45~4_combout\ & ( \inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\)) # (\inst|inst5|Mux29~4_combout\))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\) # (\inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux45~4_combout\ & ( \inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- (((\inst|inst1|alu_op1_sel[0]~0_combout\)) # (\inst|inst5|Mux29~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\ & \inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( \inst|inst5|Mux45~4_combout\ & ( 
-- !\inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux29~4_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\) # 
-- (\inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux45~4_combout\ & ( !\inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux29~4_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\ & \inst|inst2|output_signal[2]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux29~4_combout\,
	datac => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[2]~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux45~4_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Operand\(2),
	combout => \inst|op1|reg_out~7_combout\);

-- Location: MLABCELL_X39_Y12_N24
\inst|op1|reg_out[4]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~20_combout\ = ( \inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(3) & \inst|instruction_r|t_OP\(5)))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP\(1) & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3))) ) ) ) # ( \inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP\(4) & ( 
-- (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(3) & !\inst|instruction_r|t_OP\(5)))) ) ) ) # ( !\inst|instruction_r|t_OP\(1) & ( !\inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(0) & 
-- (\inst|instruction_r|t_OP\(3) & ((!\inst|instruction_r|t_OP[2]~DUPLICATE_q\) # (!\inst|instruction_r|t_OP\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001000100000000000000000001000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	datae => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(4),
	combout => \inst|op1|reg_out[4]~20_combout\);

-- Location: LABCELL_X40_Y12_N33
\inst|op1|reg_out[4]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~19_combout\ = ( \inst|instruction_r|t_OP\(5) & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3)))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP\(5) & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & ((\inst|instruction_r|t_OP\(3)) # (\inst|instruction_r|t_OP[2]~DUPLICATE_q\)))) ) ) ) # ( \inst|instruction_r|t_OP\(5) & ( 
-- !\inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3)))) ) ) ) # ( !\inst|instruction_r|t_OP\(5) & ( !\inst|instruction_r|t_OP\(4) & ( 
-- (!\inst|instruction_r|t_OP\(1) & (((!\inst|instruction_r|t_OP\(0))))) # (\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ((!\inst|instruction_r|t_OP\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110001011000000000000001000000001000000110000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_OP\(1),
	datac => \inst|instruction_r|ALT_INV_t_OP\(0),
	datad => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_OP\(5),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(4),
	combout => \inst|op1|reg_out[4]~19_combout\);

-- Location: LABCELL_X40_Y12_N42
\inst|op1|reg_out[4]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~21_combout\ = ( \inst|op1|reg_out[4]~19_combout\ & ( (!\inst|instruction_r|t_Am\(1)) # (\inst|op1|reg_out[4]~20_combout\) ) ) # ( !\inst|op1|reg_out[4]~19_combout\ & ( (\inst|op1|reg_out[4]~20_combout\ & \inst|instruction_r|t_Am\(1)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|op1|ALT_INV_reg_out[4]~20_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|op1|ALT_INV_reg_out[4]~19_combout\,
	combout => \inst|op1|reg_out[4]~21_combout\);

-- Location: LABCELL_X43_Y12_N30
\inst|op1|reg_out[4]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~2_combout\ = ( \inst|inst1|data_mem_wren~0_combout\ & ( (\inst|instruction_r|t_Am\(1) & ((\inst|inst1|Equal14~0_combout\) # (\inst|inst1|Equal2~0_combout\))) ) ) # ( !\inst|inst1|data_mem_wren~0_combout\ & ( 
-- (\inst|inst1|Equal14~0_combout\ & \inst|instruction_r|t_Am\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Equal2~0_combout\,
	datab => \inst|inst1|ALT_INV_Equal14~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|inst1|ALT_INV_data_mem_wren~0_combout\,
	combout => \inst|op1|reg_out[4]~2_combout\);

-- Location: LABCELL_X43_Y12_N21
\inst|op1|reg_out[4]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~3_combout\ = ( \inst|op1|reg_out[4]~2_combout\ & ( (!\inst|inst1|state.T0~q\) # (\inst|inst1|state.T2~q\) ) ) # ( !\inst|op1|reg_out[4]~2_combout\ & ( (!\inst|inst1|state.T0~q\) # ((\inst|instruction_r|t_Am\(0) & 
-- (\inst|inst1|state.T2~q\ & \inst|op1|reg_out[4]~21_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110001111100001111000111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(0),
	datab => \inst|inst1|ALT_INV_state.T2~q\,
	datac => \inst|inst1|ALT_INV_state.T0~q\,
	datad => \inst|op1|ALT_INV_reg_out[4]~21_combout\,
	dataf => \inst|op1|ALT_INV_reg_out[4]~2_combout\,
	combout => \inst|op1|reg_out[4]~3_combout\);

-- Location: FF_X40_Y13_N8
\inst|op1|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~7_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(2));

-- Location: MLABCELL_X39_Y9_N6
\inst|inst3|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~21_sumout\ = SUM(( !\inst|op1|reg_out\(1) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(1) ) + ( \inst|inst3|Add0~26\ ))
-- \inst|inst3|Add0~22\ = CARRY(( !\inst|op1|reg_out\(1) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(1) ) + ( \inst|inst3|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(1),
	dataf => \inst|op2|ALT_INV_reg_out\(1),
	cin => \inst|inst3|Add0~26\,
	sumout => \inst|inst3|Add0~21_sumout\,
	cout => \inst|inst3|Add0~22\);

-- Location: MLABCELL_X39_Y9_N9
\inst|inst3|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~17_sumout\ = SUM(( !\inst|op1|reg_out\(2) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(2) ) + ( \inst|inst3|Add0~22\ ))
-- \inst|inst3|Add0~18\ = CARRY(( !\inst|op1|reg_out\(2) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(2) ) + ( \inst|inst3|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(2),
	dataf => \inst|op2|ALT_INV_reg_out\(2),
	cin => \inst|inst3|Add0~22\,
	sumout => \inst|inst3|Add0~17_sumout\,
	cout => \inst|inst3|Add0~18\);

-- Location: LABCELL_X42_Y9_N9
\inst|inst3|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux13~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~17_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(2) & (\inst|inst1|alu_op[0]~0_combout\ & 
-- (\inst|op1|reg_out\(2)))) # (\inst|op2|reg_out\(2) & (((\inst|op1|reg_out\(2))) # (\inst|inst1|alu_op[0]~0_combout\))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux13~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000010111000011000100010011111111000101110000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(2),
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux13~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~17_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(2),
	combout => \inst|inst3|Mux13~0_combout\);

-- Location: LABCELL_X43_Y9_N39
\inst|inst5|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux13~0_combout\ = ( \inst|inst9|sip_r\(2) & ( \inst|inst3|Mux13~0_combout\ ) ) # ( !\inst|inst9|sip_r\(2) & ( \inst|inst3|Mux13~0_combout\ & ( (((!\inst|inst1|state.T3~q\) # (\inst|inst1|Mux10~0_combout\)) # (\inst|inst5|Mux10~1_combout\)) # 
-- (\inst|inst1|Mux10~1_combout\) ) ) ) # ( \inst|inst9|sip_r\(2) & ( !\inst|inst3|Mux13~0_combout\ & ( (!\inst|inst1|Mux10~1_combout\ & (!\inst|inst5|Mux10~1_combout\ & (\inst|inst1|state.T3~q\ & !\inst|inst1|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000011110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(2),
	dataf => \inst|inst3|ALT_INV_Mux13~0_combout\,
	combout => \inst|inst5|Mux13~0_combout\);

-- Location: FF_X39_Y6_N28
\inst|instruction_r|t_Operand[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(4));

-- Location: MLABCELL_X47_Y10_N6
\inst|inst5|regs[2][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][4]~feeder_combout\ = ( \inst|inst5|Mux11~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux11~1_combout\,
	combout => \inst|inst5|regs[2][4]~feeder_combout\);

-- Location: FF_X47_Y10_N8
\inst|inst5|regs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][4]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][4]~q\);

-- Location: FF_X46_Y8_N41
\inst|inst5|regs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][4]~q\);

-- Location: FF_X46_Y8_N44
\inst|inst5|regs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][4]~q\);

-- Location: FF_X46_Y12_N25
\inst|inst5|regs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][4]~q\);

-- Location: LABCELL_X46_Y8_N42
\inst|inst5|Mux43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux43~0_combout\ = ( \inst|inst5|regs[3][4]~q\ & ( \inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[2][4]~q\))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[1][4]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[3][4]~q\ & ( \inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[2][4]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[1][4]~q\)))) ) ) ) # ( \inst|inst5|regs[3][4]~q\ & ( !\inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[2][4]~q\ & 
-- (\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[1][4]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[3][4]~q\ & ( !\inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[2][4]~q\ & (\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[1][4]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][4]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[1][4]~q\,
	datae => \inst|inst5|ALT_INV_regs[3][4]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][4]~q\,
	combout => \inst|inst5|Mux43~0_combout\);

-- Location: FF_X47_Y9_N14
\inst|inst5|regs[7][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][4]~q\);

-- Location: LABCELL_X45_Y11_N6
\inst|inst5|regs[6][4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][4]~feeder_combout\ = \inst|inst5|Mux11~1_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst5|ALT_INV_Mux11~1_combout\,
	combout => \inst|inst5|regs[6][4]~feeder_combout\);

-- Location: FF_X45_Y11_N7
\inst|inst5|regs[6][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][4]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][4]~q\);

-- Location: FF_X45_Y9_N37
\inst|inst5|regs[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][4]~q\);

-- Location: LABCELL_X46_Y9_N30
\inst|inst5|Mux43~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux43~1_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[4][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[6][4]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[7][4]~q\)) ) ) ) # ( 
-- !\inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[4][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[5][4]~q\) ) ) ) # ( \inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[4][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[6][4]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[7][4]~q\)) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[4][4]~q\ & ( (\inst|inst5|regs[5][4]~q\ & \inst|instruction_r|t_Rz\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110011001111111111010101010000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][4]~q\,
	datab => \inst|inst5|ALT_INV_regs[7][4]~q\,
	datac => \inst|inst5|ALT_INV_regs[6][4]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|inst5|ALT_INV_regs[4][4]~q\,
	combout => \inst|inst5|Mux43~1_combout\);

-- Location: FF_X46_Y11_N10
\inst|inst5|regs[12][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][4]~q\);

-- Location: FF_X42_Y10_N55
\inst|inst5|regs[13][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][4]~q\);

-- Location: FF_X45_Y8_N34
\inst|inst5|regs[14][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][4]~q\);

-- Location: FF_X46_Y11_N50
\inst|inst5|regs[15][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][4]~q\);

-- Location: LABCELL_X45_Y8_N33
\inst|inst5|Mux43~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux43~3_combout\ = ( \inst|inst5|regs[14][4]~q\ & ( \inst|inst5|regs[15][4]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][4]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][4]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[14][4]~q\ & ( \inst|inst5|regs[15][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][4]~q\ & (!\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[13][4]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[14][4]~q\ & ( !\inst|inst5|regs[15][4]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[12][4]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[13][4]~q\)))) ) ) ) # ( !\inst|inst5|regs[14][4]~q\ & ( !\inst|inst5|regs[15][4]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[12][4]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][4]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[13][4]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][4]~q\,
	dataf => \inst|inst5|ALT_INV_regs[15][4]~q\,
	combout => \inst|inst5|Mux43~3_combout\);

-- Location: FF_X43_Y11_N16
\inst|inst5|regs[8][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][4]~q\);

-- Location: FF_X48_Y11_N2
\inst|inst5|regs[10][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][4]~q\);

-- Location: FF_X47_Y12_N49
\inst|inst5|regs[9][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][4]~q\);

-- Location: FF_X48_Y11_N19
\inst|inst5|regs[11][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][4]~q\);

-- Location: LABCELL_X48_Y11_N18
\inst|inst5|Mux43~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux43~2_combout\ = ( \inst|inst5|regs[11][4]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (\inst|inst5|regs[9][4]~q\) # (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[11][4]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( 
-- (!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[9][4]~q\) ) ) ) # ( \inst|inst5|regs[11][4]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][4]~q\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|regs[10][4]~q\))) ) ) ) # ( !\inst|inst5|regs[11][4]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][4]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000110011000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][4]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|inst5|ALT_INV_regs[10][4]~q\,
	datad => \inst|inst5|ALT_INV_regs[9][4]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][4]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux43~2_combout\);

-- Location: LABCELL_X42_Y9_N12
\inst|inst5|Mux43~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux43~4_combout\ = ( \inst|inst5|Mux43~2_combout\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|Mux43~3_combout\) ) ) ) # ( !\inst|inst5|Mux43~2_combout\ & ( \inst|instruction_r|t_Rz\(3) & ( 
-- (\inst|instruction_r|t_Rz\(2) & \inst|inst5|Mux43~3_combout\) ) ) ) # ( \inst|inst5|Mux43~2_combout\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux43~0_combout\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|Mux43~1_combout\))) ) ) ) # ( !\inst|inst5|Mux43~2_combout\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux43~0_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux43~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100100111001001110010011100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|inst5|ALT_INV_Mux43~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux43~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux43~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux43~2_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Mux43~4_combout\);

-- Location: LABCELL_X40_Y13_N30
\inst|op2|reg_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~6_combout\ = ( \inst|inst2|output_signal[4]~5_combout\ & ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (\inst|inst5|Mux43~4_combout\) # (\inst|inst1|alu_op2_sel[0]~0_combout\) ) ) ) # ( !\inst|inst2|output_signal[4]~5_combout\ & ( 
-- \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & \inst|inst5|Mux43~4_combout\) ) ) ) # ( \inst|inst2|output_signal[4]~5_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux27~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|instruction_r|t_Operand\(4)))) ) ) ) # ( !\inst|inst2|output_signal[4]~5_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux27~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|instruction_r|t_Operand\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux27~4_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(4),
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux43~4_combout\,
	datae => \inst|inst2|ALT_INV_output_signal[4]~5_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	combout => \inst|op2|reg_out~6_combout\);

-- Location: FF_X40_Y13_N31
\inst|op2|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~6_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(4));

-- Location: FF_X39_Y10_N19
\inst|op2|reg_out[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~7_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[5]~DUPLICATE_q\);

-- Location: FF_X46_Y12_N23
\inst|inst5|regs[0][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][11]~q\);

-- Location: FF_X48_Y12_N44
\inst|inst5|regs[4][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][11]~q\);

-- Location: FF_X48_Y12_N14
\inst|inst5|regs[12][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][11]~q\);

-- Location: LABCELL_X46_Y12_N48
\inst|inst5|regs[8][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[8][11]~feeder_combout\ = ( \inst|inst5|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux4~0_combout\,
	combout => \inst|inst5|regs[8][11]~feeder_combout\);

-- Location: FF_X46_Y12_N50
\inst|inst5|regs[8][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[8][11]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][11]~q\);

-- Location: LABCELL_X48_Y12_N12
\inst|inst5|Mux36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux36~0_combout\ = ( \inst|inst5|regs[12][11]~q\ & ( \inst|inst5|regs[8][11]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[0][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[4][11]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[12][11]~q\ & ( \inst|inst5|regs[8][11]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[0][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[4][11]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[12][11]~q\ & ( !\inst|inst5|regs[8][11]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[0][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[4][11]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[12][11]~q\ & ( !\inst|inst5|regs[8][11]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[0][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[4][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|inst5|ALT_INV_regs[4][11]~q\,
	datae => \inst|inst5|ALT_INV_regs[12][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[8][11]~q\,
	combout => \inst|inst5|Mux36~0_combout\);

-- Location: LABCELL_X46_Y10_N15
\inst|inst5|regs[3][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[3][11]~feeder_combout\ = ( \inst|inst5|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux4~0_combout\,
	combout => \inst|inst5|regs[3][11]~feeder_combout\);

-- Location: FF_X46_Y10_N16
\inst|inst5|regs[3][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[3][11]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][11]~q\);

-- Location: FF_X43_Y10_N43
\inst|inst5|regs[7][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][11]~q\);

-- Location: FF_X43_Y10_N26
\inst|inst5|regs[11][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][11]~q\);

-- Location: FF_X46_Y10_N50
\inst|inst5|regs[15][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][11]~q\);

-- Location: LABCELL_X43_Y10_N24
\inst|inst5|Mux36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux36~3_combout\ = ( \inst|inst5|regs[11][11]~q\ & ( \inst|inst5|regs[15][11]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[7][11]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[11][11]~q\ & ( \inst|inst5|regs[15][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][11]~q\ & (!\inst|instruction_r|t_Rz\(3)))) # (\inst|instruction_r|t_Rz\(2) & 
-- (((\inst|inst5|regs[7][11]~q\) # (\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[11][11]~q\ & ( !\inst|inst5|regs[15][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))) # (\inst|inst5|regs[3][11]~q\))) # 
-- (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3) & \inst|inst5|regs[7][11]~q\)))) ) ) ) # ( !\inst|inst5|regs[11][11]~q\ & ( !\inst|inst5|regs[15][11]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[7][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010011000111110001000011011100110100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[7][11]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[15][11]~q\,
	combout => \inst|inst5|Mux36~3_combout\);

-- Location: FF_X47_Y12_N35
\inst|inst5|regs[9][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][11]~q\);

-- Location: FF_X46_Y13_N28
\inst|inst5|regs[1][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][11]~q\);

-- Location: FF_X47_Y11_N26
\inst|inst5|regs[13][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][11]~q\);

-- Location: FF_X47_Y11_N8
\inst|inst5|regs[5][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][11]~q\);

-- Location: MLABCELL_X47_Y11_N24
\inst|inst5|Mux36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux36~1_combout\ = ( \inst|inst5|regs[13][11]~q\ & ( \inst|inst5|regs[5][11]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[1][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[9][11]~q\))) # 
-- (\inst|instruction_r|t_Rz\(2)) ) ) ) # ( !\inst|inst5|regs[13][11]~q\ & ( \inst|inst5|regs[5][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[1][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[9][11]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[13][11]~q\ & ( !\inst|inst5|regs[5][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|regs[1][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[9][11]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( !\inst|inst5|regs[13][11]~q\ & ( !\inst|inst5|regs[5][11]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[1][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[9][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[9][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[1][11]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[5][11]~q\,
	combout => \inst|inst5|Mux36~1_combout\);

-- Location: FF_X45_Y10_N50
\inst|inst5|regs[10][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][11]~q\);

-- Location: MLABCELL_X47_Y10_N39
\inst|inst5|regs[2][11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][11]~feeder_combout\ = ( \inst|inst5|Mux4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux4~0_combout\,
	combout => \inst|inst5|regs[2][11]~feeder_combout\);

-- Location: FF_X47_Y10_N40
\inst|inst5|regs[2][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][11]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][11]~q\);

-- Location: FF_X45_Y10_N32
\inst|inst5|regs[14][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][11]~q\);

-- Location: LABCELL_X45_Y10_N30
\inst|inst5|Mux36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux36~2_combout\ = ( \inst|inst5|regs[14][11]~q\ & ( \inst|inst5|regs[6][11]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[10][11]~q\))) # 
-- (\inst|instruction_r|t_Rz\(2)) ) ) ) # ( !\inst|inst5|regs[14][11]~q\ & ( \inst|inst5|regs[6][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[10][11]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[14][11]~q\ & ( !\inst|inst5|regs[6][11]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[10][11]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( !\inst|inst5|regs[14][11]~q\ & ( !\inst|inst5|regs[6][11]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[10][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[2][11]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][11]~q\,
	combout => \inst|inst5|Mux36~2_combout\);

-- Location: LABCELL_X46_Y10_N45
\inst|inst5|Mux36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux36~4_combout\ = ( \inst|inst5|Mux36~2_combout\ & ( \inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|Mux36~3_combout\) ) ) ) # ( !\inst|inst5|Mux36~2_combout\ & ( \inst|instruction_r|t_Rz\(1) & ( 
-- (\inst|inst5|Mux36~3_combout\ & \inst|instruction_r|t_Rz\(0)) ) ) ) # ( \inst|inst5|Mux36~2_combout\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux36~0_combout\)) # (\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|Mux36~1_combout\))) ) ) ) # ( !\inst|inst5|Mux36~2_combout\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux36~0_combout\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|Mux36~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux36~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux36~3_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_Mux36~1_combout\,
	datae => \inst|inst5|ALT_INV_Mux36~2_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(1),
	combout => \inst|inst5|Mux36~4_combout\);

-- Location: LABCELL_X37_Y12_N42
\inst|op2|reg_out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~13_combout\ = ( \inst|instruction_r|t_Operand\(11) & ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|inst2|output_signal[11]~11_combout\) ) ) ) # ( !\inst|instruction_r|t_Operand\(11) & ( 
-- \inst|inst1|alu_op2_sel[0]~0_combout\ & ( (\inst|inst2|output_signal[11]~11_combout\ & \inst|inst1|alu_op2_sel[1]~3_combout\) ) ) ) # ( \inst|instruction_r|t_Operand\(11) & ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux20~4_combout\)) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux36~4_combout\))) ) ) ) # ( !\inst|instruction_r|t_Operand\(11) & ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux20~4_combout\)) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux36~4_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux20~4_combout\,
	datab => \inst|inst5|ALT_INV_Mux36~4_combout\,
	datac => \inst|inst2|ALT_INV_output_signal[11]~11_combout\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(11),
	dataf => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	combout => \inst|op2|reg_out~13_combout\);

-- Location: FF_X37_Y12_N43
\inst|op2|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~13_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(11));

-- Location: M10K_X49_Y11_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: FF_X40_Y11_N53
\inst|inst9|sip_r[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[3]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(3));

-- Location: MLABCELL_X39_Y9_N12
\inst|inst3|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~13_sumout\ = SUM(( \inst|op2|reg_out\(3) ) + ( !\inst|op1|reg_out\(3) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~18\ ))
-- \inst|inst3|Add0~14\ = CARRY(( \inst|op2|reg_out\(3) ) + ( !\inst|op1|reg_out\(3) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out\(3),
	dataf => \inst|op1|ALT_INV_reg_out\(3),
	cin => \inst|inst3|Add0~18\,
	sumout => \inst|inst3|Add0~13_sumout\,
	cout => \inst|inst3|Add0~14\);

-- Location: LABCELL_X40_Y9_N18
\inst|inst3|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux12~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & (\inst|inst3|Add0~13_sumout\)) # (\inst|inst1|Selector3~0_combout\ & (((!\inst|inst1|alu_op[0]~0_combout\ & (\inst|op1|reg_out\(3) & 
-- \inst|op2|reg_out\(3))) # (\inst|inst1|alu_op[0]~0_combout\ & ((\inst|op2|reg_out\(3)) # (\inst|op1|reg_out\(3))))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( ((!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (\inst|inst3|Mux12~0_combout\)) # (\inst|inst1|Selector3~0_combout\ & ((\inst|op2|reg_out\(3))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101000011000000110000000011001111110000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_Add0~13_sumout\,
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux12~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out\(3),
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|op1|ALT_INV_reg_out\(3),
	combout => \inst|inst3|Mux12~0_combout\);

-- Location: LABCELL_X40_Y11_N51
\inst|inst5|Mux12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux12~0_combout\ = ( \inst|inst9|sip_r\(3) & ( \inst|inst3|Mux12~0_combout\ ) ) # ( !\inst|inst9|sip_r\(3) & ( \inst|inst3|Mux12~0_combout\ & ( (!\inst|inst1|state.T3~q\) # (((\inst|inst1|Mux10~0_combout\) # (\inst|inst5|Mux10~1_combout\)) # 
-- (\inst|inst1|Mux10~1_combout\)) ) ) ) # ( \inst|inst9|sip_r\(3) & ( !\inst|inst3|Mux12~0_combout\ & ( (\inst|inst1|state.T3~q\ & (!\inst|inst1|Mux10~1_combout\ & (!\inst|inst5|Mux10~1_combout\ & !\inst|inst1|Mux10~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000000000010111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(3),
	dataf => \inst|inst3|ALT_INV_Mux12~0_combout\,
	combout => \inst|inst5|Mux12~0_combout\);

-- Location: LABCELL_X46_Y11_N36
\inst|inst5|Mux12~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux12~1_combout\ = ( \inst|inst7|altsyncram_component|auto_generated|q_a\(3) & ( \inst|inst5|Mux12~0_combout\ & ( (((\inst|instruction_r|t_Operand\(3) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\)) # 
-- (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(3) & ( \inst|inst5|Mux12~0_combout\ & ( ((\inst|instruction_r|t_Operand\(3) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( 
-- \inst|inst7|altsyncram_component|auto_generated|q_a\(3) & ( !\inst|inst5|Mux12~0_combout\ & ( ((\inst|instruction_r|t_Operand\(3) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(3) & ( !\inst|inst5|Mux12~0_combout\ & ( (\inst|instruction_r|t_Operand\(3) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010111110000111101110111001100110111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(3),
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(3),
	dataf => \inst|inst5|ALT_INV_Mux12~0_combout\,
	combout => \inst|inst5|Mux12~1_combout\);

-- Location: FF_X46_Y9_N26
\inst|inst5|regs[14][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][3]~q\);

-- Location: MLABCELL_X47_Y10_N51
\inst|inst5|regs[2][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][3]~feeder_combout\ = ( \inst|inst5|Mux12~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux12~1_combout\,
	combout => \inst|inst5|regs[2][3]~feeder_combout\);

-- Location: FF_X47_Y10_N53
\inst|inst5|regs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][3]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][3]~q\);

-- Location: FF_X46_Y9_N20
\inst|inst5|regs[10][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][3]~q\);

-- Location: FF_X45_Y11_N52
\inst|inst5|regs[6][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][3]~q\);

-- Location: LABCELL_X46_Y9_N18
\inst|inst5|Mux28~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux28~2_combout\ = ( \inst|inst5|regs[10][3]~q\ & ( \inst|inst5|regs[6][3]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rx\(2)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- ((!\inst|instruction_r|t_Rx\(2)) # ((\inst|inst5|regs[14][3]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][3]~q\ & ( \inst|inst5|regs[6][3]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rx\(2)))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[14][3]~q\))) ) ) ) # ( \inst|inst5|regs[10][3]~q\ & ( !\inst|inst5|regs[6][3]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (!\inst|instruction_r|t_Rx\(2) 
-- & ((\inst|inst5|regs[2][3]~q\)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2)) # ((\inst|inst5|regs[14][3]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][3]~q\ & ( !\inst|inst5|regs[6][3]~q\ & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[2][3]~q\)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[14][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[14][3]~q\,
	datad => \inst|inst5|ALT_INV_regs[2][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[10][3]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][3]~q\,
	combout => \inst|inst5|Mux28~2_combout\);

-- Location: FF_X46_Y11_N7
\inst|inst5|regs[12][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][3]~q\);

-- Location: FF_X43_Y11_N52
\inst|inst5|regs[8][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][3]~q\);

-- Location: FF_X46_Y12_N8
\inst|inst5|regs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][3]~q\);

-- Location: FF_X45_Y9_N13
\inst|inst5|regs[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][3]~q\);

-- Location: LABCELL_X45_Y9_N12
\inst|inst5|Mux28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux28~0_combout\ = ( \inst|inst5|regs[4][3]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[12][3]~q\) ) ) ) # ( !\inst|inst5|regs[4][3]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|regs[12][3]~q\) ) ) ) # ( \inst|inst5|regs[4][3]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[0][3]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[8][3]~q\)) ) ) ) # ( !\inst|inst5|regs[4][3]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[0][3]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[8][3]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_regs[12][3]~q\,
	datac => \inst|inst5|ALT_INV_regs[8][3]~q\,
	datad => \inst|inst5|ALT_INV_regs[0][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[4][3]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux28~0_combout\);

-- Location: FF_X46_Y10_N7
\inst|inst5|regs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][3]~q\);

-- Location: FF_X46_Y11_N38
\inst|inst5|regs[15][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][3]~q\);

-- Location: FF_X47_Y9_N25
\inst|inst5|regs[11][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][3]~q\);

-- Location: FF_X47_Y9_N19
\inst|inst5|regs[7][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][3]~q\);

-- Location: MLABCELL_X47_Y9_N18
\inst|inst5|Mux28~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux28~3_combout\ = ( \inst|inst5|regs[7][3]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[15][3]~q\) ) ) ) # ( !\inst|inst5|regs[7][3]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|inst5|regs[15][3]~q\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) ) # ( \inst|inst5|regs[7][3]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][3]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][3]~q\))) ) ) ) # ( !\inst|inst5|regs[7][3]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][3]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][3]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][3]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datad => \inst|inst5|ALT_INV_regs[11][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[7][3]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux28~3_combout\);

-- Location: LABCELL_X46_Y13_N15
\inst|inst5|regs[1][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][3]~feeder_combout\ = ( \inst|inst5|Mux12~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux12~1_combout\,
	combout => \inst|inst5|regs[1][3]~feeder_combout\);

-- Location: FF_X46_Y13_N16
\inst|inst5|regs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][3]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][3]~q\);

-- Location: MLABCELL_X47_Y12_N42
\inst|inst5|regs[9][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][3]~feeder_combout\ = ( \inst|inst5|Mux12~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux12~1_combout\,
	combout => \inst|inst5|regs[9][3]~feeder_combout\);

-- Location: FF_X47_Y12_N43
\inst|inst5|regs[9][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][3]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][3]~q\);

-- Location: FF_X47_Y11_N44
\inst|inst5|regs[13][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][3]~q\);

-- Location: FF_X47_Y11_N50
\inst|inst5|regs[5][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux12~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][3]~q\);

-- Location: FF_X42_Y11_N17
\inst|instruction_r|t_Rx[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rx\(3));

-- Location: MLABCELL_X47_Y11_N48
\inst|inst5|Mux28~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux28~1_combout\ = ( \inst|inst5|regs[5][3]~q\ & ( \inst|instruction_r|t_Rx\(3) & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[9][3]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[13][3]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[5][3]~q\ & ( \inst|instruction_r|t_Rx\(3) & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[9][3]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[13][3]~q\))) ) ) ) # ( \inst|inst5|regs[5][3]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(3) & ( (\inst|inst5|regs[1][3]~q\) # (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[5][3]~q\ & ( !\inst|instruction_r|t_Rx\(3) & ( (!\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[1][3]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datab => \inst|inst5|ALT_INV_regs[1][3]~q\,
	datac => \inst|inst5|ALT_INV_regs[9][3]~q\,
	datad => \inst|inst5|ALT_INV_regs[13][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][3]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(3),
	combout => \inst|inst5|Mux28~1_combout\);

-- Location: LABCELL_X45_Y9_N3
\inst|inst5|Mux28~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux28~4_combout\ = ( \inst|instruction_r|t_Rx\(1) & ( \inst|inst5|Mux28~1_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux28~2_combout\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux28~3_combout\))) ) ) ) # ( 
-- !\inst|instruction_r|t_Rx\(1) & ( \inst|inst5|Mux28~1_combout\ & ( (\inst|inst5|Mux28~0_combout\) # (\inst|instruction_r|t_Rx\(0)) ) ) ) # ( \inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|Mux28~1_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|Mux28~2_combout\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux28~3_combout\))) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|Mux28~1_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & \inst|inst5|Mux28~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux28~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_Mux28~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux28~3_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(1),
	dataf => \inst|inst5|ALT_INV_Mux28~1_combout\,
	combout => \inst|inst5|Mux28~4_combout\);

-- Location: MLABCELL_X39_Y10_N48
\inst|op2|reg_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~5_combout\ = ( \inst|inst5|Mux28~4_combout\ & ( \inst|inst2|output_signal[3]~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (((!\inst|inst1|alu_op2_sel[0]~0_combout\)) # (\inst|instruction_r|t_Operand\(3)))) # 
-- (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((\inst|inst5|Mux44~4_combout\) # (\inst|inst1|alu_op2_sel[0]~0_combout\)))) ) ) ) # ( !\inst|inst5|Mux28~4_combout\ & ( \inst|inst2|output_signal[3]~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- (\inst|instruction_r|t_Operand\(3) & (\inst|inst1|alu_op2_sel[0]~0_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((\inst|inst5|Mux44~4_combout\) # (\inst|inst1|alu_op2_sel[0]~0_combout\)))) ) ) ) # ( \inst|inst5|Mux28~4_combout\ & ( 
-- !\inst|inst2|output_signal[3]~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (((!\inst|inst1|alu_op2_sel[0]~0_combout\)) # (\inst|instruction_r|t_Operand\(3)))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((!\inst|inst1|alu_op2_sel[0]~0_combout\ 
-- & \inst|inst5|Mux44~4_combout\)))) ) ) ) # ( !\inst|inst5|Mux28~4_combout\ & ( !\inst|inst2|output_signal[3]~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|instruction_r|t_Operand\(3) & (\inst|inst1|alu_op2_sel[0]~0_combout\))) # 
-- (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((!\inst|inst1|alu_op2_sel[0]~0_combout\ & \inst|inst5|Mux44~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(3),
	datab => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux44~4_combout\,
	datae => \inst|inst5|ALT_INV_Mux28~4_combout\,
	dataf => \inst|inst2|ALT_INV_output_signal[3]~4_combout\,
	combout => \inst|op2|reg_out~5_combout\);

-- Location: FF_X39_Y10_N49
\inst|op2|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~5_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(3));

-- Location: M10K_X49_Y9_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N0
\inst|inst5|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux13~1_combout\ = ( \inst|instruction_r|t_Operand\(2) & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(2) & ( ((!\inst|inst5|Mux10~0_combout\) # ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux13~0_combout\))) # 
-- (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Operand\(2) & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(2) & ( ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux13~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|instruction_r|t_Operand\(2) & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(2) & ( (!\inst|inst5|Mux10~0_combout\) # ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux13~0_combout\)) ) ) ) # ( !\inst|instruction_r|t_Operand\(2) & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(2) & ( (\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111110000001101010111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux13~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(2),
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(2),
	combout => \inst|inst5|Mux13~1_combout\);

-- Location: MLABCELL_X47_Y12_N15
\inst|inst5|regs[9][2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][2]~feeder_combout\ = ( \inst|inst5|Mux13~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux13~1_combout\,
	combout => \inst|inst5|regs[9][2]~feeder_combout\);

-- Location: FF_X47_Y12_N16
\inst|inst5|regs[9][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][2]~q\);

-- Location: LABCELL_X48_Y11_N12
\inst|inst5|Mux29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux29~2_combout\ = ( \inst|inst5|regs[10][2]~q\ & ( \inst|inst5|regs[11][2]~q\ & ( ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[9][2]~q\))) # 
-- (\inst|instruction_r|t_Rx\(1)) ) ) ) # ( !\inst|inst5|regs[10][2]~q\ & ( \inst|inst5|regs[11][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[9][2]~q\)))) # (\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( \inst|inst5|regs[10][2]~q\ & ( !\inst|inst5|regs[11][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[9][2]~q\)))) # (\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( !\inst|inst5|regs[10][2]~q\ & ( !\inst|inst5|regs[11][2]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[8][2]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[9][2]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[9][2]~q\,
	datab => \inst|inst5|ALT_INV_regs[8][2]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[10][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[11][2]~q\,
	combout => \inst|inst5|Mux29~2_combout\);

-- Location: LABCELL_X45_Y13_N42
\inst|inst5|Mux29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux29~3_combout\ = ( \inst|instruction_r|t_Rx\(1) & ( \inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[15][2]~q\ ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( \inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[13][2]~q\ ) ) ) # ( 
-- \inst|instruction_r|t_Rx\(1) & ( !\inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[14][2]~q\ ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( !\inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[12][2]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][2]~q\,
	datab => \inst|inst5|ALT_INV_regs[13][2]~q\,
	datac => \inst|inst5|ALT_INV_regs[14][2]~q\,
	datad => \inst|inst5|ALT_INV_regs[15][2]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(1),
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux29~3_combout\);

-- Location: MLABCELL_X47_Y13_N54
\inst|inst5|Mux29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux29~1_combout\ = ( \inst|inst5|regs[5][2]~q\ & ( \inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))) # (\inst|inst5|regs[4][2]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (((!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[7][2]~q\)))) ) ) ) # ( !\inst|inst5|regs[5][2]~q\ & ( \inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[4][2]~q\ & ((!\inst|instruction_r|t_Rx\(0))))) # 
-- (\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[7][2]~q\)))) ) ) ) # ( \inst|inst5|regs[5][2]~q\ & ( !\inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))) # 
-- (\inst|inst5|regs[4][2]~q\))) # (\inst|instruction_r|t_Rx\(1) & (((\inst|inst5|regs[7][2]~q\ & \inst|instruction_r|t_Rx\(0))))) ) ) ) # ( !\inst|inst5|regs[5][2]~q\ & ( !\inst|inst5|regs[6][2]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[4][2]~q\ & ((!\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & (((\inst|inst5|regs[7][2]~q\ & \inst|instruction_r|t_Rx\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[4][2]~q\,
	datab => \inst|inst5|ALT_INV_regs[7][2]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[5][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][2]~q\,
	combout => \inst|inst5|Mux29~1_combout\);

-- Location: LABCELL_X46_Y13_N30
\inst|inst5|Mux29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux29~0_combout\ = ( \inst|inst5|regs[1][2]~q\ & ( \inst|inst5|regs[2][2]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[0][2]~q\)))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[3][2]~q\))) ) ) ) # ( !\inst|inst5|regs[1][2]~q\ & ( \inst|inst5|regs[2][2]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[0][2]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[3][2]~q\ & ((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[1][2]~q\ & ( !\inst|inst5|regs[2][2]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[0][2]~q\ & 
-- !\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[3][2]~q\))) ) ) ) # ( !\inst|inst5|regs[1][2]~q\ & ( !\inst|inst5|regs[2][2]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (((\inst|inst5|regs[0][2]~q\ & !\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[3][2]~q\ & ((\inst|instruction_r|t_Rx\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001001111110001000100001100110111010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][2]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_regs[0][2]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[1][2]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][2]~q\,
	combout => \inst|inst5|Mux29~0_combout\);

-- Location: LABCELL_X46_Y13_N45
\inst|inst5|Mux29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux29~4_combout\ = ( \inst|inst5|Mux29~1_combout\ & ( \inst|inst5|Mux29~0_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux29~2_combout\)) # (\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|Mux29~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux29~1_combout\ & ( \inst|inst5|Mux29~0_combout\ & ( (!\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)) # (\inst|inst5|Mux29~2_combout\))) # 
-- (\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|Mux29~3_combout\)))) ) ) ) # ( \inst|inst5|Mux29~1_combout\ & ( !\inst|inst5|Mux29~0_combout\ & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux29~2_combout\ & 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\))) # (\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|Mux29~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux29~1_combout\ & ( !\inst|inst5|Mux29~0_combout\ & ( 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux29~2_combout\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux29~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux29~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datad => \inst|inst5|ALT_INV_Mux29~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux29~1_combout\,
	dataf => \inst|inst5|ALT_INV_Mux29~0_combout\,
	combout => \inst|inst5|Mux29~4_combout\);

-- Location: LABCELL_X40_Y13_N12
\inst|op2|reg_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~4_combout\ = ( \inst|inst5|Mux45~4_combout\ & ( \inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\)) # (\inst|inst5|Mux29~4_combout\))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux45~4_combout\ & ( \inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux29~4_combout\ & (!\inst|inst1|alu_op2_sel[1]~3_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( \inst|inst5|Mux45~4_combout\ & ( 
-- !\inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\)) # (\inst|inst5|Mux29~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- \inst|inst2|output_signal[2]~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux45~4_combout\ & ( !\inst|instruction_r|t_Operand\(2) & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux29~4_combout\ & (!\inst|inst1|alu_op2_sel[1]~3_combout\))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\ & \inst|inst2|output_signal[2]~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101001010100010111101110000011101010111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux29~4_combout\,
	datac => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[2]~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux45~4_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Operand\(2),
	combout => \inst|op2|reg_out~4_combout\);

-- Location: FF_X40_Y13_N13
\inst|op2|reg_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~4_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(2));

-- Location: FF_X42_Y11_N49
\inst|instruction_r|t_Operand[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(12));

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: FF_X46_Y10_N26
\inst|inst9|sip_r[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[3]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(12));

-- Location: LABCELL_X46_Y10_N24
\inst|inst5|Mux3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux3~2_combout\ = ( \inst|inst5|Mux3~1_combout\ & ( (!\inst|inst5|Mux9~2_combout\ & (!\inst|inst5|Mux10~0_combout\ & (\inst|instruction_r|t_Operand\(12)))) # (\inst|inst5|Mux9~2_combout\ & (((!\inst|inst5|Mux10~0_combout\ & 
-- \inst|instruction_r|t_Operand\(12))) # (\inst|inst9|sip_r\(12)))) ) ) # ( !\inst|inst5|Mux3~1_combout\ & ( (!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100010111010000110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(12),
	datad => \inst|inst9|ALT_INV_sip_r\(12),
	dataf => \inst|inst5|ALT_INV_Mux3~1_combout\,
	combout => \inst|inst5|Mux3~2_combout\);

-- Location: FF_X45_Y10_N25
\inst|inst5|regs[14][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][12]~q\);

-- Location: FF_X40_Y12_N2
\inst|inst5|regs[13][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][12]~q\);

-- Location: FF_X45_Y12_N44
\inst|inst5|regs[12][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][12]~q\);

-- Location: FF_X46_Y10_N32
\inst|inst5|regs[15][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][12]~q\);

-- Location: LABCELL_X45_Y12_N0
\inst|inst5|Mux19~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux19~3_combout\ = ( \inst|inst5|regs[15][12]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (\inst|inst5|regs[13][12]~q\) # (\inst|instruction_r|t_Rx\(1)) ) ) ) # ( !\inst|inst5|regs[15][12]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( 
-- (!\inst|instruction_r|t_Rx\(1) & \inst|inst5|regs[13][12]~q\) ) ) ) # ( \inst|inst5|regs[15][12]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[12][12]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[14][12]~q\)) ) ) ) # ( !\inst|inst5|regs[15][12]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[12][12]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[14][12]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[14][12]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datac => \inst|inst5|ALT_INV_regs[13][12]~q\,
	datad => \inst|inst5|ALT_INV_regs[12][12]~q\,
	datae => \inst|inst5|ALT_INV_regs[15][12]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux19~3_combout\);

-- Location: FF_X43_Y10_N41
\inst|inst5|regs[11][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][12]~q\);

-- Location: FF_X43_Y11_N46
\inst|inst5|regs[8][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][12]~q\);

-- Location: FF_X45_Y10_N46
\inst|inst5|regs[10][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][12]~q\);

-- Location: MLABCELL_X47_Y12_N27
\inst|inst5|regs[9][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][12]~feeder_combout\ = ( \inst|inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst5|regs[9][12]~feeder_combout\);

-- Location: FF_X47_Y12_N28
\inst|inst5|regs[9][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][12]~q\);

-- Location: LABCELL_X46_Y12_N3
\inst|inst5|Mux19~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux19~2_combout\ = ( \inst|inst5|regs[9][12]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[11][12]~q\) ) ) ) # ( !\inst|inst5|regs[9][12]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( 
-- (\inst|inst5|regs[11][12]~q\ & \inst|instruction_r|t_Rx\(1)) ) ) ) # ( \inst|inst5|regs[9][12]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[8][12]~q\)) # (\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|regs[10][12]~q\))) ) ) ) # ( !\inst|inst5|regs[9][12]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[8][12]~q\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[10][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[11][12]~q\,
	datab => \inst|inst5|ALT_INV_regs[8][12]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_regs[10][12]~q\,
	datae => \inst|inst5|ALT_INV_regs[9][12]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux19~2_combout\);

-- Location: FF_X45_Y12_N28
\inst|inst5|regs[4][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][12]~q\);

-- Location: LABCELL_X43_Y10_N6
\inst|inst5|regs[7][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[7][12]~feeder_combout\ = ( \inst|inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst5|regs[7][12]~feeder_combout\);

-- Location: FF_X43_Y10_N7
\inst|inst5|regs[7][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[7][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][12]~DUPLICATE_q\);

-- Location: FF_X40_Y12_N31
\inst|inst5|regs[5][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][12]~q\);

-- Location: LABCELL_X45_Y11_N39
\inst|inst5|regs[6][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][12]~feeder_combout\ = ( \inst|inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst5|regs[6][12]~feeder_combout\);

-- Location: FF_X45_Y11_N40
\inst|inst5|regs[6][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][12]~q\);

-- Location: LABCELL_X46_Y12_N12
\inst|inst5|Mux19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux19~1_combout\ = ( \inst|inst5|regs[6][12]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[7][12]~DUPLICATE_q\) ) ) ) # ( !\inst|inst5|regs[6][12]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( 
-- (\inst|inst5|regs[7][12]~DUPLICATE_q\ & \inst|instruction_r|t_Rx\(0)) ) ) ) # ( \inst|inst5|regs[6][12]~q\ & ( !\inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[4][12]~q\)) # (\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[5][12]~q\))) ) ) ) # ( !\inst|inst5|regs[6][12]~q\ & ( !\inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[4][12]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[5][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[4][12]~q\,
	datab => \inst|inst5|ALT_INV_regs[7][12]~DUPLICATE_q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|inst5|ALT_INV_regs[5][12]~q\,
	datae => \inst|inst5|ALT_INV_regs[6][12]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(1),
	combout => \inst|inst5|Mux19~1_combout\);

-- Location: MLABCELL_X47_Y10_N48
\inst|inst5|regs[2][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][12]~feeder_combout\ = \inst|inst5|Mux3~0_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst5|regs[2][12]~feeder_combout\);

-- Location: FF_X47_Y10_N49
\inst|inst5|regs[2][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][12]~q\);

-- Location: LABCELL_X46_Y13_N18
\inst|inst5|regs[1][12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][12]~feeder_combout\ = ( \inst|inst5|Mux3~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst5|regs[1][12]~feeder_combout\);

-- Location: FF_X46_Y13_N19
\inst|inst5|regs[1][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][12]~q\);

-- Location: FF_X43_Y12_N7
\inst|inst5|regs[0][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][12]~q\);

-- Location: FF_X47_Y10_N22
\inst|inst5|regs[3][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][12]~q\);

-- Location: LABCELL_X46_Y12_N42
\inst|inst5|Mux19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux19~0_combout\ = ( \inst|inst5|regs[0][12]~q\ & ( \inst|inst5|regs[3][12]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[2][12]~q\))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[1][12]~q\)))) ) ) ) # ( !\inst|inst5|regs[0][12]~q\ & ( \inst|inst5|regs[3][12]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][12]~q\ & ((\inst|instruction_r|t_Rx\(1))))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[1][12]~q\)))) ) ) ) # ( \inst|inst5|regs[0][12]~q\ & ( !\inst|inst5|regs[3][12]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # 
-- (\inst|inst5|regs[2][12]~q\))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[1][12]~q\ & !\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|regs[0][12]~q\ & ( !\inst|inst5|regs[3][12]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[2][12]~q\ & ((\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[1][12]~q\ & !\inst|instruction_r|t_Rx\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111100110101000000000011010111111111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][12]~q\,
	datab => \inst|inst5|ALT_INV_regs[1][12]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[0][12]~q\,
	dataf => \inst|inst5|ALT_INV_regs[3][12]~q\,
	combout => \inst|inst5|Mux19~0_combout\);

-- Location: LABCELL_X40_Y12_N0
\inst|inst5|Mux19~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux19~4_combout\ = ( \inst|inst5|Mux19~1_combout\ & ( \inst|inst5|Mux19~0_combout\ & ( (!\inst|instruction_r|t_Rx\(3)) # ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux19~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|Mux19~3_combout\))) ) ) ) # ( !\inst|inst5|Mux19~1_combout\ & ( \inst|inst5|Mux19~0_combout\ & ( (!\inst|instruction_r|t_Rx\(3) & (!\inst|instruction_r|t_Rx\(2))) # (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|Mux19~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux19~3_combout\)))) ) ) ) # ( \inst|inst5|Mux19~1_combout\ & ( !\inst|inst5|Mux19~0_combout\ & ( (!\inst|instruction_r|t_Rx\(3) & (\inst|instruction_r|t_Rx\(2))) # 
-- (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux19~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux19~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux19~1_combout\ & ( !\inst|inst5|Mux19~0_combout\ & ( 
-- (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux19~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux19~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_Mux19~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux19~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux19~1_combout\,
	dataf => \inst|inst5|ALT_INV_Mux19~0_combout\,
	combout => \inst|inst5|Mux19~4_combout\);

-- Location: LABCELL_X40_Y13_N54
\inst|op2|reg_out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~15_combout\ = ( \inst|inst5|Mux35~4_combout\ & ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\) # (\inst|inst2|output_signal[12]~13_combout\) ) ) ) # ( !\inst|inst5|Mux35~4_combout\ & ( 
-- \inst|inst1|alu_op2_sel[1]~3_combout\ & ( (\inst|inst2|output_signal[12]~13_combout\ & \inst|inst1|alu_op2_sel[0]~0_combout\) ) ) ) # ( \inst|inst5|Mux35~4_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux19~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(12))) ) ) ) # ( !\inst|inst5|Mux35~4_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux19~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[12]~13_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(12),
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux19~4_combout\,
	datae => \inst|inst5|ALT_INV_Mux35~4_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	combout => \inst|op2|reg_out~15_combout\);

-- Location: FF_X40_Y13_N56
\inst|op2|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~15_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(12));

-- Location: MLABCELL_X39_Y9_N30
\inst|inst3|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~45_sumout\ = SUM(( \inst|op2|reg_out\(9) ) + ( !\inst|op1|reg_out\(9) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|inst3|Add0~50\ ))
-- \inst|inst3|Add0~46\ = CARRY(( \inst|op2|reg_out\(9) ) + ( !\inst|op1|reg_out\(9) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|inst3|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op2|ALT_INV_reg_out\(9),
	dataf => \inst|op1|ALT_INV_reg_out\(9),
	cin => \inst|inst3|Add0~50\,
	sumout => \inst|inst3|Add0~45_sumout\,
	cout => \inst|inst3|Add0~46\);

-- Location: MLABCELL_X39_Y9_N33
\inst|inst3|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~41_sumout\ = SUM(( !\inst|op1|reg_out\(10) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|op2|reg_out\(10) ) + ( \inst|inst3|Add0~46\ ))
-- \inst|inst3|Add0~42\ = CARRY(( !\inst|op1|reg_out\(10) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|op2|reg_out\(10) ) + ( \inst|inst3|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op1|ALT_INV_reg_out\(10),
	dataf => \inst|op2|ALT_INV_reg_out\(10),
	cin => \inst|inst3|Add0~46\,
	sumout => \inst|inst3|Add0~41_sumout\,
	cout => \inst|inst3|Add0~42\);

-- Location: MLABCELL_X39_Y9_N36
\inst|inst3|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~37_sumout\ = SUM(( !\inst|op1|reg_out\(11) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|op2|reg_out\(11) ) + ( \inst|inst3|Add0~42\ ))
-- \inst|inst3|Add0~38\ = CARRY(( !\inst|op1|reg_out\(11) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|op2|reg_out\(11) ) + ( \inst|inst3|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op1|ALT_INV_reg_out\(11),
	dataf => \inst|op2|ALT_INV_reg_out\(11),
	cin => \inst|inst3|Add0~42\,
	sumout => \inst|inst3|Add0~37_sumout\,
	cout => \inst|inst3|Add0~38\);

-- Location: MLABCELL_X39_Y9_N39
\inst|inst3|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~33_sumout\ = SUM(( \inst|op2|reg_out\(12) ) + ( !\inst|op1|reg_out\(12) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|inst3|Add0~38\ ))
-- \inst|inst3|Add0~34\ = CARRY(( \inst|op2|reg_out\(12) ) + ( !\inst|op1|reg_out\(12) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|inst3|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op2|ALT_INV_reg_out\(12),
	dataf => \inst|op1|ALT_INV_reg_out\(12),
	cin => \inst|inst3|Add0~38\,
	sumout => \inst|inst3|Add0~33_sumout\,
	cout => \inst|inst3|Add0~34\);

-- Location: LABCELL_X37_Y12_N24
\inst|inst3|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux3~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~33_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|inst1|alu_op[0]~0_combout\ & (\inst|op1|reg_out\(12) & 
-- (\inst|op2|reg_out\(12)))) # (\inst|inst1|alu_op[0]~0_combout\ & (((\inst|op2|reg_out\(12))) # (\inst|op1|reg_out\(12)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (\inst|inst3|Mux3~0_combout\)) # (\inst|inst1|Selector3~0_combout\ & (((\inst|op2|reg_out\(12))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010101000010000100110010101011101111110000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux3~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out\(12),
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~33_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(12),
	combout => \inst|inst3|Mux3~0_combout\);

-- Location: M10K_X49_Y10_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N30
\inst|inst5|Mux3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux3~0_combout\ = ( \inst|inst3|Mux3~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(12) & ( (((!\inst|inst5|Mux3~1_combout\ & \inst|inst5|Mux9~2_combout\)) # (\inst|inst5|Mux3~2_combout\)) # (\inst|inst5|Mux9~0_combout\) ) 
-- ) ) # ( !\inst|inst3|Mux3~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(12) & ( (\inst|inst5|Mux3~2_combout\) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( \inst|inst3|Mux3~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(12) & ( ((!\inst|inst5|Mux3~1_combout\ & \inst|inst5|Mux9~2_combout\)) # (\inst|inst5|Mux3~2_combout\) ) ) ) # ( !\inst|inst3|Mux3~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(12) & ( \inst|inst5|Mux3~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100111111001101110111011101110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux3~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux3~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datae => \inst|inst3|ALT_INV_Mux3~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(12),
	combout => \inst|inst5|Mux3~0_combout\);

-- Location: FF_X47_Y10_N23
\inst|inst5|regs[3][12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux3~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][12]~DUPLICATE_q\);

-- Location: FF_X43_Y10_N8
\inst|inst5|regs[7][12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[7][12]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][12]~q\);

-- Location: LABCELL_X43_Y10_N3
\inst|inst5|Mux35~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux35~3_combout\ = ( \inst|instruction_r|t_Rz\(2) & ( \inst|inst5|regs[15][12]~q\ & ( (\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[7][12]~q\) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( \inst|inst5|regs[15][12]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[3][12]~DUPLICATE_q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[11][12]~q\))) ) ) ) # ( \inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|regs[15][12]~q\ & ( (\inst|inst5|regs[7][12]~q\ & 
-- !\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|regs[15][12]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[3][12]~DUPLICATE_q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[11][12]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][12]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_regs[7][12]~q\,
	datac => \inst|inst5|ALT_INV_regs[11][12]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(2),
	dataf => \inst|inst5|ALT_INV_regs[15][12]~q\,
	combout => \inst|inst5|Mux35~3_combout\);

-- Location: LABCELL_X46_Y12_N6
\inst|inst5|Mux35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux35~0_combout\ = ( \inst|inst5|regs[4][12]~q\ & ( \inst|inst5|regs[12][12]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[0][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][12]~q\))) # 
-- (\inst|instruction_r|t_Rz\(2)) ) ) ) # ( !\inst|inst5|regs[4][12]~q\ & ( \inst|inst5|regs[12][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[0][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[8][12]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[4][12]~q\ & ( !\inst|inst5|regs[12][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|regs[0][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][12]~q\)))) # (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( !\inst|inst5|regs[4][12]~q\ & ( !\inst|inst5|regs[12][12]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[0][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][12]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|inst5|ALT_INV_regs[8][12]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[0][12]~q\,
	datae => \inst|inst5|ALT_INV_regs[4][12]~q\,
	dataf => \inst|inst5|ALT_INV_regs[12][12]~q\,
	combout => \inst|inst5|Mux35~0_combout\);

-- Location: LABCELL_X45_Y10_N24
\inst|inst5|Mux35~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux35~2_combout\ = ( \inst|inst5|regs[14][12]~q\ & ( \inst|inst5|regs[2][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[10][12]~q\)))) # (\inst|instruction_r|t_Rz\(2) & 
-- (((\inst|instruction_r|t_Rz\(3))) # (\inst|inst5|regs[6][12]~q\))) ) ) ) # ( !\inst|inst5|regs[14][12]~q\ & ( \inst|inst5|regs[2][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[10][12]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[6][12]~q\ & ((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[14][12]~q\ & ( !\inst|inst5|regs[2][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((\inst|inst5|regs[10][12]~q\ & 
-- \inst|instruction_r|t_Rz\(3))))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))) # (\inst|inst5|regs[6][12]~q\))) ) ) ) # ( !\inst|inst5|regs[14][12]~q\ & ( !\inst|inst5|regs[2][12]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- (((\inst|inst5|regs[10][12]~q\ & \inst|instruction_r|t_Rz\(3))))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[6][12]~q\ & ((!\inst|instruction_r|t_Rz\(3))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][12]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst5|ALT_INV_regs[10][12]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst5|ALT_INV_regs[14][12]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][12]~q\,
	combout => \inst|inst5|Mux35~2_combout\);

-- Location: LABCELL_X46_Y12_N27
\inst|inst5|Mux35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux35~1_combout\ = ( \inst|inst5|regs[9][12]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[5][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[13][12]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[9][12]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[5][12]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[13][12]~q\)) ) ) ) # ( \inst|inst5|regs[9][12]~q\ & ( 
-- !\inst|instruction_r|t_Rz\(2) & ( (\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[1][12]~q\) ) ) ) # ( !\inst|inst5|regs[9][12]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (\inst|inst5|regs[1][12]~q\ & !\inst|instruction_r|t_Rz\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111111111100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][12]~q\,
	datab => \inst|inst5|ALT_INV_regs[1][12]~q\,
	datac => \inst|inst5|ALT_INV_regs[5][12]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst5|ALT_INV_regs[9][12]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Mux35~1_combout\);

-- Location: LABCELL_X45_Y14_N51
\inst|inst5|Mux35~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux35~4_combout\ = ( \inst|inst5|Mux35~2_combout\ & ( \inst|inst5|Mux35~1_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|Mux35~0_combout\)))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|Mux35~3_combout\))) ) ) ) # ( !\inst|inst5|Mux35~2_combout\ & ( \inst|inst5|Mux35~1_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|Mux35~0_combout\ & !\inst|instruction_r|t_Rz\(1))))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|Mux35~3_combout\))) ) ) ) # ( \inst|inst5|Mux35~2_combout\ & ( !\inst|inst5|Mux35~1_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # 
-- (\inst|inst5|Mux35~0_combout\)))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux35~3_combout\ & ((\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|Mux35~2_combout\ & ( !\inst|inst5|Mux35~1_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|Mux35~0_combout\ & !\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux35~3_combout\ & ((\inst|instruction_r|t_Rz\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux35~3_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_Mux35~0_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_Mux35~2_combout\,
	dataf => \inst|inst5|ALT_INV_Mux35~1_combout\,
	combout => \inst|inst5|Mux35~4_combout\);

-- Location: LABCELL_X40_Y13_N36
\inst|op1|reg_out~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~11_combout\ = ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst2|output_signal[12]~13_combout\ & ( (\inst|inst1|alu_op1_sel[1]~2_combout\) # (\inst|instruction_r|t_Operand\(12)) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( 
-- \inst|inst2|output_signal[12]~13_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|inst5|Mux19~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux35~4_combout\)) ) ) ) # ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst|inst2|output_signal[12]~13_combout\ & ( (\inst|instruction_r|t_Operand\(12) & !\inst|inst1|alu_op1_sel[1]~2_combout\) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|inst2|output_signal[12]~13_combout\ & ( 
-- (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|inst5|Mux19~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux35~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101001100000011000000000101111101010011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux35~4_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(12),
	datac => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux19~4_combout\,
	datae => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst|inst2|ALT_INV_output_signal[12]~13_combout\,
	combout => \inst|op1|reg_out~11_combout\);

-- Location: FF_X40_Y13_N38
\inst|op1|reg_out[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~11_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(12));

-- Location: LABCELL_X40_Y9_N39
\inst|inst3|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux4~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~37_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|inst1|alu_op[0]~0_combout\ & (\inst|op1|reg_out\(11) & 
-- (\inst|op2|reg_out\(11)))) # (\inst|inst1|alu_op[0]~0_combout\ & (((\inst|op2|reg_out\(11))) # (\inst|op1|reg_out\(11)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (\inst|inst3|Mux4~0_combout\)) # (\inst|inst1|Selector3~0_combout\ & (((\inst|op2|reg_out\(11))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010011000010000010101011001101110111110000100000101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datab => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux4~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out\(11),
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~37_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(11),
	combout => \inst|inst3|Mux4~0_combout\);

-- Location: LABCELL_X46_Y10_N48
\inst|inst5|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux4~0_combout\ = ( \inst|inst7|altsyncram_component|auto_generated|q_a\(11) & ( \inst|inst3|Mux4~0_combout\ & ( (((!\inst|inst5|Mux3~1_combout\ & \inst|inst5|Mux9~2_combout\)) # (\inst|inst5|Mux4~1_combout\)) # (\inst|inst5|Mux9~0_combout\) ) 
-- ) ) # ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(11) & ( \inst|inst3|Mux4~0_combout\ & ( ((!\inst|inst5|Mux3~1_combout\ & \inst|inst5|Mux9~2_combout\)) # (\inst|inst5|Mux4~1_combout\) ) ) ) # ( 
-- \inst|inst7|altsyncram_component|auto_generated|q_a\(11) & ( !\inst|inst3|Mux4~0_combout\ & ( (\inst|inst5|Mux4~1_combout\) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(11) & ( 
-- !\inst|inst3|Mux4~0_combout\ & ( \inst|inst5|Mux4~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011011101110111011100110011111100110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux4~1_combout\,
	datac => \inst|inst5|ALT_INV_Mux3~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datae => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(11),
	dataf => \inst|inst3|ALT_INV_Mux4~0_combout\,
	combout => \inst|inst5|Mux4~0_combout\);

-- Location: FF_X45_Y11_N41
\inst|inst5|regs[6][11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux4~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][11]~q\);

-- Location: LABCELL_X45_Y10_N48
\inst|inst5|Mux20~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux20~2_combout\ = ( \inst|inst5|regs[10][11]~q\ & ( \inst|inst5|regs[14][11]~q\ & ( ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[6][11]~q\))) # 
-- (\inst|instruction_r|t_Rx\(3)) ) ) ) # ( !\inst|inst5|regs[10][11]~q\ & ( \inst|inst5|regs[14][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (((\inst|inst5|regs[2][11]~q\ & !\inst|instruction_r|t_Rx\(3))))) # (\inst|instruction_r|t_Rx\(2) & 
-- (((\inst|instruction_r|t_Rx\(3))) # (\inst|inst5|regs[6][11]~q\))) ) ) ) # ( \inst|inst5|regs[10][11]~q\ & ( !\inst|inst5|regs[14][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx\(3)) # (\inst|inst5|regs[2][11]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[6][11]~q\ & ((!\inst|instruction_r|t_Rx\(3))))) ) ) ) # ( !\inst|inst5|regs[10][11]~q\ & ( !\inst|inst5|regs[14][11]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|regs[2][11]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[6][11]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101011111000000110101000011110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][11]~q\,
	datab => \inst|inst5|ALT_INV_regs[2][11]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datae => \inst|inst5|ALT_INV_regs[10][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[14][11]~q\,
	combout => \inst|inst5|Mux20~2_combout\);

-- Location: LABCELL_X48_Y12_N42
\inst|inst5|Mux20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux20~0_combout\ = ( \inst|inst5|regs[4][11]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3)) # (\inst|inst5|regs[12][11]~q\) ) ) ) # ( !\inst|inst5|regs[4][11]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|instruction_r|t_Rx\(3) & \inst|inst5|regs[12][11]~q\) ) ) ) # ( \inst|inst5|regs[4][11]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[0][11]~q\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[8][11]~q\)) ) ) ) # ( !\inst|inst5|regs[4][11]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[0][11]~q\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[8][11]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|inst5|ALT_INV_regs[0][11]~q\,
	datad => \inst|inst5|ALT_INV_regs[12][11]~q\,
	datae => \inst|inst5|ALT_INV_regs[4][11]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux20~0_combout\);

-- Location: MLABCELL_X47_Y11_N6
\inst|inst5|Mux20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux20~1_combout\ = ( \inst|inst5|regs[5][11]~q\ & ( \inst|inst5|regs[13][11]~q\ & ( ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][11]~q\)) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][11]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[5][11]~q\ & ( \inst|inst5|regs[13][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][11]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][11]~q\))))) # (\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) ) ) ) # ( \inst|inst5|regs[5][11]~q\ & ( !\inst|inst5|regs[13][11]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][11]~q\)) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][11]~q\))))) # (\inst|instruction_r|t_Rx\(2) & 
-- (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) ) ) ) # ( !\inst|inst5|regs[5][11]~q\ & ( !\inst|inst5|regs[13][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][11]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[9][11]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datae => \inst|inst5|ALT_INV_regs[5][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[13][11]~q\,
	combout => \inst|inst5|Mux20~1_combout\);

-- Location: LABCELL_X43_Y10_N42
\inst|inst5|Mux20~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux20~3_combout\ = ( \inst|inst5|regs[7][11]~q\ & ( \inst|inst5|regs[15][11]~q\ & ( ((!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[11][11]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[7][11]~q\ & ( \inst|inst5|regs[15][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rx\(3) & 
-- ((\inst|inst5|regs[11][11]~q\))))) # (\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx\(3))))) ) ) ) # ( \inst|inst5|regs[7][11]~q\ & ( !\inst|inst5|regs[15][11]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[11][11]~q\))))) # (\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx\(3))))) ) ) ) # ( !\inst|inst5|regs[7][11]~q\ & ( !\inst|inst5|regs[15][11]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[3][11]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[11][11]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100011101110000110001000100001111110111011100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][11]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[11][11]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datae => \inst|inst5|ALT_INV_regs[7][11]~q\,
	dataf => \inst|inst5|ALT_INV_regs[15][11]~q\,
	combout => \inst|inst5|Mux20~3_combout\);

-- Location: LABCELL_X43_Y10_N21
\inst|inst5|Mux20~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux20~4_combout\ = ( \inst|instruction_r|t_Rx\(1) & ( \inst|inst5|Mux20~3_combout\ & ( (\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|Mux20~2_combout\) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( \inst|inst5|Mux20~3_combout\ & ( 
-- (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux20~0_combout\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux20~1_combout\))) ) ) ) # ( \inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|Mux20~3_combout\ & ( (\inst|inst5|Mux20~2_combout\ & 
-- !\inst|instruction_r|t_Rx\(0)) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|Mux20~3_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux20~0_combout\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux20~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111010101010000000000110011000011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux20~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux20~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux20~1_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|instruction_r|ALT_INV_t_Rx\(1),
	dataf => \inst|inst5|ALT_INV_Mux20~3_combout\,
	combout => \inst|inst5|Mux20~4_combout\);

-- Location: LABCELL_X37_Y12_N12
\inst|op1|reg_out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~12_combout\ = ( \inst|instruction_r|t_Operand\(11) & ( \inst|inst2|output_signal[11]~11_combout\ & ( ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux20~4_combout\)) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((\inst|inst5|Mux36~4_combout\)))) # (\inst|inst1|alu_op1_sel[0]~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Operand\(11) & ( \inst|inst2|output_signal[11]~11_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\ 
-- & (\inst|inst5|Mux20~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux36~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\))) ) ) ) # ( \inst|instruction_r|t_Operand\(11) & ( !\inst|inst2|output_signal[11]~11_combout\ & ( 
-- (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux20~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux36~4_combout\)))) ) ) ) # ( 
-- !\inst|instruction_r|t_Operand\(11) & ( !\inst|inst2|output_signal[11]~11_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux20~4_combout\)) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((\inst|inst5|Mux36~4_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100001010100110111000011001010111010011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux20~4_combout\,
	datad => \inst|inst5|ALT_INV_Mux36~4_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(11),
	dataf => \inst|inst2|ALT_INV_output_signal[11]~11_combout\,
	combout => \inst|op1|reg_out~12_combout\);

-- Location: FF_X37_Y12_N14
\inst|op1|reg_out[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~12_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(11));

-- Location: LABCELL_X42_Y14_N0
\inst|program_counter|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~5_sumout\ = SUM(( \inst|inst2|output_signal[1]~2_combout\ ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & (!\inst|program_counter|tempIncr\(0))) # (\inst|inst1|state.T3~q\ & ((\inst|op1|reg_out\(0)))))) # 
-- (\inst|inst1|Mux13~1_combout\ & (((!\inst|program_counter|tempIncr\(0))))) ) + ( !VCC ))
-- \inst|program_counter|Add0~6\ = CARRY(( \inst|inst2|output_signal[1]~2_combout\ ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & (!\inst|program_counter|tempIncr\(0))) # (\inst|inst1|state.T3~q\ & ((\inst|op1|reg_out\(0)))))) # 
-- (\inst|inst1|Mux13~1_combout\ & (((!\inst|program_counter|tempIncr\(0))))) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001011110000110100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|program_counter|ALT_INV_tempIncr\(0),
	datad => \inst|inst2|ALT_INV_output_signal[1]~2_combout\,
	dataf => \inst|op1|ALT_INV_reg_out\(0),
	cin => GND,
	sumout => \inst|program_counter|Add0~5_sumout\,
	cout => \inst|program_counter|Add0~6\);

-- Location: LABCELL_X42_Y14_N3
\inst|program_counter|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~9_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & (\inst|program_counter|tempIncr\(2))) # (\inst|inst1|state.T3~q\ & ((\inst|op1|reg_out\(2)))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(2))))) ) + ( GND ) + ( \inst|program_counter|Add0~6\ ))
-- \inst|program_counter|Add0~10\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & (\inst|program_counter|tempIncr\(2))) # (\inst|inst1|state.T3~q\ & ((\inst|op1|reg_out\(2)))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(2))))) ) + ( GND ) + ( \inst|program_counter|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|program_counter|ALT_INV_tempIncr\(2),
	datad => \inst|op1|ALT_INV_reg_out\(2),
	cin => \inst|program_counter|Add0~6\,
	sumout => \inst|program_counter|Add0~9_sumout\,
	cout => \inst|program_counter|Add0~10\);

-- Location: LABCELL_X42_Y14_N6
\inst|program_counter|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~13_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr[3]~DUPLICATE_q\))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(3))))) # 
-- (\inst|inst1|Mux13~1_combout\ & (((\inst|program_counter|tempIncr[3]~DUPLICATE_q\)))) ) + ( \inst|program_counter|Add0~10\ ))
-- \inst|program_counter|Add0~14\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr[3]~DUPLICATE_q\))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(3))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr[3]~DUPLICATE_q\)))) ) + ( \inst|program_counter|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(3),
	dataf => \inst|program_counter|ALT_INV_tempIncr[3]~DUPLICATE_q\,
	cin => \inst|program_counter|Add0~10\,
	sumout => \inst|program_counter|Add0~13_sumout\,
	cout => \inst|program_counter|Add0~14\);

-- Location: FF_X42_Y14_N8
\inst|program_counter|tempIncr[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~13_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr[3]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y14_N9
\inst|program_counter|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~17_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(4)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(4))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(4))))) ) + ( GND ) + ( \inst|program_counter|Add0~14\ ))
-- \inst|program_counter|Add0~18\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(4)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(4))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(4))))) ) + ( GND ) + ( \inst|program_counter|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(4),
	datad => \inst|program_counter|ALT_INV_tempIncr\(4),
	cin => \inst|program_counter|Add0~14\,
	sumout => \inst|program_counter|Add0~17_sumout\,
	cout => \inst|program_counter|Add0~18\);

-- Location: FF_X42_Y14_N10
\inst|program_counter|tempIncr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~17_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(4));

-- Location: LABCELL_X42_Y14_N12
\inst|program_counter|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~21_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(5)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(5))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(5))))) ) + ( \inst|program_counter|Add0~18\ ))
-- \inst|program_counter|Add0~22\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(5)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(5))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(5))))) ) + ( \inst|program_counter|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(5),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(5),
	cin => \inst|program_counter|Add0~18\,
	sumout => \inst|program_counter|Add0~21_sumout\,
	cout => \inst|program_counter|Add0~22\);

-- Location: LABCELL_X42_Y14_N15
\inst|program_counter|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~1_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(6)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(6))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(6))))) ) + ( GND ) + ( \inst|program_counter|Add0~22\ ))
-- \inst|program_counter|Add0~2\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(6)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(6))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(6))))) ) + ( GND ) + ( \inst|program_counter|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(6),
	datad => \inst|program_counter|ALT_INV_tempIncr\(6),
	cin => \inst|program_counter|Add0~22\,
	sumout => \inst|program_counter|Add0~1_sumout\,
	cout => \inst|program_counter|Add0~2\);

-- Location: LABCELL_X42_Y14_N18
\inst|program_counter|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~25_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(7)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(7))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(7))))) ) + ( \inst|program_counter|Add0~2\ ))
-- \inst|program_counter|Add0~26\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(7)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(7))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(7))))) ) + ( \inst|program_counter|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(7),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(7),
	cin => \inst|program_counter|Add0~2\,
	sumout => \inst|program_counter|Add0~25_sumout\,
	cout => \inst|program_counter|Add0~26\);

-- Location: FF_X42_Y14_N20
\inst|program_counter|tempIncr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~25_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(7));

-- Location: LABCELL_X42_Y14_N21
\inst|program_counter|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~29_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(8)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(8))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(8))))) ) + ( GND ) + ( \inst|program_counter|Add0~26\ ))
-- \inst|program_counter|Add0~30\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(8)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(8))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(8))))) ) + ( GND ) + ( \inst|program_counter|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(8),
	datad => \inst|program_counter|ALT_INV_tempIncr\(8),
	cin => \inst|program_counter|Add0~26\,
	sumout => \inst|program_counter|Add0~29_sumout\,
	cout => \inst|program_counter|Add0~30\);

-- Location: FF_X42_Y14_N23
\inst|program_counter|tempIncr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~29_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(8));

-- Location: LABCELL_X42_Y14_N24
\inst|program_counter|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~33_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(9)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(9))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(9))))) ) + ( \inst|program_counter|Add0~30\ ))
-- \inst|program_counter|Add0~34\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(9)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(9))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(9))))) ) + ( \inst|program_counter|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(9),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(9),
	cin => \inst|program_counter|Add0~30\,
	sumout => \inst|program_counter|Add0~33_sumout\,
	cout => \inst|program_counter|Add0~34\);

-- Location: FF_X42_Y14_N25
\inst|program_counter|tempIncr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~33_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(9));

-- Location: LABCELL_X42_Y14_N27
\inst|program_counter|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~37_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(10)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(10))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(10))))) ) + ( GND ) + ( \inst|program_counter|Add0~34\ ))
-- \inst|program_counter|Add0~38\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(10)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(10))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(10))))) ) + ( GND ) + ( \inst|program_counter|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(10),
	datad => \inst|program_counter|ALT_INV_tempIncr\(10),
	cin => \inst|program_counter|Add0~34\,
	sumout => \inst|program_counter|Add0~37_sumout\,
	cout => \inst|program_counter|Add0~38\);

-- Location: LABCELL_X42_Y14_N30
\inst|program_counter|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~41_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(11)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(11))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(11))))) ) + ( \inst|program_counter|Add0~38\ ))
-- \inst|program_counter|Add0~42\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(11)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(11))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(11))))) ) + ( \inst|program_counter|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(11),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(11),
	cin => \inst|program_counter|Add0~38\,
	sumout => \inst|program_counter|Add0~41_sumout\,
	cout => \inst|program_counter|Add0~42\);

-- Location: FF_X42_Y14_N32
\inst|program_counter|tempIncr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~41_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(11));

-- Location: LABCELL_X42_Y13_N51
\inst|inst2|output_signal[11]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[11]~11_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|Mux13~0_combout\ & (((\inst|program_counter|tempIncr\(11))))) # (\inst|inst1|Mux13~0_combout\ & ((!\inst|inst1|state.T3~q\ & 
-- ((\inst|program_counter|tempIncr\(11)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(11))))) ) ) # ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr\(11) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(11),
	datad => \inst|program_counter|ALT_INV_tempIncr\(11),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[11]~11_combout\);

-- Location: LABCELL_X42_Y13_N15
\inst|program_counter|tempAddress[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[11]~feeder_combout\ = ( \inst|inst2|output_signal[11]~11_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[11]~11_combout\,
	combout => \inst|program_counter|tempAddress[11]~feeder_combout\);

-- Location: FF_X42_Y13_N17
\inst|program_counter|tempAddress[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[11]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(11));

-- Location: M10K_X41_Y11_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y11_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y12_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y10_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y11_N30
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a114~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a66~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) 
-- & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a98~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001000110000100110101011110001010110011101001101111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

-- Location: M10K_X26_Y11_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y13_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y12_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y10_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1030C000400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: LABCELL_X27_Y11_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) 
-- ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a34~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a50~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y11_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y11_N34
\inst|instruction_r|t_Rx[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rx\(2));

-- Location: FF_X45_Y10_N7
\inst|inst5|regs[14][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][10]~q\);

-- Location: FF_X46_Y10_N56
\inst|inst5|regs[15][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][10]~q\);

-- Location: FF_X43_Y12_N1
\inst|inst5|regs[12][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][10]~q\);

-- Location: FF_X42_Y10_N49
\inst|inst5|regs[13][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][10]~q\);

-- Location: LABCELL_X42_Y10_N48
\inst|inst5|Mux21~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux21~3_combout\ = ( \inst|inst5|regs[13][10]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][10]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[13][10]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][10]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][10]~q\))) ) ) ) # ( \inst|inst5|regs[13][10]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(1) & ( (\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[12][10]~q\) ) ) ) # ( !\inst|inst5|regs[13][10]~q\ & ( !\inst|instruction_r|t_Rx\(1) & ( (\inst|inst5|regs[12][10]~q\ & !\inst|instruction_r|t_Rx\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111101010101001100110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[14][10]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][10]~q\,
	datac => \inst|inst5|ALT_INV_regs[12][10]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[13][10]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(1),
	combout => \inst|inst5|Mux21~3_combout\);

-- Location: FF_X47_Y11_N40
\inst|inst5|regs[5][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][10]~q\);

-- Location: LABCELL_X45_Y12_N12
\inst|inst5|regs[4][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[4][10]~feeder_combout\ = ( \inst|inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst|inst5|regs[4][10]~feeder_combout\);

-- Location: FF_X45_Y12_N13
\inst|inst5|regs[4][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[4][10]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][10]~q\);

-- Location: FF_X43_Y10_N50
\inst|inst5|regs[7][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][10]~q\);

-- Location: LABCELL_X45_Y11_N24
\inst|inst5|regs[6][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][10]~feeder_combout\ = ( \inst|inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst|inst5|regs[6][10]~feeder_combout\);

-- Location: FF_X45_Y11_N25
\inst|inst5|regs[6][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][10]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][10]~q\);

-- Location: LABCELL_X43_Y10_N48
\inst|inst5|Mux21~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux21~1_combout\ = ( \inst|inst5|regs[7][10]~q\ & ( \inst|inst5|regs[6][10]~q\ & ( ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[4][10]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[5][10]~q\))) # 
-- (\inst|instruction_r|t_Rx\(1)) ) ) ) # ( !\inst|inst5|regs[7][10]~q\ & ( \inst|inst5|regs[6][10]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[4][10]~q\) # (\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[5][10]~q\ & (!\inst|instruction_r|t_Rx\(1)))) ) ) ) # ( \inst|inst5|regs[7][10]~q\ & ( !\inst|inst5|regs[6][10]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1) & \inst|inst5|regs[4][10]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[5][10]~q\))) ) ) ) # ( !\inst|inst5|regs[7][10]~q\ & ( !\inst|inst5|regs[6][10]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[4][10]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[5][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000101011011010100011010101110100001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_regs[5][10]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_regs[4][10]~q\,
	datae => \inst|inst5|ALT_INV_regs[7][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][10]~q\,
	combout => \inst|inst5|Mux21~1_combout\);

-- Location: LABCELL_X45_Y10_N0
\inst|inst5|regs[10][10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[10][10]~feeder_combout\ = ( \inst|inst5|Mux5~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux5~0_combout\,
	combout => \inst|inst5|regs[10][10]~feeder_combout\);

-- Location: FF_X45_Y10_N1
\inst|inst5|regs[10][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[10][10]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][10]~q\);

-- Location: FF_X43_Y10_N56
\inst|inst5|regs[11][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][10]~q\);

-- Location: FF_X47_Y12_N1
\inst|inst5|regs[9][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][10]~q\);

-- Location: LABCELL_X43_Y10_N15
\inst|inst5|Mux21~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux21~2_combout\ = ( \inst|inst5|regs[11][10]~q\ & ( \inst|inst5|regs[9][10]~q\ & ( ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[8][10]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[10][10]~q\))) # 
-- (\inst|instruction_r|t_Rx\(0)) ) ) ) # ( !\inst|inst5|regs[11][10]~q\ & ( \inst|inst5|regs[9][10]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[8][10]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[10][10]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[11][10]~q\ & ( !\inst|inst5|regs[9][10]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|regs[8][10]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[10][10]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|regs[11][10]~q\ & ( !\inst|inst5|regs[9][10]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[8][10]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[10][10]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_regs[10][10]~q\,
	datac => \inst|inst5|ALT_INV_regs[8][10]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[11][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][10]~q\,
	combout => \inst|inst5|Mux21~2_combout\);

-- Location: LABCELL_X42_Y10_N30
\inst|inst5|Mux21~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux21~4_combout\ = ( \inst|inst5|Mux21~2_combout\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|Mux21~3_combout\) ) ) ) # ( !\inst|inst5|Mux21~2_combout\ & ( 
-- \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (\inst|instruction_r|t_Rx\(2) & \inst|inst5|Mux21~3_combout\) ) ) ) # ( \inst|inst5|Mux21~2_combout\ & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|Mux21~0_combout\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux21~1_combout\))) ) ) ) # ( !\inst|inst5|Mux21~2_combout\ & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux21~0_combout\)) 
-- # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux21~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux21~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_Mux21~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux21~1_combout\,
	datae => \inst|inst5|ALT_INV_Mux21~2_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	combout => \inst|inst5|Mux21~4_combout\);

-- Location: LABCELL_X37_Y12_N48
\inst|op2|reg_out~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~12_combout\ = ( \inst|inst5|Mux21~4_combout\ & ( \inst|inst5|Mux37~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\) # ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|instruction_r|t_Operand\(10)))) # 
-- (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[10]~10_combout\))) ) ) ) # ( !\inst|inst5|Mux21~4_combout\ & ( \inst|inst5|Mux37~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\)))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|instruction_r|t_Operand\(10)))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[10]~10_combout\)))) ) ) ) # ( \inst|inst5|Mux21~4_combout\ & 
-- ( !\inst|inst5|Mux37~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|instruction_r|t_Operand\(10)))) # 
-- (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[10]~10_combout\)))) ) ) ) # ( !\inst|inst5|Mux21~4_combout\ & ( !\inst|inst5|Mux37~4_combout\ & ( (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- ((\inst|instruction_r|t_Operand\(10)))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[10]~10_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[10]~10_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(10),
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux21~4_combout\,
	dataf => \inst|inst5|ALT_INV_Mux37~4_combout\,
	combout => \inst|op2|reg_out~12_combout\);

-- Location: FF_X37_Y12_N49
\inst|op2|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~12_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(10));

-- Location: LABCELL_X45_Y9_N27
\inst|inst3|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux5~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~41_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(10) & (\inst|inst1|alu_op[0]~0_combout\ & 
-- (\inst|op1|reg_out\(10)))) # (\inst|op2|reg_out\(10) & (((\inst|op1|reg_out\(10))) # (\inst|inst1|alu_op[0]~0_combout\))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux5~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(10))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000010111000011000100010011111111000101110000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(10),
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux5~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~41_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(10),
	combout => \inst|inst3|Mux5~0_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: FF_X46_Y10_N2
\inst|inst9|sip_r[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \KEY[1]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(10));

-- Location: LABCELL_X46_Y10_N0
\inst|inst5|Mux5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux5~1_combout\ = ( \inst|inst9|sip_r\(10) & ( \inst|inst5|Mux3~1_combout\ & ( ((\inst|instruction_r|t_Operand\(10) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst9|sip_r\(10) & ( 
-- \inst|inst5|Mux3~1_combout\ & ( (\inst|instruction_r|t_Operand\(10) & !\inst|inst5|Mux10~0_combout\) ) ) ) # ( \inst|inst9|sip_r\(10) & ( !\inst|inst5|Mux3~1_combout\ & ( (\inst|instruction_r|t_Operand\(10) & !\inst|inst5|Mux10~0_combout\) ) ) ) # ( 
-- !\inst|inst9|sip_r\(10) & ( !\inst|inst5|Mux3~1_combout\ & ( (\inst|instruction_r|t_Operand\(10) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001000100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(10),
	datab => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(10),
	dataf => \inst|inst5|ALT_INV_Mux3~1_combout\,
	combout => \inst|inst5|Mux5~1_combout\);

-- Location: M10K_X49_Y8_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y10_N54
\inst|inst5|Mux5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux5~0_combout\ = ( \inst|inst5|Mux5~1_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(10) ) ) # ( !\inst|inst5|Mux5~1_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(10) & ( ((\inst|inst5|Mux9~2_combout\ & 
-- (!\inst|inst5|Mux3~1_combout\ & \inst|inst3|Mux5~0_combout\))) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( \inst|inst5|Mux5~1_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(10) ) ) # ( !\inst|inst5|Mux5~1_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(10) & ( (\inst|inst5|Mux9~2_combout\ & (!\inst|inst5|Mux3~1_combout\ & \inst|inst3|Mux5~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000111111111111111101010101011101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux3~1_combout\,
	datad => \inst|inst3|ALT_INV_Mux5~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux5~1_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(10),
	combout => \inst|inst5|Mux5~0_combout\);

-- Location: FF_X46_Y12_N56
\inst|inst5|regs[8][10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux5~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][10]~q\);

-- Location: LABCELL_X43_Y10_N54
\inst|inst5|Mux37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux37~2_combout\ = ( \inst|inst5|regs[11][10]~q\ & ( \inst|inst5|regs[9][10]~q\ & ( ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][10]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst5|regs[11][10]~q\ & ( \inst|inst5|regs[9][10]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|regs[10][10]~q\))))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[11][10]~q\ & ( !\inst|inst5|regs[9][10]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[8][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][10]~q\))))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[11][10]~q\ & ( !\inst|inst5|regs[9][10]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][10]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datab => \inst|inst5|ALT_INV_regs[8][10]~q\,
	datac => \inst|inst5|ALT_INV_regs[10][10]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[11][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][10]~q\,
	combout => \inst|inst5|Mux37~2_combout\);

-- Location: LABCELL_X45_Y10_N6
\inst|inst5|Mux37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux37~3_combout\ = ( \inst|inst5|regs[14][10]~q\ & ( \inst|inst5|regs[13][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|regs[12][10]~q\))) # (\inst|instruction_r|t_Rz\(1) & 
-- (((!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[15][10]~q\)))) ) ) ) # ( !\inst|inst5|regs[14][10]~q\ & ( \inst|inst5|regs[13][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|regs[12][10]~q\))) # 
-- (\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[15][10]~q\ & \inst|instruction_r|t_Rz\(0))))) ) ) ) # ( \inst|inst5|regs[14][10]~q\ & ( !\inst|inst5|regs[13][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[12][10]~q\ & 
-- ((!\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[15][10]~q\)))) ) ) ) # ( !\inst|inst5|regs[14][10]~q\ & ( !\inst|inst5|regs[13][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[12][10]~q\ & ((!\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[15][10]~q\ & \inst|instruction_r|t_Rz\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][10]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][10]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst5|ALT_INV_regs[14][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[13][10]~q\,
	combout => \inst|inst5|Mux37~3_combout\);

-- Location: LABCELL_X43_Y10_N39
\inst|inst5|Mux37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux37~1_combout\ = ( \inst|inst5|regs[5][10]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[7][10]~q\) ) ) ) # ( !\inst|inst5|regs[5][10]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( 
-- (\inst|inst5|regs[7][10]~q\ & \inst|instruction_r|t_Rz\(1)) ) ) ) # ( \inst|inst5|regs[5][10]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[4][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|regs[6][10]~q\))) ) ) ) # ( !\inst|inst5|regs[5][10]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[4][10]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[6][10]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[7][10]~q\,
	datab => \inst|inst5|ALT_INV_regs[4][10]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[6][10]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][10]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux37~1_combout\);

-- Location: LABCELL_X46_Y8_N18
\inst|inst5|Mux37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux37~0_combout\ = ( \inst|inst5|regs[3][10]~q\ & ( \inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|regs[1][10]~q\))) # (\inst|instruction_r|t_Rz\(1) & 
-- (((\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[2][10]~q\)))) ) ) ) # ( !\inst|inst5|regs[3][10]~q\ & ( \inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|regs[1][10]~q\))) # 
-- (\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[2][10]~q\ & !\inst|instruction_r|t_Rz\(0))))) ) ) ) # ( \inst|inst5|regs[3][10]~q\ & ( !\inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[1][10]~q\ & 
-- ((\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[2][10]~q\)))) ) ) ) # ( !\inst|inst5|regs[3][10]~q\ & ( !\inst|inst5|regs[0][10]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[1][10]~q\ & ((\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[2][10]~q\ & !\inst|instruction_r|t_Rz\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000000000110101111111110011010100001111001101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][10]~q\,
	datab => \inst|inst5|ALT_INV_regs[2][10]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst5|ALT_INV_regs[3][10]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][10]~q\,
	combout => \inst|inst5|Mux37~0_combout\);

-- Location: LABCELL_X45_Y8_N15
\inst|inst5|Mux37~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux37~4_combout\ = ( \inst|inst5|Mux37~1_combout\ & ( \inst|inst5|Mux37~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3)) # ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux37~2_combout\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|Mux37~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux37~1_combout\ & ( \inst|inst5|Mux37~0_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))) # (\inst|inst5|Mux37~2_combout\))) # (\inst|instruction_r|t_Rz\(2) & 
-- (((\inst|inst5|Mux37~3_combout\ & \inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|Mux37~1_combout\ & ( !\inst|inst5|Mux37~0_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux37~2_combout\ & ((\inst|instruction_r|t_Rz\(3))))) # 
-- (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|Mux37~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux37~1_combout\ & ( !\inst|inst5|Mux37~0_combout\ & ( (\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|Mux37~2_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux37~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|inst5|ALT_INV_Mux37~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux37~3_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst5|ALT_INV_Mux37~1_combout\,
	dataf => \inst|inst5|ALT_INV_Mux37~0_combout\,
	combout => \inst|inst5|Mux37~4_combout\);

-- Location: LABCELL_X37_Y12_N18
\inst|op1|reg_out~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~13_combout\ = ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( \inst|inst2|output_signal[10]~10_combout\ ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( 
-- \inst|inst5|Mux37~4_combout\ ) ) ) # ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( \inst|instruction_r|t_Operand\(10) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( 
-- \inst|inst5|Mux21~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000001111111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux37~4_combout\,
	datab => \inst|inst5|ALT_INV_Mux21~4_combout\,
	datac => \inst|inst2|ALT_INV_output_signal[10]~10_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Operand\(10),
	datae => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	combout => \inst|op1|reg_out~13_combout\);

-- Location: FF_X37_Y12_N20
\inst|op1|reg_out[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~13_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(10));

-- Location: FF_X42_Y14_N29
\inst|program_counter|tempIncr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~37_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(10));

-- Location: LABCELL_X42_Y14_N48
\inst|inst2|output_signal[10]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[10]~10_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( \inst|inst1|Mux13~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (\inst|program_counter|tempIncr\(10))) # (\inst|inst1|state.T3~q\ & ((\inst|op1|reg_out\(10)))) ) ) ) # ( 
-- !\inst|inst1|Selector4~0_combout\ & ( \inst|inst1|Mux13~0_combout\ & ( \inst|program_counter|tempIncr\(10) ) ) ) # ( \inst|inst1|Selector4~0_combout\ & ( !\inst|inst1|Mux13~0_combout\ & ( \inst|program_counter|tempIncr\(10) ) ) ) # ( 
-- !\inst|inst1|Selector4~0_combout\ & ( !\inst|inst1|Mux13~0_combout\ & ( \inst|program_counter|tempIncr\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|program_counter|ALT_INV_tempIncr\(10),
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op1|ALT_INV_reg_out\(10),
	datae => \inst|inst1|ALT_INV_Selector4~0_combout\,
	dataf => \inst|inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst|inst2|output_signal[10]~10_combout\);

-- Location: FF_X43_Y14_N22
\inst|program_counter|tempAddress[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[10]~10_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(10));

-- Location: M10K_X26_Y5_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y7_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD11B0CC41010",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y8_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y19_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y9_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a17\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a49\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a1\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a33\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010010001101100111000010011100110110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a33\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a1\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a17\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a49\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

-- Location: M10K_X26_Y9_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y4_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y17_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y14_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

-- Location: MLABCELL_X25_Y9_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a65\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a97\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a81\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a113\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101101100001011010100011010000111111011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a81\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a113\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a65\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a97\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X25_Y9_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

-- Location: FF_X25_Y9_N14
\inst|instruction_r|t_Rx[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rx\(1));

-- Location: FF_X46_Y10_N20
\inst|inst5|regs[15][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][1]~q\);

-- Location: FF_X48_Y11_N25
\inst|inst5|regs[11][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][1]~q\);

-- Location: FF_X46_Y10_N40
\inst|inst5|regs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][1]~q\);

-- Location: FF_X45_Y11_N13
\inst|inst5|regs[7][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][1]~q\);

-- Location: LABCELL_X45_Y11_N12
\inst|inst5|Mux30~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux30~3_combout\ = ( \inst|inst5|regs[7][1]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[11][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[15][1]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[7][1]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[11][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[15][1]~q\)) ) ) ) # ( \inst|inst5|regs[7][1]~q\ & ( 
-- !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (\inst|inst5|regs[3][1]~q\) # (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[7][1]~q\ & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[3][1]~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[11][1]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[3][1]~q\,
	datae => \inst|inst5|ALT_INV_regs[7][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	combout => \inst|inst5|Mux30~3_combout\);

-- Location: FF_X45_Y12_N38
\inst|inst5|regs[12][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][1]~q\);

-- Location: FF_X46_Y12_N16
\inst|inst5|regs[8][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][1]~q\);

-- Location: FF_X45_Y12_N8
\inst|inst5|regs[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][1]~q\);

-- Location: LABCELL_X45_Y12_N6
\inst|inst5|Mux30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux30~0_combout\ = ( \inst|inst5|regs[4][1]~q\ & ( \inst|instruction_r|t_Rx\(3) & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[12][1]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[4][1]~q\ & ( \inst|instruction_r|t_Rx\(3) & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[12][1]~q\)) ) ) ) # ( \inst|inst5|regs[4][1]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(3) & ( (\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[0][1]~q\) ) ) ) # ( !\inst|inst5|regs[4][1]~q\ & ( !\inst|instruction_r|t_Rx\(3) & ( (\inst|inst5|regs[0][1]~q\ & !\inst|instruction_r|t_Rx\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][1]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[12][1]~q\,
	datad => \inst|inst5|ALT_INV_regs[8][1]~q\,
	datae => \inst|inst5|ALT_INV_regs[4][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(3),
	combout => \inst|inst5|Mux30~0_combout\);

-- Location: MLABCELL_X47_Y10_N12
\inst|inst5|regs[2][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][1]~feeder_combout\ = ( \inst|inst5|Mux14~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux14~1_combout\,
	combout => \inst|inst5|regs[2][1]~feeder_combout\);

-- Location: FF_X47_Y10_N13
\inst|inst5|regs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][1]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][1]~q\);

-- Location: LABCELL_X45_Y11_N3
\inst|inst5|regs[6][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][1]~feeder_combout\ = ( \inst|inst5|Mux14~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux14~1_combout\,
	combout => \inst|inst5|regs[6][1]~feeder_combout\);

-- Location: FF_X45_Y11_N4
\inst|inst5|regs[6][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][1]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][1]~q\);

-- Location: FF_X48_Y10_N32
\inst|inst5|regs[14][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][1]~q\);

-- Location: FF_X48_Y10_N2
\inst|inst5|regs[10][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][1]~q\);

-- Location: LABCELL_X48_Y10_N0
\inst|inst5|Mux30~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux30~2_combout\ = ( \inst|inst5|regs[10][1]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][1]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[14][1]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[10][1]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][1]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[14][1]~q\))) ) ) ) # ( \inst|inst5|regs[10][1]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(2) & ( (\inst|instruction_r|t_Rx\(3)) # (\inst|inst5|regs[2][1]~q\) ) ) ) # ( !\inst|inst5|regs[10][1]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (\inst|inst5|regs[2][1]~q\ & !\inst|instruction_r|t_Rx\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][1]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datad => \inst|inst5|ALT_INV_regs[14][1]~q\,
	datae => \inst|inst5|ALT_INV_regs[10][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux30~2_combout\);

-- Location: FF_X47_Y13_N31
\inst|inst5|regs[13][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][1]~q\);

-- Location: FF_X47_Y12_N19
\inst|inst5|regs[9][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][1]~q\);

-- Location: FF_X46_Y13_N34
\inst|inst5|regs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][1]~q\);

-- Location: FF_X47_Y13_N26
\inst|inst5|regs[5][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][1]~q\);

-- Location: MLABCELL_X47_Y13_N24
\inst|inst5|Mux30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux30~1_combout\ = ( \inst|inst5|regs[5][1]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[9][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[13][1]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[5][1]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[9][1]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[13][1]~q\)) ) ) ) # ( \inst|inst5|regs[5][1]~q\ & ( 
-- !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (\inst|inst5|regs[1][1]~q\) # (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[5][1]~q\ & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[1][1]~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][1]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[1][1]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	combout => \inst|inst5|Mux30~1_combout\);

-- Location: LABCELL_X48_Y10_N36
\inst|inst5|Mux30~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux30~4_combout\ = ( \inst|inst5|Mux30~2_combout\ & ( \inst|inst5|Mux30~1_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|inst5|Mux30~0_combout\)) # (\inst|instruction_r|t_Rx\(0)))) # (\inst|instruction_r|t_Rx\(1) & 
-- ((!\inst|instruction_r|t_Rx\(0)) # ((\inst|inst5|Mux30~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux30~2_combout\ & ( \inst|inst5|Mux30~1_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|inst5|Mux30~0_combout\)) # (\inst|instruction_r|t_Rx\(0)))) # 
-- (\inst|instruction_r|t_Rx\(1) & (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux30~3_combout\))) ) ) ) # ( \inst|inst5|Mux30~2_combout\ & ( !\inst|inst5|Mux30~1_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & (!\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|Mux30~0_combout\)))) # (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0)) # ((\inst|inst5|Mux30~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux30~2_combout\ & ( !\inst|inst5|Mux30~1_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & 
-- (!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux30~0_combout\)))) # (\inst|instruction_r|t_Rx\(1) & (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux30~3_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_Mux30~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux30~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux30~2_combout\,
	dataf => \inst|inst5|ALT_INV_Mux30~1_combout\,
	combout => \inst|inst5|Mux30~4_combout\);

-- Location: MLABCELL_X25_Y9_N33
\inst|instruction_r|t_Operand[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_Operand[1]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_Operand[1]~feeder_combout\);

-- Location: FF_X25_Y9_N34
\inst|instruction_r|t_Operand[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_Operand[1]~feeder_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(1));

-- Location: LABCELL_X40_Y13_N42
\inst|op2|reg_out~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~3_combout\ = ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( \inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|inst2|output_signal[1]~2_combout\) ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- \inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux30~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux46~4_combout\)) ) ) ) # ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( 
-- !\inst|instruction_r|t_Operand\(1) & ( (\inst|inst1|alu_op2_sel[1]~3_combout\ & \inst|inst2|output_signal[1]~2_combout\) ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( !\inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- ((\inst|inst5|Mux30~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux46~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datab => \inst|inst5|ALT_INV_Mux46~4_combout\,
	datac => \inst|inst5|ALT_INV_Mux30~4_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[1]~2_combout\,
	datae => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Operand\(1),
	combout => \inst|op2|reg_out~3_combout\);

-- Location: FF_X40_Y13_N43
\inst|op2|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~3_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(1));

-- Location: M10K_X41_Y10_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: LABCELL_X45_Y10_N54
\inst|inst5|Mux15~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux15~1_combout\ = ( \inst|inst5|Mux15~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(0) & ( (((\inst|instruction_r|t_Operand\(0) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\)) # 
-- (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux15~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(0) & ( ((\inst|instruction_r|t_Operand\(0) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|inst5|Mux15~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(0) & ( ((\inst|instruction_r|t_Operand\(0) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux15~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(0) & ( (\inst|instruction_r|t_Operand\(0) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000011100110111001101010000111111110111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(0),
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux15~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(0),
	combout => \inst|inst5|Mux15~1_combout\);

-- Location: LABCELL_X50_Y11_N54
\inst|inst5|regs[1][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][0]~feeder_combout\ = ( \inst|inst5|Mux15~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst|inst5|regs[1][0]~feeder_combout\);

-- Location: FF_X50_Y11_N55
\inst|inst5|regs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][0]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][0]~q\);

-- Location: FF_X47_Y10_N17
\inst|inst5|regs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][0]~q\);

-- Location: FF_X46_Y10_N37
\inst|inst5|regs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][0]~q\);

-- Location: FF_X46_Y12_N46
\inst|inst5|regs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][0]~q\);

-- Location: LABCELL_X46_Y10_N36
\inst|inst5|Mux47~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux47~0_combout\ = ( \inst|inst5|regs[3][0]~q\ & ( \inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[2][0]~q\)))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[1][0]~q\))) ) ) ) # ( !\inst|inst5|regs[3][0]~q\ & ( \inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[2][0]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[1][0]~q\ & ((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[3][0]~q\ & ( !\inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[2][0]~q\ & 
-- \inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[1][0]~q\))) ) ) ) # ( !\inst|inst5|regs[3][0]~q\ & ( !\inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[2][0]~q\ & \inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[1][0]~q\ & ((!\inst|instruction_r|t_Rz\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001100000100010011111111011101000011001101110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][0]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_regs[2][0]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[3][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][0]~q\,
	combout => \inst|inst5|Mux47~0_combout\);

-- Location: FF_X48_Y11_N31
\inst|inst5|regs[10][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][0]~q\);

-- Location: MLABCELL_X47_Y12_N21
\inst|inst5|regs[9][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][0]~feeder_combout\ = ( \inst|inst5|Mux15~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst|inst5|regs[9][0]~feeder_combout\);

-- Location: FF_X47_Y12_N22
\inst|inst5|regs[9][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][0]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][0]~q\);

-- Location: FF_X48_Y11_N50
\inst|inst5|regs[11][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][0]~q\);

-- Location: FF_X46_Y12_N14
\inst|inst5|regs[8][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][0]~q\);

-- Location: LABCELL_X48_Y11_N48
\inst|inst5|Mux47~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux47~2_combout\ = ( \inst|inst5|regs[11][0]~q\ & ( \inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[10][0]~q\))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[9][0]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[11][0]~q\ & ( \inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[10][0]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[9][0]~q\)))) ) ) ) # ( \inst|inst5|regs[11][0]~q\ & ( !\inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[10][0]~q\ & 
-- (\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[9][0]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[11][0]~q\ & ( !\inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[10][0]~q\ & (\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[9][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100000001110011011111000100111101001100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][0]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[9][0]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[8][0]~q\,
	combout => \inst|inst5|Mux47~2_combout\);

-- Location: FF_X47_Y11_N2
\inst|inst5|regs[5][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][0]~q\);

-- Location: LABCELL_X48_Y12_N36
\inst|inst5|regs[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[4][0]~feeder_combout\ = ( \inst|inst5|Mux15~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst|inst5|regs[4][0]~feeder_combout\);

-- Location: FF_X48_Y12_N37
\inst|inst5|regs[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[4][0]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][0]~q\);

-- Location: FF_X45_Y11_N31
\inst|inst5|regs[7][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][0]~q\);

-- Location: LABCELL_X45_Y11_N48
\inst|inst5|regs[6][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][0]~feeder_combout\ = ( \inst|inst5|Mux15~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux15~1_combout\,
	combout => \inst|inst5|regs[6][0]~feeder_combout\);

-- Location: FF_X45_Y11_N50
\inst|inst5|regs[6][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][0]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][0]~q\);

-- Location: LABCELL_X45_Y11_N30
\inst|inst5|Mux47~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux47~1_combout\ = ( \inst|inst5|regs[7][0]~q\ & ( \inst|inst5|regs[6][0]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][0]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][0]~q\))) # (\inst|instruction_r|t_Rz\(1)) 
-- ) ) ) # ( !\inst|inst5|regs[7][0]~q\ & ( \inst|inst5|regs[6][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[4][0]~q\)))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][0]~q\ & 
-- ((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[7][0]~q\ & ( !\inst|inst5|regs[6][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[4][0]~q\ & !\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[5][0]~q\))) ) ) ) # ( !\inst|inst5|regs[7][0]~q\ & ( !\inst|inst5|regs[6][0]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][0]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][0]~q\,
	datab => \inst|inst5|ALT_INV_regs[4][0]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[7][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][0]~q\,
	combout => \inst|inst5|Mux47~1_combout\);

-- Location: FF_X46_Y10_N43
\inst|inst5|regs[15][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][0]~q\);

-- Location: FF_X43_Y12_N32
\inst|inst5|regs[12][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][0]~q\);

-- Location: FF_X45_Y13_N37
\inst|inst5|regs[14][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][0]~q\);

-- Location: FF_X46_Y13_N50
\inst|inst5|regs[13][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux15~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][0]~q\);

-- Location: LABCELL_X45_Y13_N36
\inst|inst5|Mux47~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux47~3_combout\ = ( \inst|inst5|regs[14][0]~q\ & ( \inst|inst5|regs[13][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[12][0]~q\)))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[15][0]~q\))) ) ) ) # ( !\inst|inst5|regs[14][0]~q\ & ( \inst|inst5|regs[13][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[12][0]~q\ & !\inst|instruction_r|t_Rz\(1))))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[15][0]~q\))) ) ) ) # ( \inst|inst5|regs[14][0]~q\ & ( !\inst|inst5|regs[13][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # 
-- (\inst|inst5|regs[12][0]~q\)))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[15][0]~q\ & ((\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[14][0]~q\ & ( !\inst|inst5|regs[13][0]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[12][0]~q\ & !\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[15][0]~q\ & ((\inst|instruction_r|t_Rz\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][0]~q\,
	datab => \inst|inst5|ALT_INV_regs[12][0]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[14][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[13][0]~q\,
	combout => \inst|inst5|Mux47~3_combout\);

-- Location: LABCELL_X48_Y11_N57
\inst|inst5|Mux47~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux47~4_combout\ = ( \inst|instruction_r|t_Rz\(2) & ( \inst|inst5|Mux47~3_combout\ & ( (\inst|inst5|Mux47~1_combout\) # (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( \inst|inst5|Mux47~3_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Mux47~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|Mux47~2_combout\))) ) ) ) # ( \inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|Mux47~3_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- \inst|inst5|Mux47~1_combout\) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|Mux47~3_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Mux47~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|Mux47~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001100110001000111010001110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux47~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_Mux47~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux47~1_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(2),
	dataf => \inst|inst5|ALT_INV_Mux47~3_combout\,
	combout => \inst|inst5|Mux47~4_combout\);

-- Location: MLABCELL_X47_Y11_N0
\inst|inst5|Mux31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux31~1_combout\ = ( \inst|inst5|regs[5][0]~q\ & ( \inst|inst5|regs[7][0]~q\ & ( ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][0]~q\))) # (\inst|instruction_r|t_Rx\(0)) 
-- ) ) ) # ( !\inst|inst5|regs[5][0]~q\ & ( \inst|inst5|regs[7][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][0]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[5][0]~q\ & ( !\inst|inst5|regs[7][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][0]~q\))) # 
-- (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][0]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|regs[5][0]~q\ & ( !\inst|inst5|regs[7][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][0]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_regs[4][0]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[5][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[7][0]~q\,
	combout => \inst|inst5|Mux31~1_combout\);

-- Location: LABCELL_X48_Y11_N30
\inst|inst5|Mux31~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux31~2_combout\ = ( \inst|inst5|regs[10][0]~q\ & ( \inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0)) # ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[9][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[11][0]~q\))) ) ) ) # ( !\inst|inst5|regs[10][0]~q\ & ( \inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|regs[9][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[11][0]~q\)))) ) ) ) # ( \inst|inst5|regs[10][0]~q\ & ( !\inst|inst5|regs[8][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) # 
-- (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[9][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[11][0]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][0]~q\ & ( !\inst|inst5|regs[8][0]~q\ & ( 
-- (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[9][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[11][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100110001000011010011110111000001111100011100110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[11][0]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_regs[9][0]~q\,
	datae => \inst|inst5|ALT_INV_regs[10][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[8][0]~q\,
	combout => \inst|inst5|Mux31~2_combout\);

-- Location: LABCELL_X46_Y10_N9
\inst|inst5|Mux31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux31~0_combout\ = ( \inst|inst5|regs[2][0]~q\ & ( \inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rx\(0)) # ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[1][0]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[3][0]~q\))) 
-- ) ) ) # ( !\inst|inst5|regs[2][0]~q\ & ( \inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[1][0]~q\)))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[3][0]~q\ & 
-- ((\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( \inst|inst5|regs[2][0]~q\ & ( !\inst|inst5|regs[0][0]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|inst5|regs[1][0]~q\ & \inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & 
-- (((!\inst|instruction_r|t_Rx\(0))) # (\inst|inst5|regs[3][0]~q\))) ) ) ) # ( !\inst|inst5|regs[2][0]~q\ & ( !\inst|inst5|regs[0][0]~q\ & ( (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[1][0]~q\))) # 
-- (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[3][0]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011011010101010001101110101010000110111111111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datab => \inst|inst5|ALT_INV_regs[3][0]~q\,
	datac => \inst|inst5|ALT_INV_regs[1][0]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[2][0]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][0]~q\,
	combout => \inst|inst5|Mux31~0_combout\);

-- Location: LABCELL_X46_Y13_N48
\inst|inst5|Mux31~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux31~3_combout\ = ( \inst|inst5|regs[13][0]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][0]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][0]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[13][0]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][0]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][0]~q\))) ) ) ) # ( \inst|inst5|regs[13][0]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(1) & ( (\inst|inst5|regs[12][0]~q\) # (\inst|instruction_r|t_Rx\(0)) ) ) ) # ( !\inst|inst5|regs[13][0]~q\ & ( !\inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & \inst|inst5|regs[12][0]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[14][0]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_regs[15][0]~q\,
	datad => \inst|inst5|ALT_INV_regs[12][0]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][0]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(1),
	combout => \inst|inst5|Mux31~3_combout\);

-- Location: LABCELL_X48_Y13_N12
\inst|inst5|Mux31~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux31~4_combout\ = ( \inst|instruction_r|t_Rx\(2) & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( \inst|inst5|Mux31~3_combout\ ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( 
-- \inst|inst5|Mux31~2_combout\ ) ) ) # ( \inst|instruction_r|t_Rx\(2) & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( \inst|inst5|Mux31~1_combout\ ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( 
-- \inst|inst5|Mux31~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010101010100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux31~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux31~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux31~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux31~3_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(2),
	dataf => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	combout => \inst|inst5|Mux31~4_combout\);

-- Location: LABCELL_X40_Y13_N48
\inst|op2|reg_out~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~0_combout\ = ( \inst|instruction_r|t_Operand\(0) & ( \inst|inst2|output_signal[0]~1_combout\ & ( ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux31~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- (\inst|inst5|Mux47~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Operand\(0) & ( \inst|inst2|output_signal[0]~1_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & 
-- ((\inst|inst5|Mux31~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux47~4_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\)))) ) ) ) # ( \inst|instruction_r|t_Operand\(0) & ( 
-- !\inst|inst2|output_signal[0]~1_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux31~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux47~4_combout\)))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\)))) ) ) ) # ( !\inst|instruction_r|t_Operand\(0) & ( !\inst|inst2|output_signal[0]~1_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux31~4_combout\))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst5|Mux47~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux47~4_combout\,
	datac => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux31~4_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(0),
	dataf => \inst|inst2|ALT_INV_output_signal[0]~1_combout\,
	combout => \inst|op2|reg_out~0_combout\);

-- Location: FF_X40_Y13_N50
\inst|op2|reg_out[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~0_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[0]~DUPLICATE_q\);

-- Location: M10K_X49_Y12_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: FF_X43_Y9_N20
\inst|inst9|sip_r[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[5]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(5));

-- Location: MLABCELL_X39_Y9_N15
\inst|inst3|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~9_sumout\ = SUM(( !\inst|op1|reg_out\(4) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(4) ) + ( \inst|inst3|Add0~14\ ))
-- \inst|inst3|Add0~10\ = CARRY(( !\inst|op1|reg_out\(4) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(4) ) + ( \inst|inst3|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(4),
	dataf => \inst|op2|ALT_INV_reg_out\(4),
	cin => \inst|inst3|Add0~14\,
	sumout => \inst|inst3|Add0~9_sumout\,
	cout => \inst|inst3|Add0~10\);

-- Location: MLABCELL_X39_Y9_N18
\inst|inst3|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~5_sumout\ = SUM(( !\inst|op1|reg_out\(5) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(5) ) + ( \inst|inst3|Add0~10\ ))
-- \inst|inst3|Add0~6\ = CARRY(( !\inst|op1|reg_out\(5) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(5) ) + ( \inst|inst3|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(5),
	dataf => \inst|op2|ALT_INV_reg_out\(5),
	cin => \inst|inst3|Add0~10\,
	sumout => \inst|inst3|Add0~5_sumout\,
	cout => \inst|inst3|Add0~6\);

-- Location: LABCELL_X45_Y9_N54
\inst|inst3|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux10~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & (((\inst|inst3|Add0~5_sumout\)))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|inst1|alu_op[0]~0_combout\ & (((\inst|op2|reg_out[5]~DUPLICATE_q\ 
-- & \inst|op1|reg_out\(5))))) # (\inst|inst1|alu_op[0]~0_combout\ & (((\inst|op1|reg_out\(5)) # (\inst|op2|reg_out[5]~DUPLICATE_q\)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (\inst|inst3|Mux10~0_combout\)) # (\inst|inst1|Selector3~0_combout\ & (((\inst|op2|reg_out[5]~DUPLICATE_q\)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000101000011011000010000100110000011011010111110000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux10~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out[5]~DUPLICATE_q\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|op1|ALT_INV_reg_out\(5),
	datag => \inst|inst3|ALT_INV_Add0~5_sumout\,
	combout => \inst|inst3|Mux10~0_combout\);

-- Location: LABCELL_X43_Y9_N18
\inst|inst5|Mux10~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~2_combout\ = ( \inst|inst9|sip_r\(5) & ( \inst|inst3|Mux10~0_combout\ ) ) # ( !\inst|inst9|sip_r\(5) & ( \inst|inst3|Mux10~0_combout\ & ( ((!\inst|inst1|state.T3~q\) # ((\inst|inst5|Mux10~1_combout\) # (\inst|inst1|Mux10~1_combout\))) # 
-- (\inst|inst1|Mux10~0_combout\) ) ) ) # ( \inst|inst9|sip_r\(5) & ( !\inst|inst3|Mux10~0_combout\ & ( (!\inst|inst1|Mux10~0_combout\ & (\inst|inst1|state.T3~q\ & (!\inst|inst1|Mux10~1_combout\ & !\inst|inst5|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(5),
	dataf => \inst|inst3|ALT_INV_Mux10~0_combout\,
	combout => \inst|inst5|Mux10~2_combout\);

-- Location: LABCELL_X46_Y11_N42
\inst|inst5|Mux10~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~3_combout\ = ( \inst|inst5|Mux9~0_combout\ & ( \inst|inst5|Mux10~2_combout\ & ( (((\inst|instruction_r|t_Operand\(5) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst7|altsyncram_component|auto_generated|q_a\(5))) # 
-- (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux9~0_combout\ & ( \inst|inst5|Mux10~2_combout\ & ( ((\inst|instruction_r|t_Operand\(5) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( \inst|inst5|Mux9~0_combout\ & ( 
-- !\inst|inst5|Mux10~2_combout\ & ( ((\inst|instruction_r|t_Operand\(5) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst7|altsyncram_component|auto_generated|q_a\(5)) ) ) ) # ( !\inst|inst5|Mux9~0_combout\ & ( !\inst|inst5|Mux10~2_combout\ & ( 
-- (\inst|instruction_r|t_Operand\(5) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010111110000111101110111001100110111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(5),
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(5),
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux9~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux10~2_combout\,
	combout => \inst|inst5|Mux10~3_combout\);

-- Location: FF_X46_Y13_N4
\inst|inst5|regs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][5]~q\);

-- Location: FF_X47_Y11_N32
\inst|inst5|regs[13][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][5]~q\);

-- Location: FF_X47_Y11_N37
\inst|inst5|regs[5][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][5]~q\);

-- Location: MLABCELL_X47_Y12_N9
\inst|inst5|regs[9][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][5]~feeder_combout\ = ( \inst|inst5|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux10~3_combout\,
	combout => \inst|inst5|regs[9][5]~feeder_combout\);

-- Location: FF_X47_Y12_N10
\inst|inst5|regs[9][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][5]~q\);

-- Location: MLABCELL_X47_Y11_N36
\inst|inst5|Mux26~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux26~1_combout\ = ( \inst|inst5|regs[5][5]~q\ & ( \inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[1][5]~q\))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[13][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[5][5]~q\ & ( \inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][5]~q\ & (!\inst|instruction_r|t_Rx\(2)))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[13][5]~q\)))) ) ) ) # ( \inst|inst5|regs[5][5]~q\ & ( !\inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (((\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[1][5]~q\))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[13][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[5][5]~q\ & ( !\inst|inst5|regs[9][5]~q\ & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][5]~q\ & (!\inst|instruction_r|t_Rx\(2)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[13][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][5]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[13][5]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][5]~q\,
	combout => \inst|inst5|Mux26~1_combout\);

-- Location: FF_X46_Y11_N44
\inst|inst5|regs[15][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][5]~q\);

-- Location: FF_X47_Y10_N25
\inst|inst5|regs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][5]~q\);

-- Location: FF_X47_Y9_N32
\inst|inst5|regs[11][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][5]~q\);

-- Location: FF_X47_Y9_N37
\inst|inst5|regs[7][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][5]~q\);

-- Location: MLABCELL_X47_Y9_N36
\inst|inst5|Mux26~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux26~3_combout\ = ( \inst|inst5|regs[7][5]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[15][5]~q\) ) ) ) # ( !\inst|inst5|regs[7][5]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|regs[15][5]~q\) ) ) ) # ( \inst|inst5|regs[7][5]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][5]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][5]~q\))) ) ) ) # ( !\inst|inst5|regs[7][5]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][5]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_regs[15][5]~q\,
	datac => \inst|inst5|ALT_INV_regs[3][5]~q\,
	datad => \inst|inst5|ALT_INV_regs[11][5]~q\,
	datae => \inst|inst5|ALT_INV_regs[7][5]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux26~3_combout\);

-- Location: MLABCELL_X47_Y10_N57
\inst|inst5|regs[2][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][5]~feeder_combout\ = ( \inst|inst5|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux10~3_combout\,
	combout => \inst|inst5|regs[2][5]~feeder_combout\);

-- Location: FF_X47_Y10_N58
\inst|inst5|regs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][5]~q\);

-- Location: FF_X46_Y9_N14
\inst|inst5|regs[14][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][5]~q\);

-- Location: FF_X46_Y9_N11
\inst|inst5|regs[10][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][5]~q\);

-- Location: FF_X45_Y11_N38
\inst|inst5|regs[6][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][5]~q\);

-- Location: LABCELL_X46_Y9_N9
\inst|inst5|Mux26~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux26~2_combout\ = ( \inst|inst5|regs[10][5]~q\ & ( \inst|inst5|regs[6][5]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)) # (\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rx\(2) & 
-- (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[14][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][5]~q\ & ( \inst|inst5|regs[6][5]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[2][5]~q\ & 
-- ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) # (\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[14][5]~q\)))) ) ) ) # ( \inst|inst5|regs[10][5]~q\ & ( !\inst|inst5|regs[6][5]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(2) & (((\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)) # (\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rx\(2) & (((\inst|inst5|regs[14][5]~q\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) ) ) ) # ( 
-- !\inst|inst5|regs[10][5]~q\ & ( !\inst|inst5|regs[6][5]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[2][5]~q\ & ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) # (\inst|instruction_r|t_Rx\(2) & (((\inst|inst5|regs[14][5]~q\ & 
-- \inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][5]~q\,
	datab => \inst|inst5|ALT_INV_regs[14][5]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datae => \inst|inst5|ALT_INV_regs[10][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][5]~q\,
	combout => \inst|inst5|Mux26~2_combout\);

-- Location: LABCELL_X46_Y12_N39
\inst|inst5|regs[8][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[8][5]~feeder_combout\ = ( \inst|inst5|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux10~3_combout\,
	combout => \inst|inst5|regs[8][5]~feeder_combout\);

-- Location: FF_X46_Y12_N41
\inst|inst5|regs[8][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[8][5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][5]~q\);

-- Location: FF_X46_Y11_N14
\inst|inst5|regs[12][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][5]~q\);

-- Location: FF_X45_Y12_N35
\inst|inst5|regs[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux10~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][5]~q\);

-- Location: LABCELL_X46_Y12_N33
\inst|inst5|regs[0][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[0][5]~feeder_combout\ = ( \inst|inst5|Mux10~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux10~3_combout\,
	combout => \inst|inst5|regs[0][5]~feeder_combout\);

-- Location: FF_X46_Y12_N35
\inst|inst5|regs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[0][5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][5]~q\);

-- Location: LABCELL_X45_Y12_N33
\inst|inst5|Mux26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux26~0_combout\ = ( \inst|inst5|regs[4][5]~q\ & ( \inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rx\(3)) # ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][5]~q\)) # (\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|regs[12][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[4][5]~q\ & ( \inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2))))) # (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|regs[8][5]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[12][5]~q\))))) ) ) ) # ( \inst|inst5|regs[4][5]~q\ & ( !\inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((\inst|instruction_r|t_Rx\(2))))) # 
-- (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][5]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[12][5]~q\))))) ) ) ) # ( !\inst|inst5|regs[4][5]~q\ & ( !\inst|inst5|regs[0][5]~q\ & ( 
-- (\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][5]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[12][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][5]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[12][5]~q\,
	datae => \inst|inst5|ALT_INV_regs[4][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][5]~q\,
	combout => \inst|inst5|Mux26~0_combout\);

-- Location: MLABCELL_X47_Y11_N12
\inst|inst5|Mux26~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux26~4_combout\ = ( \inst|inst5|Mux26~2_combout\ & ( \inst|inst5|Mux26~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0)) # ((!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux26~1_combout\)) # (\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|Mux26~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux26~2_combout\ & ( \inst|inst5|Mux26~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|Mux26~1_combout\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux26~3_combout\))))) ) ) ) # ( \inst|inst5|Mux26~2_combout\ & ( !\inst|inst5|Mux26~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) # 
-- (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux26~1_combout\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux26~3_combout\))))) ) ) ) # ( !\inst|inst5|Mux26~2_combout\ & ( !\inst|inst5|Mux26~0_combout\ & ( 
-- (\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux26~1_combout\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux26~3_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux26~1_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_Mux26~3_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_Mux26~2_combout\,
	dataf => \inst|inst5|ALT_INV_Mux26~0_combout\,
	combout => \inst|inst5|Mux26~4_combout\);

-- Location: MLABCELL_X39_Y10_N18
\inst|op2|reg_out~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~7_combout\ = ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( \inst|inst2|output_signal[5]~6_combout\ ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( 
-- \inst|inst5|Mux42~4_combout\ ) ) ) # ( \inst|inst1|alu_op2_sel[0]~0_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( \inst|instruction_r|t_Operand\(5) ) ) ) # ( !\inst|inst1|alu_op2_sel[0]~0_combout\ & ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( 
-- \inst|inst5|Mux26~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[5]~6_combout\,
	datab => \inst|inst5|ALT_INV_Mux42~4_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(5),
	datad => \inst|inst5|ALT_INV_Mux26~4_combout\,
	datae => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	combout => \inst|op2|reg_out~7_combout\);

-- Location: FF_X39_Y10_N20
\inst|op2|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~7_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(5));

-- Location: MLABCELL_X39_Y9_N21
\inst|inst3|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~1_sumout\ = SUM(( \inst|op2|reg_out\(6) ) + ( !\inst|op1|reg_out\(6) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~6\ ))
-- \inst|inst3|Add0~2\ = CARRY(( \inst|op2|reg_out\(6) ) + ( !\inst|op1|reg_out\(6) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out\(6),
	dataf => \inst|op1|ALT_INV_reg_out\(6),
	cin => \inst|inst3|Add0~6\,
	sumout => \inst|inst3|Add0~1_sumout\,
	cout => \inst|inst3|Add0~2\);

-- Location: MLABCELL_X39_Y9_N24
\inst|inst3|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~53_sumout\ = SUM(( \inst|op2|reg_out[7]~DUPLICATE_q\ ) + ( !\inst|op1|reg_out\(7) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~2\ ))
-- \inst|inst3|Add0~54\ = CARRY(( \inst|op2|reg_out[7]~DUPLICATE_q\ ) + ( !\inst|op1|reg_out\(7) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|inst3|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op2|ALT_INV_reg_out[7]~DUPLICATE_q\,
	dataf => \inst|op1|ALT_INV_reg_out\(7),
	cin => \inst|inst3|Add0~2\,
	sumout => \inst|inst3|Add0~53_sumout\,
	cout => \inst|inst3|Add0~54\);

-- Location: LABCELL_X43_Y9_N12
\inst|inst3|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux8~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~53_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(7) & (\inst|inst1|alu_op[0]~0_combout\ & 
-- (\inst|op1|reg_out\(7)))) # (\inst|op2|reg_out\(7) & (((\inst|op1|reg_out\(7))) # (\inst|inst1|alu_op[0]~0_combout\))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & (((!\inst|inst1|Selector3~0_combout\ & 
-- ((\inst|inst3|Mux8~0_combout\))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(7)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000011000000110000010111000101110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(7),
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux8~0_combout\,
	datad => \inst|inst3|ALT_INV_Add0~53_sumout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|op1|ALT_INV_reg_out\(7),
	combout => \inst|inst3|Mux8~0_combout\);

-- Location: LABCELL_X43_Y9_N27
\inst|inst5|Mux8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux8~0_combout\ = ( \inst|inst9|sip_r\(7) & ( \inst|inst3|Mux8~0_combout\ ) ) # ( !\inst|inst9|sip_r\(7) & ( \inst|inst3|Mux8~0_combout\ & ( ((!\inst|inst1|state.T3~q\) # ((\inst|inst1|Mux10~1_combout\) # (\inst|inst5|Mux10~1_combout\))) # 
-- (\inst|inst1|Mux10~0_combout\) ) ) ) # ( \inst|inst9|sip_r\(7) & ( !\inst|inst3|Mux8~0_combout\ & ( (!\inst|inst1|Mux10~0_combout\ & (\inst|inst1|state.T3~q\ & (!\inst|inst5|Mux10~1_combout\ & !\inst|inst1|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(7),
	dataf => \inst|inst3|ALT_INV_Mux8~0_combout\,
	combout => \inst|inst5|Mux8~0_combout\);

-- Location: M10K_X49_Y7_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X46_Y11_N18
\inst|inst5|Mux8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux8~1_combout\ = ( \inst|inst5|Mux8~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(7) & ( (((\inst|instruction_r|t_Operand\(7) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\)) # 
-- (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux8~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(7) & ( ((\inst|instruction_r|t_Operand\(7) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|inst5|Mux8~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(7) & ( ((\inst|instruction_r|t_Operand\(7) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux8~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(7) & ( (\inst|instruction_r|t_Operand\(7) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000011101110011001101011111000011110111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(7),
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux8~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(7),
	combout => \inst|inst5|Mux8~1_combout\);

-- Location: FF_X47_Y10_N7
\inst|inst5|regs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][7]~q\);

-- Location: FF_X45_Y11_N10
\inst|inst5|regs[6][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][7]~q\);

-- Location: FF_X46_Y9_N38
\inst|inst5|regs[14][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][7]~q\);

-- Location: FF_X46_Y9_N44
\inst|inst5|regs[10][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][7]~q\);

-- Location: LABCELL_X46_Y9_N36
\inst|inst5|Mux40~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux40~2_combout\ = ( \inst|inst5|regs[14][7]~q\ & ( \inst|inst5|regs[10][7]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][7]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][7]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[14][7]~q\ & ( \inst|inst5|regs[10][7]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][7]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[6][7]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[14][7]~q\ & ( !\inst|inst5|regs[10][7]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[2][7]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][7]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[14][7]~q\ & ( !\inst|inst5|regs[10][7]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][7]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][7]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][7]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[14][7]~q\,
	dataf => \inst|inst5|ALT_INV_regs[10][7]~q\,
	combout => \inst|inst5|Mux40~2_combout\);

-- Location: LABCELL_X46_Y13_N21
\inst|inst5|regs[1][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][7]~feeder_combout\ = ( \inst|inst5|Mux8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux8~1_combout\,
	combout => \inst|inst5|regs[1][7]~feeder_combout\);

-- Location: FF_X46_Y13_N22
\inst|inst5|regs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][7]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][7]~q\);

-- Location: MLABCELL_X47_Y12_N36
\inst|inst5|regs[9][7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][7]~feeder_combout\ = ( \inst|inst5|Mux8~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux8~1_combout\,
	combout => \inst|inst5|regs[9][7]~feeder_combout\);

-- Location: FF_X47_Y12_N37
\inst|inst5|regs[9][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][7]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][7]~q\);

-- Location: FF_X47_Y13_N2
\inst|inst5|regs[13][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][7]~q\);

-- Location: FF_X47_Y13_N20
\inst|inst5|regs[5][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][7]~q\);

-- Location: MLABCELL_X47_Y13_N0
\inst|inst5|Mux40~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux40~1_combout\ = ( \inst|inst5|regs[13][7]~q\ & ( \inst|inst5|regs[5][7]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][7]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][7]~q\)))) # (\inst|instruction_r|t_Rz\(2)) 
-- ) ) ) # ( !\inst|inst5|regs[13][7]~q\ & ( \inst|inst5|regs[5][7]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][7]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][7]~q\))))) # 
-- (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[13][7]~q\ & ( !\inst|inst5|regs[5][7]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][7]~q\)) # 
-- (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][7]~q\))))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( !\inst|inst5|regs[13][7]~q\ & ( !\inst|inst5|regs[5][7]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][7]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][7]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][7]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[9][7]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][7]~q\,
	dataf => \inst|inst5|ALT_INV_regs[5][7]~q\,
	combout => \inst|inst5|Mux40~1_combout\);

-- Location: FF_X45_Y12_N56
\inst|inst5|regs[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][7]~q\);

-- Location: FF_X46_Y12_N52
\inst|inst5|regs[8][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][7]~q\);

-- Location: FF_X46_Y12_N20
\inst|inst5|regs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][7]~q\);

-- Location: FF_X46_Y11_N56
\inst|inst5|regs[12][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][7]~q\);

-- Location: LABCELL_X45_Y12_N24
\inst|inst5|Mux40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux40~0_combout\ = ( \inst|instruction_r|t_Rz\(2) & ( \inst|inst5|regs[12][7]~q\ & ( (\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[4][7]~q\) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( \inst|inst5|regs[12][7]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[0][7]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][7]~q\)) ) ) ) # ( \inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|regs[12][7]~q\ & ( (\inst|inst5|regs[4][7]~q\ & 
-- !\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|instruction_r|t_Rz\(2) & ( !\inst|inst5|regs[12][7]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[0][7]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111010001000100010000000011110011110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[4][7]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[8][7]~q\,
	datad => \inst|inst5|ALT_INV_regs[0][7]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(2),
	dataf => \inst|inst5|ALT_INV_regs[12][7]~q\,
	combout => \inst|inst5|Mux40~0_combout\);

-- Location: FF_X47_Y9_N49
\inst|inst5|regs[7][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][7]~q\);

-- Location: FF_X47_Y10_N44
\inst|inst5|regs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][7]~q\);

-- Location: FF_X46_Y11_N20
\inst|inst5|regs[15][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][7]~q\);

-- Location: FF_X47_Y9_N43
\inst|inst5|regs[11][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux8~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][7]~q\);

-- Location: MLABCELL_X47_Y9_N42
\inst|inst5|Mux40~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux40~3_combout\ = ( \inst|inst5|regs[11][7]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[15][7]~q\) ) ) ) # ( !\inst|inst5|regs[11][7]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( 
-- (\inst|instruction_r|t_Rz\(2) & \inst|inst5|regs[15][7]~q\) ) ) ) # ( \inst|inst5|regs[11][7]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[3][7]~q\))) # (\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[7][7]~q\)) ) ) ) # ( !\inst|inst5|regs[11][7]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[3][7]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[7][7]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100000000010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|inst5|ALT_INV_regs[7][7]~q\,
	datac => \inst|inst5|ALT_INV_regs[3][7]~q\,
	datad => \inst|inst5|ALT_INV_regs[15][7]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][7]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Mux40~3_combout\);

-- Location: MLABCELL_X47_Y9_N12
\inst|inst5|Mux40~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux40~4_combout\ = ( \inst|inst5|Mux40~0_combout\ & ( \inst|inst5|Mux40~3_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|Mux40~1_combout\)))) # (\inst|instruction_r|t_Rz\(1) & 
-- (((\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|Mux40~2_combout\))) ) ) ) # ( !\inst|inst5|Mux40~0_combout\ & ( \inst|inst5|Mux40~3_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0) & \inst|inst5|Mux40~1_combout\)))) # 
-- (\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|Mux40~2_combout\))) ) ) ) # ( \inst|inst5|Mux40~0_combout\ & ( !\inst|inst5|Mux40~3_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0)) # 
-- (\inst|inst5|Mux40~1_combout\)))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux40~2_combout\ & (!\inst|instruction_r|t_Rz\(0)))) ) ) ) # ( !\inst|inst5|Mux40~0_combout\ & ( !\inst|inst5|Mux40~3_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & 
-- (((\inst|instruction_r|t_Rz\(0) & \inst|inst5|Mux40~1_combout\)))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux40~2_combout\ & (!\inst|instruction_r|t_Rz\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011100110100001101110000010011000111111101001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux40~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_Mux40~1_combout\,
	datae => \inst|inst5|ALT_INV_Mux40~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux40~3_combout\,
	combout => \inst|inst5|Mux40~4_combout\);

-- Location: MLABCELL_X39_Y10_N12
\inst|op2|reg_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~9_combout\ = ( \inst|instruction_r|t_Operand\(7) & ( \inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst5|Mux24~4_combout\)) # (\inst|inst1|alu_op2_sel[1]~3_combout\))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\) # ((\inst|inst2|output_signal[7]~7_combout\)))) ) ) ) # ( !\inst|instruction_r|t_Operand\(7) & ( \inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (((\inst|inst5|Mux24~4_combout\)) # (\inst|inst1|alu_op2_sel[1]~3_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[7]~7_combout\))) ) ) ) # ( \inst|instruction_r|t_Operand\(7) & ( 
-- !\inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux24~4_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\) # 
-- ((\inst|inst2|output_signal[7]~7_combout\)))) ) ) ) # ( !\inst|instruction_r|t_Operand\(7) & ( !\inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((\inst|inst5|Mux24~4_combout\)))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst1|alu_op2_sel[1]~3_combout\ & (\inst|inst2|output_signal[7]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datab => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datac => \inst|inst2|ALT_INV_output_signal[7]~7_combout\,
	datad => \inst|inst5|ALT_INV_Mux24~4_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(7),
	dataf => \inst|inst5|ALT_INV_Mux40~4_combout\,
	combout => \inst|op2|reg_out~9_combout\);

-- Location: FF_X39_Y10_N14
\inst|op2|reg_out[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~9_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[7]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y9_N27
\inst|inst3|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~49_sumout\ = SUM(( !\inst|op1|reg_out\(8) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(8) ) + ( \inst|inst3|Add0~54\ ))
-- \inst|inst3|Add0~50\ = CARRY(( !\inst|op1|reg_out\(8) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(8) ) + ( \inst|inst3|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(8),
	dataf => \inst|op2|ALT_INV_reg_out\(8),
	cin => \inst|inst3|Add0~54\,
	sumout => \inst|inst3|Add0~49_sumout\,
	cout => \inst|inst3|Add0~50\);

-- Location: LABCELL_X46_Y9_N0
\inst|inst3|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux6~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~45_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out[9]~DUPLICATE_q\ & (\inst|op1|reg_out\(9) & 
-- (\inst|inst1|alu_op[0]~0_combout\))) # (\inst|op2|reg_out[9]~DUPLICATE_q\ & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(9)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & 
-- ((!\inst|inst1|Selector3~0_combout\ & (((\inst|inst3|Mux6~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out[9]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010101000110110000000010101011101111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|op2|ALT_INV_reg_out[9]~DUPLICATE_q\,
	datac => \inst|inst3|ALT_INV_Mux6~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~45_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(9),
	combout => \inst|inst3|Mux6~0_combout\);

-- Location: LABCELL_X48_Y9_N30
\inst|inst5|Mux6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux6~0_combout\ = ( \inst|inst5|Mux3~1_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(9) & ( (\inst|inst5|Mux9~0_combout\) # (\inst|inst5|Mux6~1_combout\) ) ) ) # ( !\inst|inst5|Mux3~1_combout\ & ( 
-- \inst|inst7|altsyncram_component|auto_generated|q_a\(9) & ( (((\inst|inst3|Mux6~0_combout\ & \inst|inst5|Mux9~2_combout\)) # (\inst|inst5|Mux9~0_combout\)) # (\inst|inst5|Mux6~1_combout\) ) ) ) # ( \inst|inst5|Mux3~1_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(9) & ( \inst|inst5|Mux6~1_combout\ ) ) ) # ( !\inst|inst5|Mux3~1_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(9) & ( ((\inst|inst3|Mux6~0_combout\ & \inst|inst5|Mux9~2_combout\)) 
-- # (\inst|inst5|Mux6~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111010101010101010101010111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux6~1_combout\,
	datab => \inst|inst3|ALT_INV_Mux6~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux3~1_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(9),
	combout => \inst|inst5|Mux6~0_combout\);

-- Location: FF_X47_Y9_N2
\inst|inst5|regs[11][9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux6~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][9]~q\);

-- Location: MLABCELL_X47_Y9_N6
\inst|inst5|Mux22~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux22~3_combout\ = ( \inst|inst5|regs[7][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[15][9]~q\) ) ) ) # ( !\inst|inst5|regs[7][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|inst5|regs[15][9]~q\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) ) # ( \inst|inst5|regs[7][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[3][9]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[11][9]~q\)) ) ) ) # ( !\inst|inst5|regs[7][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[3][9]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[11][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[11][9]~q\,
	datab => \inst|inst5|ALT_INV_regs[3][9]~q\,
	datac => \inst|inst5|ALT_INV_regs[15][9]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datae => \inst|inst5|ALT_INV_regs[7][9]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux22~3_combout\);

-- Location: MLABCELL_X47_Y11_N57
\inst|inst5|Mux22~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux22~1_combout\ = ( \inst|inst5|regs[5][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[13][9]~q\) ) ) ) # ( !\inst|inst5|regs[5][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|regs[13][9]~q\) ) ) ) # ( \inst|inst5|regs[5][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[1][9]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[9][9]~q\)) ) ) ) # ( !\inst|inst5|regs[5][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[1][9]~q\))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[9][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[9][9]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datac => \inst|inst5|ALT_INV_regs[1][9]~q\,
	datad => \inst|inst5|ALT_INV_regs[13][9]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][9]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux22~1_combout\);

-- Location: LABCELL_X46_Y9_N54
\inst|inst5|Mux22~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux22~2_combout\ = ( \inst|inst5|regs[10][9]~q\ & ( \inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rx\(2)) # ((!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][9]~q\)) # (\inst|instruction_r|t_Rx\(3) & 
-- ((\inst|inst5|regs[14][9]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][9]~q\ & ( \inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[6][9]~q\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (((\inst|inst5|regs[14][9]~q\ & \inst|instruction_r|t_Rx\(2))))) ) ) ) # ( \inst|inst5|regs[10][9]~q\ & ( !\inst|inst5|regs[2][9]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][9]~q\ & ((\inst|instruction_r|t_Rx\(2))))) # 
-- (\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[14][9]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][9]~q\ & ( !\inst|inst5|regs[2][9]~q\ & ( (\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[6][9]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[14][9]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][9]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|inst5|ALT_INV_regs[14][9]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datae => \inst|inst5|ALT_INV_regs[10][9]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][9]~q\,
	combout => \inst|inst5|Mux22~2_combout\);

-- Location: LABCELL_X48_Y12_N6
\inst|inst5|Mux22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux22~0_combout\ = ( \inst|inst5|regs[4][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3)) # (\inst|inst5|regs[12][9]~q\) ) ) ) # ( !\inst|inst5|regs[4][9]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|inst5|regs[12][9]~q\ & \inst|instruction_r|t_Rx\(3)) ) ) ) # ( \inst|inst5|regs[4][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[0][9]~q\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[8][9]~q\)) ) ) ) # ( !\inst|inst5|regs[4][9]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[0][9]~q\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[8][9]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100000000000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][9]~q\,
	datab => \inst|inst5|ALT_INV_regs[0][9]~q\,
	datac => \inst|inst5|ALT_INV_regs[12][9]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datae => \inst|inst5|ALT_INV_regs[4][9]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux22~0_combout\);

-- Location: LABCELL_X48_Y9_N36
\inst|inst5|Mux22~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux22~4_combout\ = ( \inst|instruction_r|t_Rx\(0) & ( \inst|inst5|Mux22~0_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux22~1_combout\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux22~3_combout\)) ) ) ) # ( 
-- !\inst|instruction_r|t_Rx\(0) & ( \inst|inst5|Mux22~0_combout\ & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|Mux22~2_combout\) ) ) ) # ( \inst|instruction_r|t_Rx\(0) & ( !\inst|inst5|Mux22~0_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|Mux22~1_combout\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux22~3_combout\)) ) ) ) # ( !\inst|instruction_r|t_Rx\(0) & ( !\inst|inst5|Mux22~0_combout\ & ( (\inst|inst5|Mux22~2_combout\ & \inst|instruction_r|t_Rx\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux22~3_combout\,
	datab => \inst|inst5|ALT_INV_Mux22~1_combout\,
	datac => \inst|inst5|ALT_INV_Mux22~2_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|instruction_r|ALT_INV_t_Rx\(0),
	dataf => \inst|inst5|ALT_INV_Mux22~0_combout\,
	combout => \inst|inst5|Mux22~4_combout\);

-- Location: MLABCELL_X39_Y10_N6
\inst|op1|reg_out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~14_combout\ = ( \inst|inst2|output_signal[9]~9_combout\ & ( \inst|inst5|Mux38~4_combout\ & ( ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst5|Mux22~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- ((\inst|instruction_r|t_Operand\(9))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\) ) ) ) # ( !\inst|inst2|output_signal[9]~9_combout\ & ( \inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux22~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|instruction_r|t_Operand\(9)))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\)) ) ) ) # ( \inst|inst2|output_signal[9]~9_combout\ & ( 
-- !\inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst5|Mux22~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|instruction_r|t_Operand\(9)))))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\)) ) ) ) # ( !\inst|inst2|output_signal[9]~9_combout\ & ( !\inst|inst5|Mux38~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux22~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|instruction_r|t_Operand\(9)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst|inst5|ALT_INV_Mux22~4_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Operand\(9),
	datae => \inst|inst2|ALT_INV_output_signal[9]~9_combout\,
	dataf => \inst|inst5|ALT_INV_Mux38~4_combout\,
	combout => \inst|op1|reg_out~14_combout\);

-- Location: FF_X39_Y10_N8
\inst|op1|reg_out[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~14_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(9));

-- Location: LABCELL_X43_Y14_N24
\inst|inst2|output_signal[9]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[9]~9_combout\ = ( \inst|program_counter|tempIncr\(9) & ( (!\inst|inst1|state.T3~q\) # ((!\inst|inst1|Mux13~0_combout\) # ((!\inst|inst1|Selector4~0_combout\) # (\inst|op1|reg_out\(9)))) ) ) # ( !\inst|program_counter|tempIncr\(9) 
-- & ( (\inst|inst1|state.T3~q\ & (\inst|inst1|Mux13~0_combout\ & (\inst|inst1|Selector4~0_combout\ & \inst|op1|reg_out\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111110111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(9),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(9),
	combout => \inst|inst2|output_signal[9]~9_combout\);

-- Location: LABCELL_X43_Y14_N12
\inst|program_counter|tempAddress[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[9]~feeder_combout\ = ( \inst|inst2|output_signal[9]~9_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[9]~9_combout\,
	combout => \inst|program_counter|tempAddress[9]~feeder_combout\);

-- Location: FF_X43_Y14_N13
\inst|program_counter|tempAddress[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[9]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(9));

-- Location: M10K_X41_Y17_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y20_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y21_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C740008002",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\))) 
-- ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a37~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a53~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

-- Location: M10K_X41_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y15_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y19_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y17_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y16_N6
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a101~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a85~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a117~portadataout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001010001011100110100100011101010110110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y16_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y16_N56
\inst|instruction_r|t_Rz[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rz\(1));

-- Location: LABCELL_X48_Y10_N9
\inst|inst5|Decoder0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~0_combout\ = ( !\inst|instruction_r|t_Rz\(1) & ( !\inst|instruction_r|t_Rz\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Decoder0~0_combout\);

-- Location: LABCELL_X48_Y10_N15
\inst|inst5|Decoder0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~1_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & !\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & 
-- ( (!\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|inst5|ALT_INV_Decoder0~0_combout\,
	combout => \inst|inst5|Decoder0~1_combout\);

-- Location: FF_X46_Y12_N5
\inst|inst5|regs[0][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][8]~q\);

-- Location: FF_X45_Y13_N25
\inst|inst5|regs[1][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][8]~q\);

-- Location: FF_X48_Y13_N31
\inst|inst5|regs[3][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][8]~q\);

-- Location: FF_X47_Y10_N52
\inst|inst5|regs[2][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][8]~q\);

-- Location: LABCELL_X48_Y13_N30
\inst|inst5|Mux39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux39~0_combout\ = ( \inst|inst5|regs[3][8]~q\ & ( \inst|inst5|regs[2][8]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][8]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[1][8]~q\)))) # (\inst|instruction_r|t_Rz\(1)) 
-- ) ) ) # ( !\inst|inst5|regs[3][8]~q\ & ( \inst|inst5|regs[2][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[0][8]~q\))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1) & 
-- \inst|inst5|regs[1][8]~q\)))) ) ) ) # ( \inst|inst5|regs[3][8]~q\ & ( !\inst|inst5|regs[2][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][8]~q\ & (!\inst|instruction_r|t_Rz\(1)))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[1][8]~q\) # (\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[3][8]~q\ & ( !\inst|inst5|regs[2][8]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][8]~q\)) # 
-- (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[1][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][8]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[1][8]~q\,
	datae => \inst|inst5|ALT_INV_regs[3][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][8]~q\,
	combout => \inst|inst5|Mux39~0_combout\);

-- Location: FF_X46_Y12_N58
\inst|inst5|regs[8][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][8]~q\);

-- Location: FF_X46_Y9_N22
\inst|inst5|regs[10][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][8]~q\);

-- Location: FF_X47_Y9_N55
\inst|inst5|regs[11][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][8]~q\);

-- Location: MLABCELL_X47_Y12_N3
\inst|inst5|regs[9][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][8]~feeder_combout\ = ( \inst|inst5|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux7~1_combout\,
	combout => \inst|inst5|regs[9][8]~feeder_combout\);

-- Location: FF_X47_Y12_N4
\inst|inst5|regs[9][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][8]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][8]~q\);

-- Location: MLABCELL_X47_Y9_N54
\inst|inst5|Mux39~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux39~2_combout\ = ( \inst|inst5|regs[11][8]~q\ & ( \inst|inst5|regs[9][8]~q\ & ( ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][8]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][8]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst5|regs[11][8]~q\ & ( \inst|inst5|regs[9][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][8]~q\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|regs[10][8]~q\))))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[11][8]~q\ & ( !\inst|inst5|regs[9][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[8][8]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][8]~q\))))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[11][8]~q\ & ( !\inst|inst5|regs[9][8]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[8][8]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[10][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datab => \inst|inst5|ALT_INV_regs[8][8]~q\,
	datac => \inst|inst5|ALT_INV_regs[10][8]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[11][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][8]~q\,
	combout => \inst|inst5|Mux39~2_combout\);

-- Location: FF_X46_Y13_N56
\inst|inst5|regs[13][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][8]~q\);

-- Location: FF_X46_Y11_N26
\inst|inst5|regs[15][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][8]~q\);

-- Location: LABCELL_X45_Y13_N30
\inst|inst5|regs[14][8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[14][8]~feeder_combout\ = ( \inst|inst5|Mux7~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux7~1_combout\,
	combout => \inst|inst5|regs[14][8]~feeder_combout\);

-- Location: FF_X45_Y13_N31
\inst|inst5|regs[14][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[14][8]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][8]~q\);

-- Location: FF_X46_Y11_N16
\inst|inst5|regs[12][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][8]~q\);

-- Location: LABCELL_X46_Y13_N0
\inst|inst5|Mux39~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux39~3_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[14][8]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[15][8]~q\)) ) ) ) # ( 
-- !\inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[13][8]~q\) ) ) ) # ( \inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[14][8]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[15][8]~q\)) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[12][8]~q\ & ( (\inst|inst5|regs[13][8]~q\ & \inst|instruction_r|t_Rz\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000111100111111011101110111010000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][8]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_regs[15][8]~q\,
	datad => \inst|inst5|ALT_INV_regs[14][8]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|inst5|ALT_INV_regs[12][8]~q\,
	combout => \inst|inst5|Mux39~3_combout\);

-- Location: FF_X47_Y11_N19
\inst|inst5|regs[5][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][8]~q\);

-- Location: FF_X45_Y12_N4
\inst|inst5|regs[4][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][8]~q\);

-- Location: FF_X45_Y11_N8
\inst|inst5|regs[6][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][8]~q\);

-- Location: LABCELL_X45_Y11_N54
\inst|inst5|Mux39~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux39~1_combout\ = ( \inst|inst5|regs[7][8]~q\ & ( \inst|inst5|regs[6][8]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][8]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][8]~q\))) # (\inst|instruction_r|t_Rz\(1)) 
-- ) ) ) # ( !\inst|inst5|regs[7][8]~q\ & ( \inst|inst5|regs[6][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[4][8]~q\)))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][8]~q\ & 
-- ((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[7][8]~q\ & ( !\inst|inst5|regs[6][8]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|inst5|regs[4][8]~q\ & !\inst|instruction_r|t_Rz\(1))))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[5][8]~q\))) ) ) ) # ( !\inst|inst5|regs[7][8]~q\ & ( !\inst|inst5|regs[6][8]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][8]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100000000001101010000111100110101111100000011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][8]~q\,
	datab => \inst|inst5|ALT_INV_regs[4][8]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[7][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[6][8]~q\,
	combout => \inst|inst5|Mux39~1_combout\);

-- Location: LABCELL_X46_Y11_N54
\inst|inst5|Mux39~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux39~4_combout\ = ( \inst|inst5|Mux39~3_combout\ & ( \inst|inst5|Mux39~1_combout\ & ( ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Mux39~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|Mux39~2_combout\)))) # 
-- (\inst|instruction_r|t_Rz\(2)) ) ) ) # ( !\inst|inst5|Mux39~3_combout\ & ( \inst|inst5|Mux39~1_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Mux39~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|Mux39~2_combout\))))) # (\inst|instruction_r|t_Rz\(2) & (!\inst|instruction_r|t_Rz\(3))) ) ) ) # ( \inst|inst5|Mux39~3_combout\ & ( !\inst|inst5|Mux39~1_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|Mux39~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|Mux39~2_combout\))))) # (\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(3))) ) ) ) # ( !\inst|inst5|Mux39~3_combout\ & ( !\inst|inst5|Mux39~1_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|Mux39~0_combout\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|Mux39~2_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_Mux39~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux39~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux39~3_combout\,
	dataf => \inst|inst5|ALT_INV_Mux39~1_combout\,
	combout => \inst|inst5|Mux39~4_combout\);

-- Location: MLABCELL_X39_Y10_N30
\inst|op2|reg_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~10_combout\ = ( \inst|inst2|output_signal[8]~8_combout\ & ( \inst|inst5|Mux39~4_combout\ & ( ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux23~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|instruction_r|t_Operand\(8))))) # (\inst|inst1|alu_op2_sel[1]~3_combout\) ) ) ) # ( !\inst|inst2|output_signal[8]~8_combout\ & ( \inst|inst5|Mux39~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\)) 
-- # (\inst|inst5|Mux23~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|instruction_r|t_Operand\(8) & !\inst|inst1|alu_op2_sel[1]~3_combout\)))) ) ) ) # ( \inst|inst2|output_signal[8]~8_combout\ & ( !\inst|inst5|Mux39~4_combout\ & ( 
-- (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux23~4_combout\ & ((!\inst|inst1|alu_op2_sel[1]~3_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|instruction_r|t_Operand\(8))))) ) ) ) # ( 
-- !\inst|inst2|output_signal[8]~8_combout\ & ( !\inst|inst5|Mux39~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux23~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|instruction_r|t_Operand\(8)))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux23~4_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(8),
	datad => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datae => \inst|inst2|ALT_INV_output_signal[8]~8_combout\,
	dataf => \inst|inst5|ALT_INV_Mux39~4_combout\,
	combout => \inst|op2|reg_out~10_combout\);

-- Location: FF_X39_Y10_N31
\inst|op2|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~10_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(8));

-- Location: LABCELL_X43_Y9_N6
\inst|inst3|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux7~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & (\inst|inst3|Add0~49_sumout\)) # (\inst|inst1|Selector3~0_combout\ & (((!\inst|op2|reg_out\(8) & (\inst|op1|reg_out\(8) & 
-- \inst|inst1|alu_op[0]~0_combout\)) # (\inst|op2|reg_out\(8) & ((\inst|inst1|alu_op[0]~0_combout\) # (\inst|op1|reg_out\(8))))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( ((!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- ((\inst|inst3|Mux7~0_combout\))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(8)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101010101010101000011110000000000000011001111110011001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_Add0~49_sumout\,
	datab => \inst|op2|ALT_INV_reg_out\(8),
	datac => \inst|inst3|ALT_INV_Mux7~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|op1|ALT_INV_reg_out\(8),
	combout => \inst|inst3|Mux7~0_combout\);

-- Location: LABCELL_X43_Y9_N24
\inst|inst5|Mux7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux7~0_combout\ = ( \inst|inst9|sip_r\(8) & ( \inst|inst3|Mux7~0_combout\ ) ) # ( !\inst|inst9|sip_r\(8) & ( \inst|inst3|Mux7~0_combout\ & ( ((!\inst|inst1|state.T3~q\) # ((\inst|inst5|Mux10~1_combout\) # (\inst|inst1|Mux10~1_combout\))) # 
-- (\inst|inst1|Mux10~0_combout\) ) ) ) # ( \inst|inst9|sip_r\(8) & ( !\inst|inst3|Mux7~0_combout\ & ( (!\inst|inst1|Mux10~0_combout\ & (\inst|inst1|state.T3~q\ & (!\inst|inst1|Mux10~1_combout\ & !\inst|inst5|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000011011111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(8),
	dataf => \inst|inst3|ALT_INV_Mux7~0_combout\,
	combout => \inst|inst5|Mux7~0_combout\);

-- Location: LABCELL_X46_Y11_N24
\inst|inst5|Mux7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux7~1_combout\ = ( \inst|inst5|Mux9~2_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(8) & ( (((\inst|instruction_r|t_Operand\(8) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux7~0_combout\)) # 
-- (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|inst5|Mux9~2_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(8) & ( ((\inst|instruction_r|t_Operand\(8) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|inst5|Mux9~2_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(8) & ( ((\inst|instruction_r|t_Operand\(8) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux7~0_combout\) ) ) ) # ( !\inst|inst5|Mux9~2_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(8) & ( (\inst|instruction_r|t_Operand\(8) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001111110011001101011111010101010111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux7~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(8),
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux9~2_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(8),
	combout => \inst|inst5|Mux7~1_combout\);

-- Location: FF_X45_Y11_N56
\inst|inst5|regs[7][8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux7~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][8]~q\);

-- Location: MLABCELL_X47_Y11_N18
\inst|inst5|Mux23~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux23~1_combout\ = ( \inst|inst5|regs[5][8]~q\ & ( \inst|inst5|regs[4][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[6][8]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[7][8]~q\))) 
-- ) ) ) # ( !\inst|inst5|regs[5][8]~q\ & ( \inst|inst5|regs[4][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[6][8]~q\))) # 
-- (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[7][8]~q\)))) ) ) ) # ( \inst|inst5|regs[5][8]~q\ & ( !\inst|inst5|regs[4][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & 
-- ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[6][8]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[7][8]~q\)))) ) ) ) # ( !\inst|inst5|regs[5][8]~q\ & ( !\inst|inst5|regs[4][8]~q\ & ( (\inst|instruction_r|t_Rx\(1) & 
-- ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[6][8]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[7][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100010001000000111101110111001111000100011100111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[7][8]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datac => \inst|inst5|ALT_INV_regs[6][8]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[5][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[4][8]~q\,
	combout => \inst|inst5|Mux23~1_combout\);

-- Location: LABCELL_X46_Y13_N54
\inst|inst5|Mux23~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux23~3_combout\ = ( \inst|inst5|regs[13][8]~q\ & ( \inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][8]~q\)) # (\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[15][8]~q\)))) ) ) ) # ( !\inst|inst5|regs[13][8]~q\ & ( \inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[14][8]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][8]~q\))))) ) ) ) # ( \inst|inst5|regs[13][8]~q\ & ( !\inst|inst5|regs[12][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) # 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][8]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][8]~q\))))) ) ) ) # ( !\inst|inst5|regs[13][8]~q\ & ( !\inst|inst5|regs[12][8]~q\ & ( 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][8]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][8]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000101000100011010111110111011000001011011101110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datab => \inst|inst5|ALT_INV_regs[14][8]~q\,
	datac => \inst|inst5|ALT_INV_regs[15][8]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[13][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[12][8]~q\,
	combout => \inst|inst5|Mux23~3_combout\);

-- Location: LABCELL_X48_Y9_N42
\inst|inst5|Mux23~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux23~2_combout\ = ( \inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[8][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[9][8]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[11][8]~q\)) ) ) ) # ( 
-- !\inst|instruction_r|t_Rx\(0) & ( \inst|inst5|regs[8][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[10][8]~q\) ) ) ) # ( \inst|instruction_r|t_Rx\(0) & ( !\inst|inst5|regs[8][8]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|regs[9][8]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[11][8]~q\)) ) ) ) # ( !\inst|instruction_r|t_Rx\(0) & ( !\inst|inst5|regs[8][8]~q\ & ( (\inst|inst5|regs[10][8]~q\ & \inst|instruction_r|t_Rx\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110101010111111111000011110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[11][8]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][8]~q\,
	datac => \inst|inst5|ALT_INV_regs[10][8]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|instruction_r|ALT_INV_t_Rx\(0),
	dataf => \inst|inst5|ALT_INV_regs[8][8]~q\,
	combout => \inst|inst5|Mux23~2_combout\);

-- Location: LABCELL_X45_Y13_N24
\inst|inst5|Mux23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux23~0_combout\ = ( \inst|inst5|regs[1][8]~q\ & ( \inst|inst5|regs[3][8]~q\ & ( ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[0][8]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[2][8]~q\))) # (\inst|instruction_r|t_Rx\(0)) 
-- ) ) ) # ( !\inst|inst5|regs[1][8]~q\ & ( \inst|inst5|regs[3][8]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[0][8]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[2][8]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[1][8]~q\ & ( !\inst|inst5|regs[3][8]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[0][8]~q\))) # 
-- (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[2][8]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|regs[1][8]~q\ & ( !\inst|inst5|regs[3][8]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[0][8]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[2][8]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_regs[2][8]~q\,
	datac => \inst|inst5|ALT_INV_regs[0][8]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[1][8]~q\,
	dataf => \inst|inst5|ALT_INV_regs[3][8]~q\,
	combout => \inst|inst5|Mux23~0_combout\);

-- Location: LABCELL_X48_Y13_N51
\inst|inst5|Mux23~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux23~4_combout\ = ( \inst|instruction_r|t_Rx\(2) & ( \inst|inst5|Mux23~0_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|Mux23~1_combout\)) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|Mux23~3_combout\))) 
-- ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( \inst|inst5|Mux23~0_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|Mux23~2_combout\) ) ) ) # ( \inst|instruction_r|t_Rx\(2) & ( !\inst|inst5|Mux23~0_combout\ & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|Mux23~1_combout\)) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|Mux23~3_combout\))) ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( !\inst|inst5|Mux23~0_combout\ & ( 
-- (\inst|inst5|Mux23~2_combout\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010101010011001111111111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux23~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux23~3_combout\,
	datac => \inst|inst5|ALT_INV_Mux23~2_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(2),
	dataf => \inst|inst5|ALT_INV_Mux23~0_combout\,
	combout => \inst|inst5|Mux23~4_combout\);

-- Location: MLABCELL_X39_Y10_N24
\inst|op1|reg_out~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~15_combout\ = ( \inst|inst5|Mux23~4_combout\ & ( \inst|inst5|Mux39~4_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|instruction_r|t_Operand\(8))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|inst2|output_signal[8]~8_combout\)))) ) ) ) # ( !\inst|inst5|Mux23~4_combout\ & ( \inst|inst5|Mux39~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|instruction_r|t_Operand\(8)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((\inst|inst2|output_signal[8]~8_combout\)))) ) ) ) # ( \inst|inst5|Mux23~4_combout\ & ( !\inst|inst5|Mux39~4_combout\ & ( 
-- (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((\inst|instruction_r|t_Operand\(8))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst2|output_signal[8]~8_combout\)))) 
-- ) ) ) # ( !\inst|inst5|Mux23~4_combout\ & ( !\inst|inst5|Mux39~4_combout\ & ( (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|instruction_r|t_Operand\(8))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((\inst|inst2|output_signal[8]~8_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(8),
	datad => \inst|inst2|ALT_INV_output_signal[8]~8_combout\,
	datae => \inst|inst5|ALT_INV_Mux23~4_combout\,
	dataf => \inst|inst5|ALT_INV_Mux39~4_combout\,
	combout => \inst|op1|reg_out~15_combout\);

-- Location: FF_X39_Y10_N26
\inst|op1|reg_out[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~15_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(8));

-- Location: FF_X42_Y14_N22
\inst|program_counter|tempIncr[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~29_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr[8]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y13_N21
\inst|inst2|output_signal[8]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[8]~8_combout\ = ( \inst|inst1|Mux13~0_combout\ & ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr[8]~DUPLICATE_q\))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(8))) ) ) ) # 
-- ( !\inst|inst1|Mux13~0_combout\ & ( \inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr[8]~DUPLICATE_q\ ) ) ) # ( \inst|inst1|Mux13~0_combout\ & ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr[8]~DUPLICATE_q\ ) ) ) # 
-- ( !\inst|inst1|Mux13~0_combout\ & ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr[8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op1|ALT_INV_reg_out\(8),
	datab => \inst|program_counter|ALT_INV_tempIncr[8]~DUPLICATE_q\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst1|ALT_INV_Mux13~0_combout\,
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[8]~8_combout\);

-- Location: FF_X42_Y13_N44
\inst|program_counter|tempAddress[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[8]~8_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(8));

-- Location: M10K_X38_Y6_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y5_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y5_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y8_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a100~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a68~portadataout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y4_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y6_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y7_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD00300040104",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y6_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y6_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010101110110000101000010001010111111011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y6_N51
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y6_N53
\inst|instruction_r|t_Rz[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rz\(0));

-- Location: LABCELL_X48_Y10_N18
\inst|inst5|Decoder0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Decoder0~2_combout\ = ( \inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & \inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst1|Selector5~0_combout\ & ( \inst|inst5|Decoder0~0_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & (\inst|instruction_r|t_Rz\(0) & \inst|inst1|Selector5~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst1|ALT_INV_Selector5~1_combout\,
	datae => \inst|inst1|ALT_INV_Selector5~0_combout\,
	dataf => \inst|inst5|ALT_INV_Decoder0~0_combout\,
	combout => \inst|inst5|Decoder0~2_combout\);

-- Location: FF_X45_Y13_N10
\inst|inst5|regs[1][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][14]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][14]~q\);

-- Location: MLABCELL_X47_Y12_N54
\inst|inst5|regs[9][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][14]~feeder_combout\ = ( \inst|inst5|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst|inst5|regs[9][14]~feeder_combout\);

-- Location: FF_X47_Y12_N56
\inst|inst5|regs[9][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][14]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][14]~q\);

-- Location: LABCELL_X43_Y13_N3
\inst|inst5|regs[5][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[5][14]~feeder_combout\ = ( \inst|inst5|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst|inst5|regs[5][14]~feeder_combout\);

-- Location: FF_X43_Y13_N4
\inst|inst5|regs[5][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[5][14]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][14]~q\);

-- Location: FF_X47_Y13_N43
\inst|inst5|regs[13][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][14]~q\);

-- Location: MLABCELL_X47_Y13_N12
\inst|inst5|Mux17~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux17~1_combout\ = ( \inst|inst5|regs[13][14]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (\inst|inst5|regs[5][14]~q\) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) ) # ( !\inst|inst5|regs[13][14]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|regs[5][14]~q\) ) ) ) # ( \inst|inst5|regs[13][14]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][14]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][14]~q\))) ) ) ) # ( !\inst|inst5|regs[13][14]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[1][14]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[9][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][14]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][14]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datad => \inst|inst5|ALT_INV_regs[5][14]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][14]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux17~1_combout\);

-- Location: FF_X42_Y12_N43
\inst|inst5|regs[12][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][14]~q\);

-- Location: FF_X46_Y12_N38
\inst|inst5|regs[8][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][14]~q\);

-- Location: FF_X45_Y12_N20
\inst|inst5|regs[4][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][14]~q\);

-- Location: FF_X43_Y12_N58
\inst|inst5|regs[0][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][14]~q\);

-- Location: LABCELL_X42_Y12_N24
\inst|inst5|Mux17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux17~0_combout\ = ( \inst|instruction_r|t_Rx\(2) & ( \inst|instruction_r|t_Rx\(3) & ( \inst|inst5|regs[12][14]~q\ ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( \inst|instruction_r|t_Rx\(3) & ( \inst|inst5|regs[8][14]~q\ ) ) ) # ( 
-- \inst|instruction_r|t_Rx\(2) & ( !\inst|instruction_r|t_Rx\(3) & ( \inst|inst5|regs[4][14]~q\ ) ) ) # ( !\inst|instruction_r|t_Rx\(2) & ( !\inst|instruction_r|t_Rx\(3) & ( \inst|inst5|regs[0][14]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][14]~q\,
	datab => \inst|inst5|ALT_INV_regs[8][14]~q\,
	datac => \inst|inst5|ALT_INV_regs[4][14]~q\,
	datad => \inst|inst5|ALT_INV_regs[0][14]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(2),
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(3),
	combout => \inst|inst5|Mux17~0_combout\);

-- Location: FF_X42_Y12_N14
\inst|inst5|regs[15][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][14]~q\);

-- Location: FF_X43_Y10_N19
\inst|inst5|regs[7][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][14]~q\);

-- Location: FF_X39_Y11_N26
\inst|inst5|regs[3][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][14]~q\);

-- Location: FF_X39_Y11_N35
\inst|inst5|regs[11][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][14]~q\);

-- Location: MLABCELL_X39_Y11_N24
\inst|inst5|Mux17~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux17~3_combout\ = ( \inst|inst5|regs[3][14]~q\ & ( \inst|inst5|regs[11][14]~q\ & ( (!\inst|instruction_r|t_Rx\(2)) # ((!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[7][14]~q\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[15][14]~q\))) ) ) ) # ( !\inst|inst5|regs[3][14]~q\ & ( \inst|inst5|regs[11][14]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[7][14]~q\)))) # (\inst|instruction_r|t_Rx\(3) & 
-- (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[15][14]~q\))) ) ) ) # ( \inst|inst5|regs[3][14]~q\ & ( !\inst|inst5|regs[11][14]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[7][14]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[15][14]~q\ & (\inst|instruction_r|t_Rx\(2)))) ) ) ) # ( !\inst|inst5|regs[3][14]~q\ & ( !\inst|inst5|regs[11][14]~q\ & ( (\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & 
-- ((\inst|inst5|regs[7][14]~q\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[15][14]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][14]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[7][14]~q\,
	datae => \inst|inst5|ALT_INV_regs[3][14]~q\,
	dataf => \inst|inst5|ALT_INV_regs[11][14]~q\,
	combout => \inst|inst5|Mux17~3_combout\);

-- Location: FF_X45_Y10_N34
\inst|inst5|regs[14][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][14]~q\);

-- Location: FF_X48_Y10_N44
\inst|inst5|regs[10][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][14]~q\);

-- Location: MLABCELL_X47_Y10_N0
\inst|inst5|regs[2][14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][14]~feeder_combout\ = ( \inst|inst5|Mux1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux1~0_combout\,
	combout => \inst|inst5|regs[2][14]~feeder_combout\);

-- Location: FF_X47_Y10_N1
\inst|inst5|regs[2][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][14]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][14]~q\);

-- Location: LABCELL_X48_Y10_N42
\inst|inst5|Mux17~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux17~2_combout\ = ( \inst|inst5|regs[10][14]~q\ & ( \inst|inst5|regs[2][14]~q\ & ( (!\inst|instruction_r|t_Rx\(2)) # ((!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][14]~q\)) # (\inst|instruction_r|t_Rx\(3) & 
-- ((\inst|inst5|regs[14][14]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][14]~q\ & ( \inst|inst5|regs[2][14]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[6][14]~q\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (((\inst|inst5|regs[14][14]~q\ & \inst|instruction_r|t_Rx\(2))))) ) ) ) # ( \inst|inst5|regs[10][14]~q\ & ( !\inst|inst5|regs[2][14]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[6][14]~q\ & ((\inst|instruction_r|t_Rx\(2))))) # 
-- (\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[14][14]~q\)))) ) ) ) # ( !\inst|inst5|regs[10][14]~q\ & ( !\inst|inst5|regs[2][14]~q\ & ( (\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|regs[6][14]~q\)) # (\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[14][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][14]~q\,
	datab => \inst|inst5|ALT_INV_regs[14][14]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datae => \inst|inst5|ALT_INV_regs[10][14]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][14]~q\,
	combout => \inst|inst5|Mux17~2_combout\);

-- Location: LABCELL_X42_Y13_N45
\inst|inst5|Mux17~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux17~4_combout\ = ( \inst|inst5|Mux17~3_combout\ & ( \inst|inst5|Mux17~2_combout\ & ( ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux17~0_combout\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux17~1_combout\))) # 
-- (\inst|instruction_r|t_Rx\(1)) ) ) ) # ( !\inst|inst5|Mux17~3_combout\ & ( \inst|inst5|Mux17~2_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux17~0_combout\))) # (\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|Mux17~1_combout\)))) # (\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( \inst|inst5|Mux17~3_combout\ & ( !\inst|inst5|Mux17~2_combout\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|Mux17~0_combout\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux17~1_combout\)))) # (\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( !\inst|inst5|Mux17~3_combout\ & ( !\inst|inst5|Mux17~2_combout\ & ( 
-- (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|Mux17~0_combout\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux17~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux17~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux17~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_Mux17~3_combout\,
	dataf => \inst|inst5|ALT_INV_Mux17~2_combout\,
	combout => \inst|inst5|Mux17~4_combout\);

-- Location: MLABCELL_X39_Y13_N6
\inst|op2|reg_out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~17_combout\ = ( \inst|inst2|output_signal[14]~12_combout\ & ( \inst|inst5|Mux33~4_combout\ & ( ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst5|Mux17~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (\inst|instruction_r|t_Operand\(14)))) # (\inst|inst1|alu_op2_sel[1]~3_combout\) ) ) ) # ( !\inst|inst2|output_signal[14]~12_combout\ & ( \inst|inst5|Mux33~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux17~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(14))))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((!\inst|inst1|alu_op2_sel[0]~0_combout\)))) ) ) ) # ( 
-- \inst|inst2|output_signal[14]~12_combout\ & ( !\inst|inst5|Mux33~4_combout\ & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst5|Mux17~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- (\inst|instruction_r|t_Operand\(14))))) # (\inst|inst1|alu_op2_sel[1]~3_combout\ & (((\inst|inst1|alu_op2_sel[0]~0_combout\)))) ) ) ) # ( !\inst|inst2|output_signal[14]~12_combout\ & ( !\inst|inst5|Mux33~4_combout\ & ( 
-- (!\inst|inst1|alu_op2_sel[1]~3_combout\ & ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst5|Mux17~4_combout\))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(14))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010000010100111011101011111001000100101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(14),
	datac => \inst|inst5|ALT_INV_Mux17~4_combout\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datae => \inst|inst2|ALT_INV_output_signal[14]~12_combout\,
	dataf => \inst|inst5|ALT_INV_Mux33~4_combout\,
	combout => \inst|op2|reg_out~17_combout\);

-- Location: FF_X39_Y13_N7
\inst|op2|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~17_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(14));

-- Location: FF_X39_Y13_N8
\inst|op2|reg_out[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~17_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[14]~DUPLICATE_q\);

-- Location: LABCELL_X46_Y12_N21
\inst|inst5|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux2~0_combout\ = ( \inst|inst1|Mux10~1_combout\ & ( (!\inst|inst1|Mux9~0_combout\ & \inst|inst1|state.T3~q\) ) ) # ( !\inst|inst1|Mux10~1_combout\ & ( (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux10~0_combout\ & 
-- (!\inst|inst5|Mux10~1_combout\)) # (\inst|inst1|Mux10~0_combout\ & ((!\inst|inst1|Mux9~0_combout\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011000000000001111000000000000110110000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_Mux9~0_combout\,
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst1|ALT_INV_Mux10~1_combout\,
	combout => \inst|inst5|Mux2~0_combout\);

-- Location: FF_X43_Y16_N44
\inst|instruction_r|t_Operand[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(13));

-- Location: LABCELL_X46_Y12_N54
\inst|inst5|Mux2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux2~1_combout\ = ( \inst|inst1|Mux9~0_combout\ & ( (\inst|inst1|state.T3~q\ & (((\inst|inst5|Mux10~1_combout\) # (\inst|inst1|Mux10~0_combout\)) # (\inst|inst1|Mux10~1_combout\))) ) ) # ( !\inst|inst1|Mux9~0_combout\ & ( 
-- (\inst|inst1|state.T3~q\ & ((\inst|inst1|Mux10~0_combout\) # (\inst|inst1|Mux10~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010101010100010101000101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst1|ALT_INV_Mux9~0_combout\,
	combout => \inst|inst5|Mux2~1_combout\);

-- Location: MLABCELL_X39_Y9_N42
\inst|inst3|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~29_sumout\ = SUM(( !\inst|op1|reg_out\(13) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(13) ) + ( \inst|inst3|Add0~34\ ))
-- \inst|inst3|Add0~30\ = CARRY(( !\inst|op1|reg_out\(13) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out\(13) ) + ( \inst|inst3|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(13),
	dataf => \inst|op2|ALT_INV_reg_out\(13),
	cin => \inst|inst3|Add0~34\,
	sumout => \inst|inst3|Add0~29_sumout\,
	cout => \inst|inst3|Add0~30\);

-- Location: LABCELL_X37_Y12_N6
\inst|inst3|Mux2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux2~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~29_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(13) & (\inst|op1|reg_out\(13) & 
-- (\inst|inst1|alu_op[0]~0_combout\))) # (\inst|op2|reg_out\(13) & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(13)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux2~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010101000110110000000010101011101111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|op2|ALT_INV_reg_out\(13),
	datac => \inst|inst3|ALT_INV_Mux2~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~29_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(13),
	combout => \inst|inst3|Mux2~0_combout\);

-- Location: LABCELL_X42_Y12_N57
\inst|inst5|Mux2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux2~2_combout\ = ( \inst|inst3|Mux2~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(13) & ( ((!\inst|inst5|Mux2~0_combout\ & \inst|instruction_r|t_Operand\(13))) # (\inst|inst5|Mux2~1_combout\) ) ) ) # ( 
-- !\inst|inst3|Mux2~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst|inst5|Mux2~0_combout\ & ((\inst|inst5|Mux2~1_combout\) # (\inst|instruction_r|t_Operand\(13)))) ) ) ) # ( \inst|inst3|Mux2~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst|inst5|Mux2~0_combout\ & (\inst|instruction_r|t_Operand\(13) & !\inst|inst5|Mux2~1_combout\)) # (\inst|inst5|Mux2~0_combout\ & ((\inst|inst5|Mux2~1_combout\))) ) ) ) # ( 
-- !\inst|inst3|Mux2~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(13) & ( (!\inst|inst5|Mux2~0_combout\ & (\inst|instruction_r|t_Operand\(13) & !\inst|inst5|Mux2~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100101010100001010101010100000101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux2~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(13),
	datad => \inst|inst5|ALT_INV_Mux2~1_combout\,
	datae => \inst|inst3|ALT_INV_Mux2~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(13),
	combout => \inst|inst5|Mux2~2_combout\);

-- Location: MLABCELL_X47_Y10_N54
\inst|inst5|regs[2][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][13]~feeder_combout\ = ( \inst|inst5|Mux2~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux2~2_combout\,
	combout => \inst|inst5|regs[2][13]~feeder_combout\);

-- Location: FF_X47_Y10_N56
\inst|inst5|regs[2][13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][13]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][13]~DUPLICATE_q\);

-- Location: LABCELL_X40_Y11_N39
\inst|inst5|regs[1][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[1][13]~feeder_combout\ = ( \inst|inst5|Mux2~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux2~2_combout\,
	combout => \inst|inst5|regs[1][13]~feeder_combout\);

-- Location: FF_X40_Y11_N40
\inst|inst5|regs[1][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[1][13]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][13]~q\);

-- Location: FF_X43_Y12_N52
\inst|inst5|regs[0][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][13]~q\);

-- Location: FF_X47_Y10_N28
\inst|inst5|regs[3][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][13]~q\);

-- Location: MLABCELL_X47_Y10_N27
\inst|inst5|Mux34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux34~0_combout\ = ( \inst|inst5|regs[3][13]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[1][13]~q\) ) ) ) # ( !\inst|inst5|regs[3][13]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( 
-- (\inst|inst5|regs[1][13]~q\ & !\inst|instruction_r|t_Rz\(1)) ) ) ) # ( \inst|inst5|regs[3][13]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[0][13]~q\))) # (\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[2][13]~DUPLICATE_q\)) ) ) ) # ( !\inst|inst5|regs[3][13]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[0][13]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[2][13]~DUPLICATE_q\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][13]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_regs[1][13]~q\,
	datac => \inst|inst5|ALT_INV_regs[0][13]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[3][13]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux34~0_combout\);

-- Location: FF_X42_Y12_N22
\inst|inst5|regs[12][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][13]~q\);

-- Location: FF_X42_Y12_N59
\inst|inst5|regs[15][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][13]~q\);

-- Location: FF_X40_Y12_N44
\inst|inst5|regs[13][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][13]~q\);

-- Location: FF_X45_Y13_N56
\inst|inst5|regs[14][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][13]~q\);

-- Location: LABCELL_X45_Y13_N54
\inst|inst5|Mux34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux34~3_combout\ = ( \inst|inst5|regs[14][13]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[13][13]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[15][13]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[14][13]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[13][13]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[15][13]~q\)) ) ) ) # ( \inst|inst5|regs[14][13]~q\ & ( 
-- !\inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[12][13]~q\) ) ) ) # ( !\inst|inst5|regs[14][13]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (\inst|inst5|regs[12][13]~q\ & !\inst|instruction_r|t_Rz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100011101110111011100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][13]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|inst5|ALT_INV_regs[15][13]~q\,
	datad => \inst|inst5|ALT_INV_regs[13][13]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][13]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux34~3_combout\);

-- Location: FF_X40_Y12_N28
\inst|inst5|regs[5][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][13]~q\);

-- Location: FF_X45_Y12_N53
\inst|inst5|regs[4][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][13]~q\);

-- Location: FF_X43_Y10_N5
\inst|inst5|regs[7][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][13]~q\);

-- Location: LABCELL_X45_Y11_N36
\inst|inst5|regs[6][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][13]~feeder_combout\ = ( \inst|inst5|Mux2~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux2~2_combout\,
	combout => \inst|inst5|regs[6][13]~feeder_combout\);

-- Location: FF_X45_Y11_N37
\inst|inst5|regs[6][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][13]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][13]~q\);

-- Location: LABCELL_X45_Y10_N39
\inst|inst5|Mux34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux34~1_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[6][13]~q\ & ( (!\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[7][13]~q\) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( \inst|inst5|regs[6][13]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][13]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][13]~q\)) ) ) ) # ( \inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[6][13]~q\ & ( (\inst|instruction_r|t_Rz\(0) & 
-- \inst|inst5|regs[7][13]~q\) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|regs[6][13]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[4][13]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[5][13]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][13]~q\,
	datab => \inst|inst5|ALT_INV_regs[4][13]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_regs[7][13]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|inst5|ALT_INV_regs[6][13]~q\,
	combout => \inst|inst5|Mux34~1_combout\);

-- Location: FF_X43_Y11_N37
\inst|inst5|regs[8][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][13]~q\);

-- Location: MLABCELL_X47_Y12_N24
\inst|inst5|regs[9][13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][13]~feeder_combout\ = ( \inst|inst5|Mux2~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux2~2_combout\,
	combout => \inst|inst5|regs[9][13]~feeder_combout\);

-- Location: FF_X47_Y12_N25
\inst|inst5|regs[9][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][13]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][13]~q\);

-- Location: FF_X40_Y11_N8
\inst|inst5|regs[11][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][13]~q\);

-- Location: FF_X45_Y10_N19
\inst|inst5|regs[10][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux2~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][13]~q\);

-- Location: LABCELL_X40_Y11_N6
\inst|inst5|Mux34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux34~2_combout\ = ( \inst|inst5|regs[11][13]~q\ & ( \inst|inst5|regs[10][13]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[8][13]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[9][13]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[11][13]~q\ & ( \inst|inst5|regs[10][13]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))) # (\inst|inst5|regs[8][13]~q\))) # (\inst|instruction_r|t_Rz\(0) & 
-- (((\inst|inst5|regs[9][13]~q\ & !\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[11][13]~q\ & ( !\inst|inst5|regs[10][13]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[8][13]~q\ & ((!\inst|instruction_r|t_Rz\(1))))) # 
-- (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[9][13]~q\)))) ) ) ) # ( !\inst|inst5|regs[11][13]~q\ & ( !\inst|inst5|regs[10][13]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[8][13]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[9][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000000010100110000111101010011111100000101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][13]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][13]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[11][13]~q\,
	dataf => \inst|inst5|ALT_INV_regs[10][13]~q\,
	combout => \inst|inst5|Mux34~2_combout\);

-- Location: LABCELL_X43_Y10_N30
\inst|inst5|Mux34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux34~4_combout\ = ( \inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux34~2_combout\ & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|Mux34~3_combout\) ) ) ) # ( !\inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux34~2_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux34~0_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux34~1_combout\))) ) ) ) # ( \inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux34~2_combout\ & ( (\inst|inst5|Mux34~3_combout\ & 
-- \inst|instruction_r|t_Rz\(2)) ) ) ) # ( !\inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux34~2_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux34~0_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux34~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111000000000011001101010101000011111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux34~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux34~3_combout\,
	datac => \inst|inst5|ALT_INV_Mux34~1_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(3),
	dataf => \inst|inst5|ALT_INV_Mux34~2_combout\,
	combout => \inst|inst5|Mux34~4_combout\);

-- Location: FF_X47_Y10_N55
\inst|inst5|regs[2][13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][13]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][13]~q\);

-- Location: LABCELL_X45_Y10_N18
\inst|inst5|Mux18~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux18~2_combout\ = ( \inst|inst5|regs[10][13]~q\ & ( \inst|inst5|regs[14][13]~q\ & ( ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[2][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[6][13]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(3)) ) ) ) # ( !\inst|inst5|regs[10][13]~q\ & ( \inst|inst5|regs[14][13]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[2][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|regs[6][13]~q\))))) # (\inst|instruction_r|t_Rx\(3) & (((\inst|instruction_r|t_Rx\(2))))) ) ) ) # ( \inst|inst5|regs[10][13]~q\ & ( !\inst|inst5|regs[14][13]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|regs[2][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[6][13]~q\))))) # (\inst|instruction_r|t_Rx\(3) & (((!\inst|instruction_r|t_Rx\(2))))) ) ) ) # ( !\inst|inst5|regs[10][13]~q\ & ( !\inst|inst5|regs[14][13]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(3) & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[2][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[6][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][13]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datad => \inst|inst5|ALT_INV_regs[6][13]~q\,
	datae => \inst|inst5|ALT_INV_regs[10][13]~q\,
	dataf => \inst|inst5|ALT_INV_regs[14][13]~q\,
	combout => \inst|inst5|Mux18~2_combout\);

-- Location: LABCELL_X40_Y12_N27
\inst|inst5|Mux18~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux18~1_combout\ = ( \inst|inst5|regs[5][13]~q\ & ( \inst|inst5|regs[13][13]~q\ & ( ((!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|regs[1][13]~q\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[9][13]~q\))) # 
-- (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[5][13]~q\ & ( \inst|inst5|regs[13][13]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[1][13]~q\)))) # (\inst|instruction_r|t_Rx\(3) & 
-- (((\inst|inst5|regs[9][13]~q\)) # (\inst|instruction_r|t_Rx\(2)))) ) ) ) # ( \inst|inst5|regs[5][13]~q\ & ( !\inst|inst5|regs[13][13]~q\ & ( (!\inst|instruction_r|t_Rx\(3) & (((\inst|inst5|regs[1][13]~q\)) # (\inst|instruction_r|t_Rx\(2)))) # 
-- (\inst|instruction_r|t_Rx\(3) & (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[9][13]~q\))) ) ) ) # ( !\inst|inst5|regs[5][13]~q\ & ( !\inst|inst5|regs[13][13]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((!\inst|instruction_r|t_Rx\(3) & 
-- ((\inst|inst5|regs[1][13]~q\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|regs[9][13]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100001001101010111000010101100111010011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[9][13]~q\,
	datad => \inst|inst5|ALT_INV_regs[1][13]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][13]~q\,
	dataf => \inst|inst5|ALT_INV_regs[13][13]~q\,
	combout => \inst|inst5|Mux18~1_combout\);

-- Location: LABCELL_X40_Y12_N12
\inst|inst5|Mux18~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux18~3_combout\ = ( \inst|inst5|regs[7][13]~q\ & ( \inst|inst5|regs[11][13]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[3][13]~q\)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[15][13]~q\))) ) ) ) # ( !\inst|inst5|regs[7][13]~q\ & ( \inst|inst5|regs[11][13]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|inst5|regs[3][13]~q\ & !\inst|instruction_r|t_Rx\(2))))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[15][13]~q\))) ) ) ) # ( \inst|inst5|regs[7][13]~q\ & ( !\inst|inst5|regs[11][13]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (((\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[3][13]~q\)))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[15][13]~q\ & ((\inst|instruction_r|t_Rx\(2))))) ) ) ) # ( !\inst|inst5|regs[7][13]~q\ & ( !\inst|inst5|regs[11][13]~q\ & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|inst5|regs[3][13]~q\ & !\inst|instruction_r|t_Rx\(2))))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[15][13]~q\ & ((\inst|instruction_r|t_Rx\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000010001000011001101110100111111000100010011111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][13]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datac => \inst|inst5|ALT_INV_regs[3][13]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datae => \inst|inst5|ALT_INV_regs[7][13]~q\,
	dataf => \inst|inst5|ALT_INV_regs[11][13]~q\,
	combout => \inst|inst5|Mux18~3_combout\);

-- Location: LABCELL_X45_Y12_N51
\inst|inst5|Mux18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux18~0_combout\ = ( \inst|inst5|regs[4][13]~q\ & ( \inst|inst5|regs[0][13]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & 
-- ((\inst|inst5|regs[12][13]~q\)))) ) ) ) # ( !\inst|inst5|regs[4][13]~q\ & ( \inst|inst5|regs[0][13]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)) # (\inst|inst5|regs[8][13]~q\))) # (\inst|instruction_r|t_Rx\(2) & 
-- (((\inst|inst5|regs[12][13]~q\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) ) ) ) # ( \inst|inst5|regs[4][13]~q\ & ( !\inst|inst5|regs[0][13]~q\ & ( (!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][13]~q\ & 
-- ((\inst|instruction_r|t_Rx[3]~DUPLICATE_q\)))) # (\inst|instruction_r|t_Rx\(2) & (((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[12][13]~q\)))) ) ) ) # ( !\inst|inst5|regs[4][13]~q\ & ( !\inst|inst5|regs[0][13]~q\ & ( 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[8][13]~q\)) # (\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[12][13]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][13]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[12][13]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datae => \inst|inst5|ALT_INV_regs[4][13]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][13]~q\,
	combout => \inst|inst5|Mux18~0_combout\);

-- Location: LABCELL_X45_Y12_N18
\inst|inst5|Mux18~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux18~4_combout\ = ( \inst|inst5|Mux18~3_combout\ & ( \inst|inst5|Mux18~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|Mux18~2_combout\))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|Mux18~1_combout\)))) ) ) ) # ( !\inst|inst5|Mux18~3_combout\ & ( \inst|inst5|Mux18~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|Mux18~2_combout\))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|Mux18~1_combout\ & !\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|Mux18~3_combout\ & ( !\inst|inst5|Mux18~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|Mux18~2_combout\ & 
-- ((\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|Mux18~1_combout\)))) ) ) ) # ( !\inst|inst5|Mux18~3_combout\ & ( !\inst|inst5|Mux18~0_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|Mux18~2_combout\ & ((\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|Mux18~1_combout\ & !\inst|instruction_r|t_Rx\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100010000001010111011110101111001000101010111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_Mux18~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux18~1_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_Mux18~3_combout\,
	dataf => \inst|inst5|ALT_INV_Mux18~0_combout\,
	combout => \inst|inst5|Mux18~4_combout\);

-- Location: MLABCELL_X39_Y13_N21
\inst|op2|reg_out~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~14_combout\ = ( \inst|inst5|Mux18~4_combout\ & ( \inst|instruction_r|t_Operand\(13) & ( (!\inst|inst1|alu_op2_sel[1]~3_combout\) # ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst5|Mux34~4_combout\))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst2|output_signal[13]~14_combout\))) ) ) ) # ( !\inst|inst5|Mux18~4_combout\ & ( \inst|instruction_r|t_Operand\(13) & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((\inst|inst5|Mux34~4_combout\ & 
-- \inst|inst1|alu_op2_sel[1]~3_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\)) # (\inst|inst2|output_signal[13]~14_combout\))) ) ) ) # ( \inst|inst5|Mux18~4_combout\ & ( !\inst|instruction_r|t_Operand\(13) 
-- & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (((!\inst|inst1|alu_op2_sel[1]~3_combout\) # (\inst|inst5|Mux34~4_combout\)))) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst2|output_signal[13]~14_combout\ & 
-- ((\inst|inst1|alu_op2_sel[1]~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux18~4_combout\ & ( !\inst|instruction_r|t_Operand\(13) & ( (\inst|inst1|alu_op2_sel[1]~3_combout\ & ((!\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst5|Mux34~4_combout\))) # 
-- (\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst2|output_signal[13]~14_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[13]~14_combout\,
	datab => \inst|inst5|ALT_INV_Mux34~4_combout\,
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux18~4_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Operand\(13),
	combout => \inst|op2|reg_out~14_combout\);

-- Location: FF_X39_Y13_N22
\inst|op2|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~14_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(13));

-- Location: MLABCELL_X39_Y9_N45
\inst|inst3|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~61_sumout\ = SUM(( !\inst|op1|reg_out\(14) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out[14]~DUPLICATE_q\ ) + ( \inst|inst3|Add0~30\ ))
-- \inst|inst3|Add0~62\ = CARRY(( !\inst|op1|reg_out\(14) $ (((!\inst|inst1|state.T3~q\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|Mux17~0_combout\)))) ) + ( \inst|op2|reg_out[14]~DUPLICATE_q\ ) + ( \inst|inst3|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datad => \inst|op1|ALT_INV_reg_out\(14),
	dataf => \inst|op2|ALT_INV_reg_out[14]~DUPLICATE_q\,
	cin => \inst|inst3|Add0~30\,
	sumout => \inst|inst3|Add0~61_sumout\,
	cout => \inst|inst3|Add0~62\);

-- Location: LABCELL_X40_Y9_N48
\inst|inst3|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux1~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~61_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(14) & (\inst|inst1|alu_op[0]~0_combout\ & 
-- (\inst|op1|reg_out\(14)))) # (\inst|op2|reg_out\(14) & (((\inst|op1|reg_out\(14))) # (\inst|inst1|alu_op[0]~0_combout\))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux1~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(14))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000010111000011000100010011111111000101110000110001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(14),
	datab => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux1~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~61_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(14),
	combout => \inst|inst3|Mux1~0_combout\);

-- Location: LABCELL_X40_Y9_N45
\inst|inst3|z_flag~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~3_combout\ = ( \inst|inst1|Selector2~1_combout\ & ( \inst|inst3|Mux1~0_combout\ & ( (\inst|inst3|z_flag~q\ & (!\inst|inst1|Selector4~1_combout\ & ((!\inst|inst1|Selector3~0_combout\) # (\inst|inst1|alu_op[0]~0_combout\)))) ) ) ) # ( 
-- \inst|inst1|Selector2~1_combout\ & ( !\inst|inst3|Mux1~0_combout\ & ( (!\inst|inst1|Selector4~1_combout\ & (((!\inst|inst1|alu_op[0]~0_combout\ & \inst|inst1|Selector3~0_combout\)) # (\inst|inst3|z_flag~q\))) ) ) ) # ( !\inst|inst1|Selector2~1_combout\ & 
-- ( !\inst|inst3|Mux1~0_combout\ & ( !\inst|inst1|Selector4~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100010001001100010000000000000000000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_z_flag~q\,
	datab => \inst|inst1|ALT_INV_Selector4~1_combout\,
	datac => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Mux1~0_combout\,
	combout => \inst|inst3|z_flag~3_combout\);

-- Location: LABCELL_X43_Y9_N42
\inst|inst3|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux9~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~1_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(6) & (\inst|op1|reg_out\(6) & 
-- (\inst|inst1|alu_op[0]~0_combout\))) # (\inst|op2|reg_out\(6) & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(6)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux9~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(6))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010101000110110000000010101011101111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|op2|ALT_INV_reg_out\(6),
	datac => \inst|inst3|ALT_INV_Mux9~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~1_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(6),
	combout => \inst|inst3|Mux9~0_combout\);

-- Location: LABCELL_X43_Y9_N30
\inst|inst3|z_flag~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~1_combout\ = ( !\inst|inst3|Mux6~0_combout\ & ( (!\inst|inst3|Mux9~0_combout\ & (!\inst|inst3|Mux7~0_combout\ & (!\inst|inst3|Mux10~0_combout\ & !\inst|inst3|Mux8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst3|ALT_INV_Mux7~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux10~0_combout\,
	datad => \inst|inst3|ALT_INV_Mux8~0_combout\,
	datae => \inst|inst3|ALT_INV_Mux6~0_combout\,
	combout => \inst|inst3|z_flag~1_combout\);

-- Location: LABCELL_X42_Y9_N45
\inst|inst3|z_flag~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~6_combout\ = ( \inst|inst1|Selector3~0_combout\ & ( (\inst|inst1|Selector2~1_combout\ & \inst|inst1|alu_op[0]~0_combout\) ) ) # ( !\inst|inst1|Selector3~0_combout\ & ( \inst|inst1|Selector2~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector2~1_combout\,
	datac => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	combout => \inst|inst3|z_flag~6_combout\);

-- Location: LABCELL_X43_Y9_N48
\inst|inst3|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux14~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~21_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(1) & (\inst|op1|reg_out\(1) & 
-- (\inst|inst1|alu_op[0]~0_combout\))) # (\inst|op2|reg_out\(1) & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(1)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- (((\inst|inst3|Mux14~0_combout\)))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000100010101000110110000000010101011101111110001101100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datab => \inst|op2|ALT_INV_reg_out\(1),
	datac => \inst|inst3|ALT_INV_Mux14~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst3|ALT_INV_Add0~21_sumout\,
	datag => \inst|op1|ALT_INV_reg_out\(1),
	combout => \inst|inst3|Mux14~0_combout\);

-- Location: LABCELL_X42_Y9_N51
\inst|inst3|z_flag~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~0_combout\ = (!\inst|inst3|Mux15~0_combout\ & (!\inst|inst3|Mux14~0_combout\ & (!\inst|inst3|Mux13~0_combout\ & !\inst|inst3|Mux12~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_Mux15~0_combout\,
	datab => \inst|inst3|ALT_INV_Mux14~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux13~0_combout\,
	datad => \inst|inst3|ALT_INV_Mux12~0_combout\,
	combout => \inst|inst3|z_flag~0_combout\);

-- Location: FF_X43_Y18_N44
\inst|instruction_r|t_Operand[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(15));

-- Location: LABCELL_X42_Y14_N33
\inst|program_counter|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~49_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr[12]~DUPLICATE_q\))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(12))))) # 
-- (\inst|inst1|Mux13~1_combout\ & (((\inst|program_counter|tempIncr[12]~DUPLICATE_q\)))) ) + ( \inst|program_counter|Add0~42\ ))
-- \inst|program_counter|Add0~50\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr[12]~DUPLICATE_q\))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(12))))) # (\inst|inst1|Mux13~1_combout\ 
-- & (((\inst|program_counter|tempIncr[12]~DUPLICATE_q\)))) ) + ( \inst|program_counter|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(12),
	dataf => \inst|program_counter|ALT_INV_tempIncr[12]~DUPLICATE_q\,
	cin => \inst|program_counter|Add0~42\,
	sumout => \inst|program_counter|Add0~49_sumout\,
	cout => \inst|program_counter|Add0~50\);

-- Location: FF_X42_Y14_N35
\inst|program_counter|tempIncr[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~49_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr[12]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y14_N36
\inst|program_counter|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~53_sumout\ = SUM(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(13)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(13))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(13))))) ) + ( GND ) + ( \inst|program_counter|Add0~50\ ))
-- \inst|program_counter|Add0~54\ = CARRY(( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(13)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(13))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(13))))) ) + ( GND ) + ( \inst|program_counter|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(13),
	datad => \inst|program_counter|ALT_INV_tempIncr\(13),
	cin => \inst|program_counter|Add0~50\,
	sumout => \inst|program_counter|Add0~53_sumout\,
	cout => \inst|program_counter|Add0~54\);

-- Location: FF_X42_Y14_N37
\inst|program_counter|tempIncr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~53_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(13));

-- Location: LABCELL_X42_Y14_N39
\inst|program_counter|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~45_sumout\ = SUM(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(14)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(14))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(14))))) ) + ( \inst|program_counter|Add0~54\ ))
-- \inst|program_counter|Add0~46\ = CARRY(( GND ) + ( (!\inst|inst1|Mux13~1_combout\ & ((!\inst|inst1|state.T3~q\ & ((\inst|program_counter|tempIncr\(14)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(14))))) # (\inst|inst1|Mux13~1_combout\ & 
-- (((\inst|program_counter|tempIncr\(14))))) ) + ( \inst|program_counter|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111010010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(14),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(14),
	cin => \inst|program_counter|Add0~54\,
	sumout => \inst|program_counter|Add0~45_sumout\,
	cout => \inst|program_counter|Add0~46\);

-- Location: FF_X42_Y14_N40
\inst|program_counter|tempIncr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~45_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(14));

-- Location: LABCELL_X42_Y14_N42
\inst|program_counter|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|Add0~57_sumout\ = SUM(( GND ) + ( (!\inst|inst1|state.T3~q\ & (((\inst|program_counter|tempIncr\(15))))) # (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux13~1_combout\ & (\inst|op1|reg_out\(15))) # (\inst|inst1|Mux13~1_combout\ & 
-- ((\inst|program_counter|tempIncr\(15)))))) ) + ( \inst|program_counter|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011110010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op1|ALT_INV_reg_out\(15),
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux13~1_combout\,
	dataf => \inst|program_counter|ALT_INV_tempIncr\(15),
	cin => \inst|program_counter|Add0~46\,
	sumout => \inst|program_counter|Add0~57_sumout\);

-- Location: FF_X42_Y14_N44
\inst|program_counter|tempIncr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~57_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(15));

-- Location: LABCELL_X42_Y14_N54
\inst|inst2|output_signal[15]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[15]~15_combout\ = ( \inst|program_counter|tempIncr\(15) & ( (!\inst|inst1|Mux13~0_combout\) # ((!\inst|inst1|Selector4~0_combout\) # ((!\inst|inst1|state.T3~q\) # (\inst|op1|reg_out\(15)))) ) ) # ( 
-- !\inst|program_counter|tempIncr\(15) & ( (\inst|inst1|Mux13~0_combout\ & (\inst|inst1|Selector4~0_combout\ & (\inst|op1|reg_out\(15) & \inst|inst1|state.T3~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datac => \inst|op1|ALT_INV_reg_out\(15),
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	dataf => \inst|program_counter|ALT_INV_tempIncr\(15),
	combout => \inst|inst2|output_signal[15]~15_combout\);

-- Location: FF_X42_Y12_N55
\inst|inst5|regs[15][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][15]~q\);

-- Location: FF_X42_Y10_N25
\inst|inst5|regs[13][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][15]~q\);

-- Location: FF_X45_Y10_N16
\inst|inst5|regs[14][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][15]~q\);

-- Location: LABCELL_X42_Y10_N24
\inst|inst5|Mux16~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux16~3_combout\ = ( \inst|inst5|regs[13][15]~q\ & ( \inst|inst5|regs[14][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[12][15]~q\) # (\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[15][15]~q\))) ) ) ) # ( !\inst|inst5|regs[13][15]~q\ & ( \inst|inst5|regs[14][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[12][15]~q\) # (\inst|instruction_r|t_Rx\(1))))) # 
-- (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[15][15]~q\ & (\inst|instruction_r|t_Rx\(1)))) ) ) ) # ( \inst|inst5|regs[13][15]~q\ & ( !\inst|inst5|regs[14][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1) & 
-- \inst|inst5|regs[12][15]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[15][15]~q\))) ) ) ) # ( !\inst|inst5|regs[13][15]~q\ & ( !\inst|inst5|regs[14][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (((!\inst|instruction_r|t_Rx\(1) & \inst|inst5|regs[12][15]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[15][15]~q\ & (\inst|instruction_r|t_Rx\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001001100011111000100001101110011010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][15]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_regs[12][15]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][15]~q\,
	dataf => \inst|inst5|ALT_INV_regs[14][15]~q\,
	combout => \inst|inst5|Mux16~3_combout\);

-- Location: FF_X45_Y10_N37
\inst|inst5|regs[10][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][15]~q\);

-- Location: FF_X40_Y11_N14
\inst|inst5|regs[11][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][15]~q\);

-- Location: FF_X43_Y11_N59
\inst|inst5|regs[8][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][15]~q\);

-- Location: MLABCELL_X47_Y12_N12
\inst|inst5|regs[9][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][15]~feeder_combout\ = ( \inst|inst5|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux0~0_combout\,
	combout => \inst|inst5|regs[9][15]~feeder_combout\);

-- Location: FF_X47_Y12_N13
\inst|inst5|regs[9][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][15]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][15]~q\);

-- Location: LABCELL_X40_Y11_N18
\inst|inst5|Mux16~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux16~2_combout\ = ( \inst|inst5|regs[9][15]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[11][15]~q\) ) ) ) # ( !\inst|inst5|regs[9][15]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( 
-- (\inst|inst5|regs[11][15]~q\ & \inst|instruction_r|t_Rx\(1)) ) ) ) # ( \inst|inst5|regs[9][15]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[8][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[10][15]~q\)) ) ) ) # ( !\inst|inst5|regs[9][15]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[8][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[10][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][15]~q\,
	datab => \inst|inst5|ALT_INV_regs[11][15]~q\,
	datac => \inst|inst5|ALT_INV_regs[8][15]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[9][15]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux16~2_combout\);

-- Location: FF_X43_Y11_N29
\inst|inst5|regs[0][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][15]~q\);

-- Location: FF_X45_Y14_N44
\inst|inst5|regs[3][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][15]~q\);

-- Location: FF_X45_Y14_N17
\inst|inst5|regs[1][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][15]~q\);

-- Location: FF_X47_Y10_N59
\inst|inst5|regs[2][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][15]~q\);

-- Location: LABCELL_X45_Y14_N15
\inst|inst5|Mux16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux16~0_combout\ = ( \inst|inst5|regs[1][15]~q\ & ( \inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[0][15]~q\))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[3][15]~q\)))) ) ) ) # ( !\inst|inst5|regs[1][15]~q\ & ( \inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[0][15]~q\))) # 
-- (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[3][15]~q\ & \inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[1][15]~q\ & ( !\inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[0][15]~q\ & 
-- ((!\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[3][15]~q\)))) ) ) ) # ( !\inst|inst5|regs[1][15]~q\ & ( !\inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[0][15]~q\ & ((!\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[3][15]~q\ & \inst|instruction_r|t_Rx\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000011011101110000001101000100110011110111011111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][15]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datac => \inst|inst5|ALT_INV_regs[3][15]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[1][15]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][15]~q\,
	combout => \inst|inst5|Mux16~0_combout\);

-- Location: LABCELL_X45_Y11_N9
\inst|inst5|regs[6][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][15]~feeder_combout\ = ( \inst|inst5|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux0~0_combout\,
	combout => \inst|inst5|regs[6][15]~feeder_combout\);

-- Location: FF_X45_Y11_N11
\inst|inst5|regs[6][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][15]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][15]~q\);

-- Location: LABCELL_X40_Y10_N3
\inst|inst5|regs[4][15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[4][15]~feeder_combout\ = ( \inst|inst5|Mux0~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux0~0_combout\,
	combout => \inst|inst5|regs[4][15]~feeder_combout\);

-- Location: FF_X40_Y10_N4
\inst|inst5|regs[4][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[4][15]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][15]~q\);

-- Location: FF_X42_Y8_N38
\inst|inst5|regs[5][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][15]~q\);

-- Location: FF_X42_Y8_N35
\inst|inst5|regs[7][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][15]~q\);

-- Location: LABCELL_X42_Y8_N36
\inst|inst5|Mux16~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux16~1_combout\ = ( \inst|inst5|regs[5][15]~q\ & ( \inst|inst5|regs[7][15]~q\ & ( ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][15]~q\))) # 
-- (\inst|instruction_r|t_Rx\(0)) ) ) ) # ( !\inst|inst5|regs[5][15]~q\ & ( \inst|inst5|regs[7][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[6][15]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[5][15]~q\ & ( !\inst|inst5|regs[7][15]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][15]~q\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|regs[5][15]~q\ & ( !\inst|inst5|regs[7][15]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][15]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_regs[6][15]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_regs[4][15]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][15]~q\,
	dataf => \inst|inst5|ALT_INV_regs[7][15]~q\,
	combout => \inst|inst5|Mux16~1_combout\);

-- Location: LABCELL_X42_Y10_N18
\inst|inst5|Mux16~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux16~4_combout\ = ( \inst|inst5|Mux16~0_combout\ & ( \inst|inst5|Mux16~1_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux16~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|Mux16~3_combout\))) ) ) ) # ( !\inst|inst5|Mux16~0_combout\ & ( \inst|inst5|Mux16~1_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|instruction_r|t_Rx\(2))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux16~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux16~3_combout\)))) ) ) ) # ( \inst|inst5|Mux16~0_combout\ & ( !\inst|inst5|Mux16~1_combout\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ 
-- & (!\inst|instruction_r|t_Rx\(2))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux16~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux16~3_combout\)))) ) ) ) # ( 
-- !\inst|inst5|Mux16~0_combout\ & ( !\inst|inst5|Mux16~1_combout\ & ( (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|Mux16~2_combout\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|Mux16~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_Mux16~3_combout\,
	datad => \inst|inst5|ALT_INV_Mux16~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux16~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux16~1_combout\,
	combout => \inst|inst5|Mux16~4_combout\);

-- Location: LABCELL_X37_Y12_N36
\inst|op1|reg_out~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~17_combout\ = ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst5|Mux32~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|instruction_r|t_Operand\(15))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((\inst|inst2|output_signal[15]~15_combout\))) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst5|Mux32~4_combout\ & ( (\inst|inst5|Mux16~4_combout\) # (\inst|inst1|alu_op1_sel[1]~2_combout\) ) ) ) # ( \inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- ( !\inst|inst5|Mux32~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|instruction_r|t_Operand\(15))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|inst2|output_signal[15]~15_combout\))) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ 
-- & ( !\inst|inst5|Mux32~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & \inst|inst5|Mux16~4_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000010100110101001100001111111111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(15),
	datab => \inst|inst2|ALT_INV_output_signal[15]~15_combout\,
	datac => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux16~4_combout\,
	datae => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst|inst5|ALT_INV_Mux32~4_combout\,
	combout => \inst|op1|reg_out~17_combout\);

-- Location: FF_X37_Y12_N38
\inst|op1|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~17_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(15));

-- Location: M10K_X41_Y12_N0
\inst|inst7|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "pc_test:inst|data_mem:inst7|altsyncram:altsyncram_component|altsyncram_q6j1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 4096,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \inst|inst1|data_mem_wren~2_combout\,
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|inst7|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y12_N18
\inst|inst5|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux0~0_combout\ = ( \inst|inst3|Mux0~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(15) & ( ((\inst|instruction_r|t_Operand\(15) & !\inst|inst5|Mux2~0_combout\)) # (\inst|inst5|Mux2~1_combout\) ) ) ) # ( 
-- !\inst|inst3|Mux0~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst|inst5|Mux2~0_combout\ & ((\inst|instruction_r|t_Operand\(15)) # (\inst|inst5|Mux2~1_combout\))) ) ) ) # ( \inst|inst3|Mux0~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst|inst5|Mux2~1_combout\ & (\inst|instruction_r|t_Operand\(15) & !\inst|inst5|Mux2~0_combout\)) # (\inst|inst5|Mux2~1_combout\ & ((\inst|inst5|Mux2~0_combout\))) ) ) ) # ( 
-- !\inst|inst3|Mux0~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(15) & ( (!\inst|inst5|Mux2~1_combout\ & (\inst|instruction_r|t_Operand\(15) & !\inst|inst5|Mux2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001001010010010101110000011100000111010101110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux2~1_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(15),
	datac => \inst|inst5|ALT_INV_Mux2~0_combout\,
	datae => \inst|inst3|ALT_INV_Mux0~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(15),
	combout => \inst|inst5|Mux0~0_combout\);

-- Location: FF_X42_Y12_N31
\inst|inst5|regs[12][15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux0~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][15]~q\);

-- Location: LABCELL_X45_Y10_N15
\inst|inst5|Mux32~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux32~3_combout\ = ( \inst|inst5|regs[14][15]~q\ & ( \inst|inst5|regs[15][15]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][15]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[14][15]~q\ & ( \inst|inst5|regs[15][15]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[13][15]~q\))))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))))) ) ) ) # ( \inst|inst5|regs[14][15]~q\ & ( !\inst|inst5|regs[15][15]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[12][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][15]~q\))))) # (\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0))))) ) ) ) # ( !\inst|inst5|regs[14][15]~q\ & ( !\inst|inst5|regs[15][15]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[12][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[13][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[12][15]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_regs[13][15]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][15]~q\,
	dataf => \inst|inst5|ALT_INV_regs[15][15]~q\,
	combout => \inst|inst5|Mux32~3_combout\);

-- Location: LABCELL_X40_Y11_N12
\inst|inst5|Mux32~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux32~2_combout\ = ( \inst|inst5|regs[11][15]~q\ & ( \inst|instruction_r|t_Rz\(1) & ( (\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[10][15]~q\) ) ) ) # ( !\inst|inst5|regs[11][15]~q\ & ( \inst|instruction_r|t_Rz\(1) & ( 
-- (\inst|inst5|regs[10][15]~q\ & !\inst|instruction_r|t_Rz\(0)) ) ) ) # ( \inst|inst5|regs[11][15]~q\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[8][15]~q\))) # (\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[9][15]~q\)) ) ) ) # ( !\inst|inst5|regs[11][15]~q\ & ( !\inst|instruction_r|t_Rz\(1) & ( (!\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[8][15]~q\))) # (\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[9][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][15]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][15]~q\,
	datac => \inst|inst5|ALT_INV_regs[8][15]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst5|ALT_INV_regs[11][15]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(1),
	combout => \inst|inst5|Mux32~2_combout\);

-- Location: LABCELL_X42_Y8_N33
\inst|inst5|Mux32~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux32~1_combout\ = ( \inst|inst5|regs[7][15]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|regs[5][15]~q\) ) ) ) # ( !\inst|inst5|regs[7][15]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( 
-- (\inst|inst5|regs[5][15]~q\ & !\inst|instruction_r|t_Rz\(1)) ) ) ) # ( \inst|inst5|regs[7][15]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[6][15]~q\)) ) ) ) # ( !\inst|inst5|regs[7][15]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[4][15]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[6][15]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001101010101000000000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][15]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][15]~q\,
	datac => \inst|inst5|ALT_INV_regs[4][15]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|inst5|ALT_INV_regs[7][15]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux32~1_combout\);

-- Location: LABCELL_X45_Y14_N42
\inst|inst5|Mux32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux32~0_combout\ = ( \inst|inst5|regs[3][15]~q\ & ( \inst|inst5|regs[2][15]~q\ & ( ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[1][15]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[3][15]~q\ & ( \inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & 
-- ((\inst|inst5|regs[1][15]~q\))))) # (\inst|instruction_r|t_Rz\(1) & (!\inst|instruction_r|t_Rz\(0))) ) ) ) # ( \inst|inst5|regs[3][15]~q\ & ( !\inst|inst5|regs[2][15]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & 
-- (\inst|inst5|regs[0][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[1][15]~q\))))) # (\inst|instruction_r|t_Rz\(1) & (\inst|instruction_r|t_Rz\(0))) ) ) ) # ( !\inst|inst5|regs[3][15]~q\ & ( !\inst|inst5|regs[2][15]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(1) & ((!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|regs[0][15]~q\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|regs[1][15]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_regs[0][15]~q\,
	datad => \inst|inst5|ALT_INV_regs[1][15]~q\,
	datae => \inst|inst5|ALT_INV_regs[3][15]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][15]~q\,
	combout => \inst|inst5|Mux32~0_combout\);

-- Location: LABCELL_X42_Y12_N33
\inst|inst5|Mux32~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux32~4_combout\ = ( \inst|inst5|Mux32~1_combout\ & ( \inst|inst5|Mux32~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3)) # ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux32~2_combout\))) # (\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|Mux32~3_combout\))) ) ) ) # ( !\inst|inst5|Mux32~1_combout\ & ( \inst|inst5|Mux32~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|Mux32~2_combout\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux32~3_combout\)))) ) ) ) # ( \inst|inst5|Mux32~1_combout\ & ( !\inst|inst5|Mux32~0_combout\ & ( (!\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) # 
-- (\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux32~2_combout\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux32~3_combout\)))) ) ) ) # ( !\inst|inst5|Mux32~1_combout\ & ( !\inst|inst5|Mux32~0_combout\ & ( 
-- (\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux32~2_combout\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux32~3_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_Mux32~3_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|inst5|ALT_INV_Mux32~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux32~1_combout\,
	dataf => \inst|inst5|ALT_INV_Mux32~0_combout\,
	combout => \inst|inst5|Mux32~4_combout\);

-- Location: LABCELL_X37_Y12_N54
\inst|op2|reg_out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op2|reg_out~16_combout\ = ( \inst|inst1|alu_op2_sel[1]~3_combout\ & ( \inst|inst5|Mux16~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux32~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & 
-- ((\inst|inst2|output_signal[15]~15_combout\))) ) ) ) # ( !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( \inst|inst5|Mux16~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\) # (\inst|instruction_r|t_Operand\(15)) ) ) ) # ( 
-- \inst|inst1|alu_op2_sel[1]~3_combout\ & ( !\inst|inst5|Mux16~4_combout\ & ( (!\inst|inst1|alu_op2_sel[0]~0_combout\ & (\inst|inst5|Mux32~4_combout\)) # (\inst|inst1|alu_op2_sel[0]~0_combout\ & ((\inst|inst2|output_signal[15]~15_combout\))) ) ) ) # ( 
-- !\inst|inst1|alu_op2_sel[1]~3_combout\ & ( !\inst|inst5|Mux16~4_combout\ & ( (\inst|instruction_r|t_Operand\(15) & \inst|inst1|alu_op2_sel[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100000011111111110101111101010011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(15),
	datab => \inst|inst5|ALT_INV_Mux32~4_combout\,
	datac => \inst|inst1|ALT_INV_alu_op2_sel[0]~0_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[15]~15_combout\,
	datae => \inst|inst1|ALT_INV_alu_op2_sel[1]~3_combout\,
	dataf => \inst|inst5|ALT_INV_Mux16~4_combout\,
	combout => \inst|op2|reg_out~16_combout\);

-- Location: FF_X37_Y12_N56
\inst|op2|reg_out[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~16_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out\(15));

-- Location: FF_X37_Y12_N55
\inst|op2|reg_out[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op2|reg_out~16_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op2|reg_out[14]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op2|reg_out[15]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y9_N48
\inst|inst3|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Add0~57_sumout\ = SUM(( \inst|op2|reg_out[15]~DUPLICATE_q\ ) + ( !\inst|op1|reg_out\(15) $ (((!\inst|inst1|Mux17~0_combout\) # ((!\inst|instruction_r|t_Am\(0)) # (!\inst|inst1|state.T3~q\)))) ) + ( \inst|inst3|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111100000000100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux17~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op2|ALT_INV_reg_out[15]~DUPLICATE_q\,
	dataf => \inst|op1|ALT_INV_reg_out\(15),
	cin => \inst|inst3|Add0~62\,
	sumout => \inst|inst3|Add0~57_sumout\);

-- Location: LABCELL_X40_Y9_N54
\inst|inst3|Mux0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux0~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~57_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|inst1|alu_op[0]~0_combout\ & (\inst|op2|reg_out\(15) & 
-- (\inst|op1|reg_out\(15)))) # (\inst|inst1|alu_op[0]~0_combout\ & (((\inst|op1|reg_out\(15))) # (\inst|op2|reg_out\(15)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|alu_op[0]~0_combout\ & (((!\inst|inst1|Selector3~0_combout\ & 
-- ((\inst|inst3|Mux0~0_combout\))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(15)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000011111111000010100000101000010111000101110010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datab => \inst|op2|ALT_INV_reg_out\(15),
	datac => \inst|inst3|ALT_INV_Mux0~0_combout\,
	datad => \inst|inst3|ALT_INV_Add0~57_sumout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|op1|ALT_INV_reg_out\(15),
	combout => \inst|inst3|Mux0~0_combout\);

-- Location: LABCELL_X40_Y9_N24
\inst|inst3|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|Mux11~0_combout\ = ( !\inst|inst1|Selector2~1_combout\ & ( (!\inst|inst1|Selector3~0_combout\ & ((((\inst|inst3|Add0~9_sumout\))))) # (\inst|inst1|Selector3~0_combout\ & ((!\inst|op2|reg_out\(4) & (\inst|op1|reg_out\(4) & 
-- ((\inst|inst1|alu_op[0]~0_combout\)))) # (\inst|op2|reg_out\(4) & (((\inst|inst1|alu_op[0]~0_combout\)) # (\inst|op1|reg_out\(4)))))) ) ) # ( \inst|inst1|Selector2~1_combout\ & ( ((!\inst|inst1|alu_op[0]~0_combout\ & ((!\inst|inst1|Selector3~0_combout\ & 
-- ((\inst|inst3|Mux11~0_combout\))) # (\inst|inst1|Selector3~0_combout\ & (\inst|op2|reg_out\(4)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000011110000000000010001011101110101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op2|ALT_INV_reg_out\(4),
	datab => \inst|op1|ALT_INV_reg_out\(4),
	datac => \inst|inst3|ALT_INV_Mux11~0_combout\,
	datad => \inst|inst1|ALT_INV_alu_op[0]~0_combout\,
	datae => \inst|inst1|ALT_INV_Selector2~1_combout\,
	dataf => \inst|inst1|ALT_INV_Selector3~0_combout\,
	datag => \inst|inst3|ALT_INV_Add0~9_sumout\,
	combout => \inst|inst3|Mux11~0_combout\);

-- Location: LABCELL_X40_Y7_N51
\inst|inst3|z_flag~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~5_combout\ = ( !\inst|inst3|Mux5~0_combout\ & ( (!\inst|inst3|Mux0~0_combout\ & !\inst|inst3|Mux11~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000000000000000000011000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_Mux0~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux11~0_combout\,
	datae => \inst|inst3|ALT_INV_Mux5~0_combout\,
	combout => \inst|inst3|z_flag~5_combout\);

-- Location: LABCELL_X37_Y12_N0
\inst|inst3|z_flag~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~4_combout\ = ( !\inst|inst3|Mux3~0_combout\ & ( (!\inst|inst3|Mux2~0_combout\ & !\inst|inst3|Mux4~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_Mux2~0_combout\,
	datac => \inst|inst3|ALT_INV_Mux4~0_combout\,
	dataf => \inst|inst3|ALT_INV_Mux3~0_combout\,
	combout => \inst|inst3|z_flag~4_combout\);

-- Location: LABCELL_X42_Y9_N57
\inst|inst3|z_flag~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst3|z_flag~2_combout\ = ( \inst|inst3|z_flag~5_combout\ & ( \inst|inst3|z_flag~4_combout\ & ( (\inst|inst3|z_flag~3_combout\ & (((\inst|inst3|z_flag~1_combout\ & \inst|inst3|z_flag~0_combout\)) # (\inst|inst3|z_flag~6_combout\))) ) ) ) # ( 
-- !\inst|inst3|z_flag~5_combout\ & ( \inst|inst3|z_flag~4_combout\ & ( (\inst|inst3|z_flag~3_combout\ & \inst|inst3|z_flag~6_combout\) ) ) ) # ( \inst|inst3|z_flag~5_combout\ & ( !\inst|inst3|z_flag~4_combout\ & ( (\inst|inst3|z_flag~3_combout\ & 
-- \inst|inst3|z_flag~6_combout\) ) ) ) # ( !\inst|inst3|z_flag~5_combout\ & ( !\inst|inst3|z_flag~4_combout\ & ( (\inst|inst3|z_flag~3_combout\ & \inst|inst3|z_flag~6_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst3|ALT_INV_z_flag~3_combout\,
	datab => \inst|inst3|ALT_INV_z_flag~1_combout\,
	datac => \inst|inst3|ALT_INV_z_flag~6_combout\,
	datad => \inst|inst3|ALT_INV_z_flag~0_combout\,
	datae => \inst|inst3|ALT_INV_z_flag~5_combout\,
	dataf => \inst|inst3|ALT_INV_z_flag~4_combout\,
	combout => \inst|inst3|z_flag~2_combout\);

-- Location: FF_X42_Y9_N59
\inst|inst3|z_flag\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst3|z_flag~2_combout\,
	clrn => \inst|inst1|state.T0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst3|z_flag~q\);

-- Location: MLABCELL_X39_Y6_N18
\inst|inst1|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector0~0_combout\ = ( \inst|instruction_r|t_OP\(3) & ( \inst|instruction_r|t_Am\(1) & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ ) ) ) # ( \inst|instruction_r|t_OP\(3) & ( !\inst|instruction_r|t_Am\(1) & ( 
-- (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\) # (\inst|inst3|z_flag~q\) ) ) ) # ( !\inst|instruction_r|t_OP\(3) & ( !\inst|instruction_r|t_Am\(1) & ( (\inst|inst3|z_flag~q\ & \inst|instruction_r|t_OP[2]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst3|ALT_INV_z_flag~q\,
	datac => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datae => \inst|instruction_r|ALT_INV_t_OP\(3),
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|Selector0~0_combout\);

-- Location: MLABCELL_X39_Y6_N12
\inst|inst1|Selector0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector0~1_combout\ = ( \inst|instruction_r|t_Am\(0) & ( \inst|inst1|Selector4~0_combout\ & ( (((\inst|inst1|state.T3~q\ & \inst|inst1|Selector0~0_combout\)) # (\inst|instruction_r|t_Operand[6]~0_combout\)) # (\inst|inst1|state.T1~q\) ) ) ) # 
-- ( !\inst|instruction_r|t_Am\(0) & ( \inst|inst1|Selector4~0_combout\ & ( (\inst|instruction_r|t_Operand[6]~0_combout\) # (\inst|inst1|state.T1~q\) ) ) ) # ( \inst|instruction_r|t_Am\(0) & ( !\inst|inst1|Selector4~0_combout\ & ( 
-- (\inst|instruction_r|t_Operand[6]~0_combout\) # (\inst|inst1|state.T1~q\) ) ) ) # ( !\inst|instruction_r|t_Am\(0) & ( !\inst|inst1|Selector4~0_combout\ & ( (\inst|instruction_r|t_Operand[6]~0_combout\) # (\inst|inst1|state.T1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111001111110011111100111111001111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_state.T1~q\,
	datac => \inst|instruction_r|ALT_INV_t_Operand[6]~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector0~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Am\(0),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst1|Selector0~1_combout\);

-- Location: FF_X42_Y14_N53
\inst|program_counter|tempAddress[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[7]~7_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(7));

-- Location: LABCELL_X27_Y9_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\ & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a96~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a112~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X27_Y9_N18
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a32~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011010101100001011101000010101000111111011010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X27_Y9_N48
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X27_Y9_N12
\inst|instruction_r|t_Rx[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_Rx[0]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_Rx[0]~feeder_combout\);

-- Location: FF_X27_Y9_N13
\inst|instruction_r|t_Rx[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_Rx[0]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rx\(0));

-- Location: LABCELL_X46_Y9_N42
\inst|inst5|Mux24~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux24~2_combout\ = ( \inst|inst5|regs[10][7]~q\ & ( \inst|inst5|regs[2][7]~q\ & ( (!\inst|instruction_r|t_Rx\(2)) # ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[6][7]~q\))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (\inst|inst5|regs[14][7]~q\))) ) ) ) # ( !\inst|inst5|regs[10][7]~q\ & ( \inst|inst5|regs[2][7]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((!\inst|instruction_r|t_Rx\(2)) # (\inst|inst5|regs[6][7]~q\)))) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[14][7]~q\ & ((\inst|instruction_r|t_Rx\(2))))) ) ) ) # ( \inst|inst5|regs[10][7]~q\ & ( !\inst|inst5|regs[2][7]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((\inst|inst5|regs[6][7]~q\ 
-- & \inst|instruction_r|t_Rx\(2))))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((!\inst|instruction_r|t_Rx\(2))) # (\inst|inst5|regs[14][7]~q\))) ) ) ) # ( !\inst|inst5|regs[10][7]~q\ & ( !\inst|inst5|regs[2][7]~q\ & ( (\inst|instruction_r|t_Rx\(2) & 
-- ((!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[6][7]~q\))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[14][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[14][7]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][7]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datae => \inst|inst5|ALT_INV_regs[10][7]~q\,
	dataf => \inst|inst5|ALT_INV_regs[2][7]~q\,
	combout => \inst|inst5|Mux24~2_combout\);

-- Location: LABCELL_X45_Y12_N54
\inst|inst5|Mux24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux24~0_combout\ = ( \inst|inst5|regs[4][7]~q\ & ( \inst|inst5|regs[0][7]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & 
-- (\inst|inst5|regs[12][7]~q\))) ) ) ) # ( !\inst|inst5|regs[4][7]~q\ & ( \inst|inst5|regs[0][7]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (((!\inst|instruction_r|t_Rx\(2))))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[12][7]~q\)))) ) ) ) # ( \inst|inst5|regs[4][7]~q\ & ( !\inst|inst5|regs[0][7]~q\ & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & 
-- (((\inst|instruction_r|t_Rx\(2))))) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[12][7]~q\)))) ) ) ) # ( !\inst|inst5|regs[4][7]~q\ & ( 
-- !\inst|inst5|regs[0][7]~q\ & ( (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[8][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[12][7]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001000001011011101110101111000100011010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_regs[12][7]~q\,
	datac => \inst|inst5|ALT_INV_regs[8][7]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datae => \inst|inst5|ALT_INV_regs[4][7]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][7]~q\,
	combout => \inst|inst5|Mux24~0_combout\);

-- Location: MLABCELL_X47_Y9_N48
\inst|inst5|Mux24~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux24~3_combout\ = ( \inst|inst5|regs[7][7]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) # (\inst|inst5|regs[15][7]~q\) ) ) ) # ( !\inst|inst5|regs[7][7]~q\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|inst5|regs[15][7]~q\ & \inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) ) # ( \inst|inst5|regs[7][7]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][7]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][7]~q\))) ) ) ) # ( !\inst|inst5|regs[7][7]~q\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|regs[3][7]~q\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|regs[11][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][7]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][7]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datad => \inst|inst5|ALT_INV_regs[11][7]~q\,
	datae => \inst|inst5|ALT_INV_regs[7][7]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux24~3_combout\);

-- Location: MLABCELL_X47_Y13_N18
\inst|inst5|Mux24~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux24~1_combout\ = ( \inst|inst5|regs[5][7]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[9][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[13][7]~q\)) ) ) ) # ( 
-- !\inst|inst5|regs[5][7]~q\ & ( \inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & ((\inst|inst5|regs[9][7]~q\))) # (\inst|instruction_r|t_Rx\(2) & (\inst|inst5|regs[13][7]~q\)) ) ) ) # ( \inst|inst5|regs[5][7]~q\ & ( 
-- !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (\inst|inst5|regs[1][7]~q\) # (\inst|instruction_r|t_Rx\(2)) ) ) ) # ( !\inst|inst5|regs[5][7]~q\ & ( !\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_Rx\(2) & \inst|inst5|regs[1][7]~q\) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][7]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(2),
	datac => \inst|inst5|ALT_INV_regs[1][7]~q\,
	datad => \inst|inst5|ALT_INV_regs[9][7]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][7]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	combout => \inst|inst5|Mux24~1_combout\);

-- Location: LABCELL_X48_Y9_N51
\inst|inst5|Mux24~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux24~4_combout\ = ( \inst|inst5|Mux24~3_combout\ & ( \inst|inst5|Mux24~1_combout\ & ( ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux24~0_combout\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux24~2_combout\))) # 
-- (\inst|instruction_r|t_Rx\(0)) ) ) ) # ( !\inst|inst5|Mux24~3_combout\ & ( \inst|inst5|Mux24~1_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux24~0_combout\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|Mux24~2_combout\)))) # (\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|Mux24~3_combout\ & ( !\inst|inst5|Mux24~1_combout\ & ( (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & 
-- ((\inst|inst5|Mux24~0_combout\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux24~2_combout\)))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|instruction_r|t_Rx\(1))))) ) ) ) # ( !\inst|inst5|Mux24~3_combout\ & ( !\inst|inst5|Mux24~1_combout\ & ( 
-- (!\inst|instruction_r|t_Rx\(0) & ((!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|Mux24~0_combout\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|Mux24~2_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datab => \inst|inst5|ALT_INV_Mux24~2_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|inst5|ALT_INV_Mux24~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux24~3_combout\,
	dataf => \inst|inst5|ALT_INV_Mux24~1_combout\,
	combout => \inst|inst5|Mux24~4_combout\);

-- Location: MLABCELL_X39_Y10_N54
\inst|op1|reg_out~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~16_combout\ = ( \inst|instruction_r|t_Operand\(7) & ( \inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux24~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((\inst|inst2|output_signal[7]~7_combout\)))) ) ) ) # ( !\inst|instruction_r|t_Operand\(7) & ( \inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux24~4_combout\)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((\inst|inst2|output_signal[7]~7_combout\)))) ) ) ) # ( \inst|instruction_r|t_Operand\(7) & 
-- ( !\inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux24~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst2|output_signal[7]~7_combout\))) ) ) ) # ( !\inst|instruction_r|t_Operand\(7) & ( !\inst|inst5|Mux40~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux24~4_combout\)))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst2|output_signal[7]~7_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst|inst2|ALT_INV_output_signal[7]~7_combout\,
	datad => \inst|inst5|ALT_INV_Mux24~4_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(7),
	dataf => \inst|inst5|ALT_INV_Mux40~4_combout\,
	combout => \inst|op1|reg_out~16_combout\);

-- Location: FF_X39_Y10_N56
\inst|op1|reg_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~16_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(7));

-- Location: LABCELL_X42_Y14_N57
\inst|inst2|output_signal[7]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[7]~7_combout\ = ( \inst|program_counter|tempIncr\(7) & ( (!\inst|inst1|Mux13~0_combout\) # ((!\inst|inst1|Selector4~0_combout\) # ((!\inst|inst1|state.T3~q\) # (\inst|op1|reg_out\(7)))) ) ) # ( !\inst|program_counter|tempIncr\(7) 
-- & ( (\inst|inst1|Mux13~0_combout\ & (\inst|inst1|Selector4~0_combout\ & (\inst|inst1|state.T3~q\ & \inst|op1|reg_out\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111110111111111111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|op1|ALT_INV_reg_out\(7),
	dataf => \inst|program_counter|ALT_INV_tempIncr\(7),
	combout => \inst|inst2|output_signal[7]~7_combout\);

-- Location: FF_X42_Y14_N52
\inst|program_counter|tempAddress[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[7]~7_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress[7]~DUPLICATE_q\);

-- Location: M10K_X26_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y15_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y20_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00722080402",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y16_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\ & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a45\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a13\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a29\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a61\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111001100110100011111001100010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a29\,
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a61\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a45\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a13\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

-- Location: M10K_X49_Y14_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

-- Location: FF_X42_Y13_N10
\inst|program_counter|tempAddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(5));

-- Location: M10K_X49_Y13_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y17_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y16_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a93\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a77\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a109\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a125\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011110001001101010111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a125\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a109\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a93\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a77\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y16_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X43_Y16_N3
\inst|instruction_r|t_OP[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_OP[5]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_OP[5]~feeder_combout\);

-- Location: FF_X43_Y16_N4
\inst|instruction_r|t_OP[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[5]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(5));

-- Location: LABCELL_X43_Y13_N36
\inst|inst1|ld_r~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|ld_r~0_combout\ = ( \inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(3) & (\inst|instruction_r|t_OP\(0) & (\inst|instruction_r|t_OP\(5) & \inst|instruction_r|t_OP\(1)))) ) ) 
-- ) # ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(5) & !\inst|instruction_r|t_OP\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(5),
	datad => \inst|instruction_r|ALT_INV_t_OP\(1),
	datae => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|inst1|ld_r~0_combout\);

-- Location: LABCELL_X43_Y12_N48
\inst|inst1|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux9~0_combout\ = ( \inst|inst1|ld_r~0_combout\ & ( \inst|instruction_r|t_Am\(1) & ( (\inst|inst1|Equal13~0_combout\) # (\inst|instruction_r|t_Am\(0)) ) ) ) # ( !\inst|inst1|ld_r~0_combout\ & ( \inst|instruction_r|t_Am\(1) & ( 
-- (!\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal13~0_combout\) ) ) ) # ( \inst|inst1|ld_r~0_combout\ & ( !\inst|instruction_r|t_Am\(1) & ( (\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal13~0_combout\) ) ) ) # ( !\inst|inst1|ld_r~0_combout\ & ( 
-- !\inst|instruction_r|t_Am\(1) & ( (\inst|instruction_r|t_Am\(0) & \inst|inst1|Equal13~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(0),
	datac => \inst|inst1|ALT_INV_Equal13~0_combout\,
	datae => \inst|inst1|ALT_INV_ld_r~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|Mux9~0_combout\);

-- Location: LABCELL_X43_Y11_N48
\inst|inst1|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux14~1_combout\ = ( \inst|instruction_r|t_Am\(1) & ( \inst|inst1|Mux14~0_combout\ & ( (\inst|instruction_r|t_Am\(0)) # (\inst|inst1|Equal13~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Am\(1) & ( \inst|inst1|Mux14~0_combout\ & ( 
-- (\inst|inst1|Mux10~2_combout\ & \inst|instruction_r|t_Am\(0)) ) ) ) # ( \inst|instruction_r|t_Am\(1) & ( !\inst|inst1|Mux14~0_combout\ & ( (\inst|inst1|Equal13~0_combout\ & !\inst|instruction_r|t_Am\(0)) ) ) ) # ( !\inst|instruction_r|t_Am\(1) & ( 
-- !\inst|inst1|Mux14~0_combout\ & ( (\inst|inst1|Mux10~2_combout\ & \inst|instruction_r|t_Am\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000000000000000010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~2_combout\,
	datab => \inst|inst1|ALT_INV_Equal13~0_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Am\(0),
	datae => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|inst1|ALT_INV_Mux14~0_combout\,
	combout => \inst|inst1|Mux14~1_combout\);

-- Location: LABCELL_X45_Y8_N51
\inst|inst5|Mux9~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~2_combout\ = ( \inst|inst1|Mux14~1_combout\ & ( (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux9~0_combout\) # ((!\inst|inst1|Mux10~1_combout\ & !\inst|inst1|Mux10~0_combout\)))) ) ) # ( !\inst|inst1|Mux14~1_combout\ & ( 
-- (\inst|inst1|state.T3~q\ & (!\inst|inst1|Mux9~0_combout\ & ((\inst|inst1|Mux10~0_combout\) # (\inst|inst1|Mux10~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000110000001100100011000000010000001100000011001000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux9~0_combout\,
	datad => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst1|ALT_INV_Mux14~1_combout\,
	combout => \inst|inst5|Mux9~2_combout\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: FF_X43_Y9_N38
\inst|inst9|sip_r[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[6]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(6));

-- Location: LABCELL_X43_Y9_N36
\inst|inst5|Mux9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~1_combout\ = ( \inst|inst9|sip_r\(6) & ( \inst|inst3|Mux9~0_combout\ ) ) # ( !\inst|inst9|sip_r\(6) & ( \inst|inst3|Mux9~0_combout\ & ( (((!\inst|inst1|state.T3~q\) # (\inst|inst1|Mux10~0_combout\)) # (\inst|inst5|Mux10~1_combout\)) # 
-- (\inst|inst1|Mux10~1_combout\) ) ) ) # ( \inst|inst9|sip_r\(6) & ( !\inst|inst3|Mux9~0_combout\ & ( (!\inst|inst1|Mux10~1_combout\ & (!\inst|inst5|Mux10~1_combout\ & (!\inst|inst1|Mux10~0_combout\ & \inst|inst1|state.T3~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000011111111011111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst9|ALT_INV_sip_r\(6),
	dataf => \inst|inst3|ALT_INV_Mux9~0_combout\,
	combout => \inst|inst5|Mux9~1_combout\);

-- Location: LABCELL_X46_Y11_N30
\inst|inst5|Mux9~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~3_combout\ = ( \inst|instruction_r|t_Operand\(6) & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(6) & ( ((!\inst|inst5|Mux10~0_combout\) # ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux9~1_combout\))) # 
-- (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|instruction_r|t_Operand\(6) & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(6) & ( ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux9~1_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|instruction_r|t_Operand\(6) & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(6) & ( (!\inst|inst5|Mux10~0_combout\) # ((\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux9~1_combout\)) ) ) ) # ( !\inst|instruction_r|t_Operand\(6) & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(6) & ( (\inst|inst5|Mux9~2_combout\ & \inst|inst5|Mux9~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111111110000001101010111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datac => \inst|inst5|ALT_INV_Mux9~1_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(6),
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(6),
	combout => \inst|inst5|Mux9~3_combout\);

-- Location: FF_X48_Y11_N38
\inst|inst5|regs[10][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[10][6]~q\);

-- Location: FF_X43_Y11_N4
\inst|inst5|regs[8][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[8][6]~q\);

-- Location: FF_X48_Y11_N8
\inst|inst5|regs[11][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[11][6]~q\);

-- Location: MLABCELL_X47_Y12_N39
\inst|inst5|regs[9][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[9][6]~feeder_combout\ = ( \inst|inst5|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux9~3_combout\,
	combout => \inst|inst5|regs[9][6]~feeder_combout\);

-- Location: FF_X47_Y12_N40
\inst|inst5|regs[9][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[9][6]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[9][6]~q\);

-- Location: LABCELL_X48_Y11_N6
\inst|inst5|Mux41~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux41~2_combout\ = ( \inst|inst5|regs[11][6]~q\ & ( \inst|inst5|regs[9][6]~q\ & ( ((!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[8][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[10][6]~q\))) # 
-- (\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|inst5|regs[11][6]~q\ & ( \inst|inst5|regs[9][6]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[8][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[10][6]~q\)))) # (\inst|instruction_r|t_Rz\(0) & (((!\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( \inst|inst5|regs[11][6]~q\ & ( !\inst|inst5|regs[9][6]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|regs[8][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[10][6]~q\)))) # (\inst|instruction_r|t_Rz\(0) & (((\inst|instruction_r|t_Rz\(1))))) ) ) ) # ( !\inst|inst5|regs[11][6]~q\ & ( !\inst|inst5|regs[9][6]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[8][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[10][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001111100011100110100111101000011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][6]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_regs[8][6]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][6]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][6]~q\,
	combout => \inst|inst5|Mux41~2_combout\);

-- Location: FF_X46_Y13_N11
\inst|inst5|regs[13][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[13][6]~q\);

-- Location: FF_X46_Y11_N32
\inst|inst5|regs[15][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[15][6]~q\);

-- Location: FF_X46_Y11_N58
\inst|inst5|regs[12][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[12][6]~q\);

-- Location: FF_X45_Y13_N4
\inst|inst5|regs[14][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[14][6]~q\);

-- Location: LABCELL_X45_Y13_N3
\inst|inst5|Mux41~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux41~3_combout\ = ( \inst|inst5|regs[14][6]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[13][6]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[15][6]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[14][6]~q\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[13][6]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[15][6]~q\))) ) ) ) # ( \inst|inst5|regs[14][6]~q\ & ( 
-- !\inst|instruction_r|t_Rz\(0) & ( (\inst|inst5|regs[12][6]~q\) # (\inst|instruction_r|t_Rz\(1)) ) ) ) # ( !\inst|inst5|regs[14][6]~q\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & \inst|inst5|regs[12][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100001100111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][6]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|inst5|ALT_INV_regs[15][6]~q\,
	datad => \inst|inst5|ALT_INV_regs[12][6]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][6]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux41~3_combout\);

-- Location: MLABCELL_X47_Y10_N3
\inst|inst5|regs[2][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[2][6]~feeder_combout\ = ( \inst|inst5|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux9~3_combout\,
	combout => \inst|inst5|regs[2][6]~feeder_combout\);

-- Location: FF_X47_Y10_N4
\inst|inst5|regs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[2][6]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[2][6]~q\);

-- Location: FF_X46_Y12_N29
\inst|inst5|regs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][6]~q\);

-- Location: FF_X46_Y13_N13
\inst|inst5|regs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[1][6]~q\);

-- Location: LABCELL_X46_Y10_N12
\inst|inst5|regs[3][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[3][6]~feeder_combout\ = ( \inst|inst5|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux9~3_combout\,
	combout => \inst|inst5|regs[3][6]~feeder_combout\);

-- Location: FF_X46_Y10_N13
\inst|inst5|regs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[3][6]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[3][6]~q\);

-- Location: LABCELL_X48_Y13_N57
\inst|inst5|Mux41~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux41~0_combout\ = ( \inst|inst5|regs[1][6]~q\ & ( \inst|inst5|regs[3][6]~q\ & ( ((!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[0][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[2][6]~q\))) # (\inst|instruction_r|t_Rz\(0)) 
-- ) ) ) # ( !\inst|inst5|regs[1][6]~q\ & ( \inst|inst5|regs[3][6]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((!\inst|instruction_r|t_Rz\(0) & \inst|inst5|regs[0][6]~q\)))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))) # 
-- (\inst|inst5|regs[2][6]~q\))) ) ) ) # ( \inst|inst5|regs[1][6]~q\ & ( !\inst|inst5|regs[3][6]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[0][6]~q\) # (\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|regs[2][6]~q\ & (!\inst|instruction_r|t_Rz\(0)))) ) ) ) # ( !\inst|inst5|regs[1][6]~q\ & ( !\inst|inst5|regs[3][6]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[0][6]~q\))) # 
-- (\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[2][6]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datab => \inst|inst5|ALT_INV_regs[2][6]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datad => \inst|inst5|ALT_INV_regs[0][6]~q\,
	datae => \inst|inst5|ALT_INV_regs[1][6]~q\,
	dataf => \inst|inst5|ALT_INV_regs[3][6]~q\,
	combout => \inst|inst5|Mux41~0_combout\);

-- Location: FF_X45_Y12_N17
\inst|inst5|regs[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[4][6]~q\);

-- Location: LABCELL_X45_Y11_N0
\inst|inst5|regs[6][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|regs[6][6]~feeder_combout\ = ( \inst|inst5|Mux9~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux9~3_combout\,
	combout => \inst|inst5|regs[6][6]~feeder_combout\);

-- Location: FF_X45_Y11_N1
\inst|inst5|regs[6][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst5|regs[6][6]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][6]~q\);

-- Location: FF_X45_Y11_N43
\inst|inst5|regs[7][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[7][6]~q\);

-- Location: FF_X47_Y13_N50
\inst|inst5|regs[5][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux9~3_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][6]~q\);

-- Location: LABCELL_X45_Y11_N42
\inst|inst5|Mux41~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux41~1_combout\ = ( \inst|inst5|regs[7][6]~q\ & ( \inst|inst5|regs[5][6]~q\ & ( ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[4][6]~q\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[6][6]~q\)))) # (\inst|instruction_r|t_Rz\(0)) 
-- ) ) ) # ( !\inst|inst5|regs[7][6]~q\ & ( \inst|inst5|regs[5][6]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (((\inst|instruction_r|t_Rz\(0))) # (\inst|inst5|regs[4][6]~q\))) # (\inst|instruction_r|t_Rz\(1) & (((\inst|inst5|regs[6][6]~q\ & 
-- !\inst|instruction_r|t_Rz\(0))))) ) ) ) # ( \inst|inst5|regs[7][6]~q\ & ( !\inst|inst5|regs[5][6]~q\ & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[4][6]~q\ & ((!\inst|instruction_r|t_Rz\(0))))) # (\inst|instruction_r|t_Rz\(1) & 
-- (((\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|regs[6][6]~q\)))) ) ) ) # ( !\inst|inst5|regs[7][6]~q\ & ( !\inst|inst5|regs[5][6]~q\ & ( (!\inst|instruction_r|t_Rz\(0) & ((!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|regs[4][6]~q\)) # 
-- (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|regs[6][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011100000000010001110011001101000111110011000100011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[4][6]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datac => \inst|inst5|ALT_INV_regs[6][6]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datae => \inst|inst5|ALT_INV_regs[7][6]~q\,
	dataf => \inst|inst5|ALT_INV_regs[5][6]~q\,
	combout => \inst|inst5|Mux41~1_combout\);

-- Location: LABCELL_X43_Y11_N39
\inst|inst5|Mux41~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux41~4_combout\ = ( \inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux41~1_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|Mux41~2_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux41~3_combout\))) ) ) ) # ( 
-- !\inst|instruction_r|t_Rz\(3) & ( \inst|inst5|Mux41~1_combout\ & ( (\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|Mux41~0_combout\) ) ) ) # ( \inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux41~1_combout\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|Mux41~2_combout\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|Mux41~3_combout\))) ) ) ) # ( !\inst|instruction_r|t_Rz\(3) & ( !\inst|inst5|Mux41~1_combout\ & ( (\inst|inst5|Mux41~0_combout\ & !\inst|instruction_r|t_Rz\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010011001100001111111111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux41~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux41~3_combout\,
	datac => \inst|inst5|ALT_INV_Mux41~0_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(3),
	dataf => \inst|inst5|ALT_INV_Mux41~1_combout\,
	combout => \inst|inst5|Mux41~4_combout\);

-- Location: MLABCELL_X39_Y13_N24
\inst|op1|reg_out~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~1_combout\ = ( \inst|inst5|Mux25~4_combout\ & ( \inst|inst2|output_signal[6]~0_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\)) # (\inst|instruction_r|t_Operand\(6)))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux41~4_combout\) # (\inst|inst1|alu_op1_sel[0]~0_combout\)))) ) ) ) # ( !\inst|inst5|Mux25~4_combout\ & ( \inst|inst2|output_signal[6]~0_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- (\inst|instruction_r|t_Operand\(6) & (\inst|inst1|alu_op1_sel[0]~0_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst5|Mux41~4_combout\) # (\inst|inst1|alu_op1_sel[0]~0_combout\)))) ) ) ) # ( \inst|inst5|Mux25~4_combout\ & ( 
-- !\inst|inst2|output_signal[6]~0_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\)) # (\inst|instruction_r|t_Operand\(6)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\ 
-- & \inst|inst5|Mux41~4_combout\)))) ) ) ) # ( !\inst|inst5|Mux25~4_combout\ & ( !\inst|inst2|output_signal[6]~0_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|instruction_r|t_Operand\(6) & (\inst|inst1|alu_op1_sel[0]~0_combout\))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\ & \inst|inst5|Mux41~4_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010101000101111001000000111010101111010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(6),
	datac => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux41~4_combout\,
	datae => \inst|inst5|ALT_INV_Mux25~4_combout\,
	dataf => \inst|inst2|ALT_INV_output_signal[6]~0_combout\,
	combout => \inst|op1|reg_out~1_combout\);

-- Location: FF_X39_Y13_N26
\inst|op1|reg_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~1_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(6));

-- Location: FF_X42_Y14_N16
\inst|program_counter|tempIncr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~1_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(6));

-- Location: LABCELL_X43_Y14_N3
\inst|inst2|output_signal[6]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[6]~0_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (((\inst|program_counter|tempIncr\(6))))) # (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux13~0_combout\ & (\inst|program_counter|tempIncr\(6))) # 
-- (\inst|inst1|Mux13~0_combout\ & ((\inst|op1|reg_out\(6)))))) ) ) # ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst|program_counter|ALT_INV_tempIncr\(6),
	datad => \inst|op1|ALT_INV_reg_out\(6),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[6]~0_combout\);

-- Location: FF_X43_Y14_N16
\inst|program_counter|tempAddress[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[6]~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress[6]~DUPLICATE_q\);

-- Location: M10K_X41_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y22_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00320084440",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y19_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a6~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a22~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000010110000000110101011101000010101101101010001111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

-- Location: M10K_X38_Y20_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y18_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

-- Location: M10K_X49_Y21_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

-- Location: LABCELL_X43_Y18_N48
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a86~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a118~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y18_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y18_N56
\inst|instruction_r|t_Rz[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rz\(2));

-- Location: MLABCELL_X47_Y11_N30
\inst|inst5|Mux42~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux42~1_combout\ = ( \inst|inst5|regs[13][5]~q\ & ( \inst|inst5|regs[9][5]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][5]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][5]~q\)))) # (\inst|instruction_r|t_Rz\(3)) 
-- ) ) ) # ( !\inst|inst5|regs[13][5]~q\ & ( \inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][5]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][5]~q\))))) # 
-- (\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(2))) ) ) ) # ( \inst|inst5|regs[13][5]~q\ & ( !\inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][5]~q\)) # 
-- (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][5]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (\inst|instruction_r|t_Rz\(2))) ) ) ) # ( !\inst|inst5|regs[13][5]~q\ & ( !\inst|inst5|regs[9][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][5]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][5]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst5|ALT_INV_regs[1][5]~q\,
	datad => \inst|inst5|ALT_INV_regs[5][5]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][5]~q\,
	combout => \inst|inst5|Mux42~1_combout\);

-- Location: LABCELL_X46_Y9_N12
\inst|inst5|Mux42~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux42~2_combout\ = ( \inst|inst5|regs[14][5]~q\ & ( \inst|inst5|regs[10][5]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[6][5]~q\))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[14][5]~q\ & ( \inst|inst5|regs[10][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[6][5]~q\)))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[14][5]~q\ & ( !\inst|inst5|regs[10][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[6][5]~q\)))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[14][5]~q\ & ( !\inst|inst5|regs[10][5]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[2][5]~q\))) # (\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[6][5]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100000011000111011100111111010001000011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][5]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[2][5]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[14][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[10][5]~q\,
	combout => \inst|inst5|Mux42~2_combout\);

-- Location: MLABCELL_X47_Y9_N30
\inst|inst5|Mux42~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux42~3_combout\ = ( \inst|inst5|regs[11][5]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[15][5]~q\) ) ) ) # ( !\inst|inst5|regs[11][5]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( 
-- (\inst|inst5|regs[15][5]~q\ & \inst|instruction_r|t_Rz\(2)) ) ) ) # ( \inst|inst5|regs[11][5]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][5]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[7][5]~q\))) ) ) ) # ( !\inst|inst5|regs[11][5]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][5]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[7][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][5]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][5]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|inst5|ALT_INV_regs[7][5]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][5]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Mux42~3_combout\);

-- Location: LABCELL_X45_Y12_N42
\inst|inst5|Mux42~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux42~0_combout\ = ( \inst|inst5|regs[12][5]~q\ & ( \inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[4][5]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[8][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[12][5]~q\ & ( \inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[4][5]~q\))) # 
-- (\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[8][5]~q\ & !\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[12][5]~q\ & ( !\inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[4][5]~q\ & 
-- ((\inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[8][5]~q\)))) ) ) ) # ( !\inst|inst5|regs[12][5]~q\ & ( !\inst|inst5|regs[0][5]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[4][5]~q\ & ((\inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[8][5]~q\ & !\inst|instruction_r|t_Rz\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[4][5]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[8][5]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[12][5]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][5]~q\,
	combout => \inst|inst5|Mux42~0_combout\);

-- Location: LABCELL_X50_Y11_N18
\inst|inst5|Mux42~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux42~4_combout\ = ( \inst|inst5|Mux42~0_combout\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux42~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux42~3_combout\))) ) ) ) # ( 
-- !\inst|inst5|Mux42~0_combout\ & ( \inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux42~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux42~3_combout\))) ) ) ) # ( \inst|inst5|Mux42~0_combout\ & ( 
-- !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|Mux42~2_combout\) ) ) ) # ( !\inst|inst5|Mux42~0_combout\ & ( !\inst|instruction_r|t_Rz\(0) & ( (\inst|inst5|Mux42~2_combout\ & \inst|instruction_r|t_Rz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux42~1_combout\,
	datab => \inst|inst5|ALT_INV_Mux42~2_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_Mux42~3_combout\,
	datae => \inst|inst5|ALT_INV_Mux42~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux42~4_combout\);

-- Location: MLABCELL_X39_Y10_N42
\inst|op1|reg_out~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~4_combout\ = ( \inst|inst5|Mux26~4_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux42~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst2|output_signal[5]~6_combout\)) ) ) ) # ( !\inst|inst5|Mux26~4_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux42~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst2|output_signal[5]~6_combout\)) ) ) ) # ( \inst|inst5|Mux26~4_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\) # (\inst|instruction_r|t_Operand\(5)) ) ) ) # ( !\inst|inst5|Mux26~4_combout\ & ( 
-- !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( (\inst|instruction_r|t_Operand\(5) & \inst|inst1|alu_op1_sel[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst2|ALT_INV_output_signal[5]~6_combout\,
	datab => \inst|inst5|ALT_INV_Mux42~4_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(5),
	datad => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux26~4_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	combout => \inst|op1|reg_out~4_combout\);

-- Location: FF_X39_Y10_N44
\inst|op1|reg_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~4_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(5));

-- Location: FF_X42_Y14_N14
\inst|program_counter|tempIncr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~21_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(5));

-- Location: LABCELL_X42_Y13_N48
\inst|inst2|output_signal[5]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[5]~6_combout\ = ( \inst|op1|reg_out\(5) & ( ((\inst|inst1|Mux13~0_combout\ & (\inst|inst1|state.T3~q\ & \inst|inst1|Selector4~0_combout\))) # (\inst|program_counter|tempIncr\(5)) ) ) # ( !\inst|op1|reg_out\(5) & ( 
-- (\inst|program_counter|tempIncr\(5) & ((!\inst|inst1|Mux13~0_combout\) # ((!\inst|inst1|state.T3~q\) # (!\inst|inst1|Selector4~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111110000000001111111000000001111111110000000111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datad => \inst|program_counter|ALT_INV_tempIncr\(5),
	dataf => \inst|op1|ALT_INV_reg_out\(5),
	combout => \inst|inst2|output_signal[5]~6_combout\);

-- Location: LABCELL_X42_Y13_N9
\inst|program_counter|tempAddress[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[5]~feeder_combout\ = ( \inst|inst2|output_signal[5]~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[5]~6_combout\,
	combout => \inst|program_counter|tempAddress[5]~feeder_combout\);

-- Location: FF_X42_Y13_N11
\inst|program_counter|tempAddress[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[5]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress[5]~DUPLICATE_q\);

-- Location: M10K_X38_Y16_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y14_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y15_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y19_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y15_N36
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a123\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a107\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a75\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a91\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001001010010111101110000011110100111010101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a75\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a91\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a123\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a107\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

-- Location: M10K_X38_Y13_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: M10K_X26_Y15_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC88732088400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y17_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y21_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

-- Location: MLABCELL_X39_Y15_N30
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a59\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a43\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a11\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a27\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a27\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a11\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a59\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a43\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y15_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y15_N51
\inst|instruction_r|t_OP[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_OP[3]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_OP[3]~feeder_combout\);

-- Location: FF_X39_Y15_N52
\inst|instruction_r|t_OP[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[3]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(3));

-- Location: LABCELL_X43_Y13_N18
\inst|inst1|Equal13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal13~0_combout\ = ( !\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( (!\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(5) & 
-- !\inst|instruction_r|t_OP\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datac => \inst|instruction_r|ALT_INV_t_OP\(5),
	datad => \inst|instruction_r|ALT_INV_t_OP\(1),
	datae => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	combout => \inst|inst1|Equal13~0_combout\);

-- Location: LABCELL_X40_Y11_N24
\inst|inst1|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux10~0_combout\ = ( \inst|inst1|Equal13~0_combout\ & ( \inst|instruction_r|t_Am\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \inst|inst1|ALT_INV_Equal13~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|Mux10~0_combout\);

-- Location: LABCELL_X45_Y8_N54
\inst|inst5|Mux10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux10~0_combout\ = ( \inst|inst1|Mux14~1_combout\ & ( \inst|inst1|state.T3~q\ ) ) # ( !\inst|inst1|Mux14~1_combout\ & ( (\inst|inst1|state.T3~q\ & (((\inst|inst1|Mux9~0_combout\) # (\inst|inst1|Mux10~1_combout\)) # 
-- (\inst|inst1|Mux10~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100110011001100110011001100010011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datad => \inst|inst1|ALT_INV_Mux9~0_combout\,
	datae => \inst|inst1|ALT_INV_Mux14~1_combout\,
	combout => \inst|inst5|Mux10~0_combout\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: FF_X40_Y11_N56
\inst|inst9|sip_r[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[4]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(4));

-- Location: LABCELL_X40_Y11_N54
\inst|inst5|Mux11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux11~0_combout\ = ( \inst|inst9|sip_r\(4) & ( \inst|inst3|Mux11~0_combout\ ) ) # ( !\inst|inst9|sip_r\(4) & ( \inst|inst3|Mux11~0_combout\ & ( (((!\inst|inst1|state.T3~q\) # (\inst|inst1|Mux10~1_combout\)) # (\inst|inst5|Mux10~1_combout\)) # 
-- (\inst|inst1|Mux10~0_combout\) ) ) ) # ( \inst|inst9|sip_r\(4) & ( !\inst|inst3|Mux11~0_combout\ & ( (!\inst|inst1|Mux10~0_combout\ & (!\inst|inst5|Mux10~1_combout\ & (\inst|inst1|state.T3~q\ & !\inst|inst1|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000011110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(4),
	dataf => \inst|inst3|ALT_INV_Mux11~0_combout\,
	combout => \inst|inst5|Mux11~0_combout\);

-- Location: LABCELL_X46_Y11_N48
\inst|inst5|Mux11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux11~1_combout\ = ( \inst|inst7|altsyncram_component|auto_generated|q_a\(4) & ( \inst|inst5|Mux11~0_combout\ & ( (((!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(4))) # (\inst|inst5|Mux9~2_combout\)) # 
-- (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(4) & ( \inst|inst5|Mux11~0_combout\ & ( ((!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(4))) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( 
-- \inst|inst7|altsyncram_component|auto_generated|q_a\(4) & ( !\inst|inst5|Mux11~0_combout\ & ( ((!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(4))) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(4) & ( !\inst|inst5|Mux11~0_combout\ & ( (!\inst|inst5|Mux10~0_combout\ & \inst|instruction_r|t_Operand\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010111010101110100001100111111110101110111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Operand\(4),
	datad => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datae => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(4),
	dataf => \inst|inst5|ALT_INV_Mux11~0_combout\,
	combout => \inst|inst5|Mux11~1_combout\);

-- Location: FF_X47_Y11_N55
\inst|inst5|regs[5][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux11~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[5][4]~q\);

-- Location: LABCELL_X45_Y9_N36
\inst|inst5|Mux27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux27~1_combout\ = ( \inst|inst5|regs[4][4]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[5][4]~q\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[7][4]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[4][4]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[5][4]~q\)) # (\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[7][4]~q\))) ) ) ) # ( \inst|inst5|regs[4][4]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[6][4]~q\) ) ) ) # ( !\inst|inst5|regs[4][4]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (\inst|inst5|regs[6][4]~q\ & \inst|instruction_r|t_Rx\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[5][4]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][4]~q\,
	datac => \inst|inst5|ALT_INV_regs[7][4]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[4][4]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux27~1_combout\);

-- Location: LABCELL_X48_Y9_N24
\inst|inst5|Mux27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux27~2_combout\ = ( \inst|instruction_r|t_Rx\(1) & ( \inst|inst5|regs[10][4]~q\ & ( (!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[11][4]~q\) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( \inst|inst5|regs[10][4]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[8][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[9][4]~q\))) ) ) ) # ( \inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|regs[10][4]~q\ & ( (\inst|instruction_r|t_Rx\(0) & 
-- \inst|inst5|regs[11][4]~q\) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|regs[10][4]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[8][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[9][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[8][4]~q\,
	datab => \inst|inst5|ALT_INV_regs[9][4]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|inst5|ALT_INV_regs[11][4]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(1),
	dataf => \inst|inst5|ALT_INV_regs[10][4]~q\,
	combout => \inst|inst5|Mux27~2_combout\);

-- Location: LABCELL_X46_Y8_N39
\inst|inst5|Mux27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux27~0_combout\ = ( \inst|inst5|regs[1][4]~q\ & ( \inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][4]~q\)))) 
-- ) ) ) # ( !\inst|inst5|regs[1][4]~q\ & ( \inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (((!\inst|instruction_r|t_Rx\(1))) # (\inst|inst5|regs[2][4]~q\))) # (\inst|instruction_r|t_Rx\(0) & (((\inst|inst5|regs[3][4]~q\ & 
-- \inst|instruction_r|t_Rx\(1))))) ) ) ) # ( \inst|inst5|regs[1][4]~q\ & ( !\inst|inst5|regs[0][4]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][4]~q\ & ((\inst|instruction_r|t_Rx\(1))))) # (\inst|instruction_r|t_Rx\(0) & 
-- (((!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[3][4]~q\)))) ) ) ) # ( !\inst|inst5|regs[1][4]~q\ & ( !\inst|inst5|regs[0][4]~q\ & ( (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][4]~q\)) # 
-- (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[2][4]~q\,
	datab => \inst|inst5|ALT_INV_regs[3][4]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datae => \inst|inst5|ALT_INV_regs[1][4]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][4]~q\,
	combout => \inst|inst5|Mux27~0_combout\);

-- Location: LABCELL_X42_Y10_N54
\inst|inst5|Mux27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux27~3_combout\ = ( \inst|inst5|regs[13][4]~q\ & ( \inst|inst5|regs[12][4]~q\ & ( (!\inst|instruction_r|t_Rx\(1)) # ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[15][4]~q\)))) ) ) ) # ( !\inst|inst5|regs[13][4]~q\ & ( \inst|inst5|regs[12][4]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) # (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[14][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][4]~q\))))) ) ) ) # ( \inst|inst5|regs[13][4]~q\ & ( !\inst|inst5|regs[12][4]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) # 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][4]~q\))))) ) ) ) # ( !\inst|inst5|regs[13][4]~q\ & ( !\inst|inst5|regs[12][4]~q\ & ( 
-- (\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[14][4]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[15][4]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[14][4]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][4]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[13][4]~q\,
	dataf => \inst|inst5|ALT_INV_regs[12][4]~q\,
	combout => \inst|inst5|Mux27~3_combout\);

-- Location: LABCELL_X45_Y9_N33
\inst|inst5|Mux27~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux27~4_combout\ = ( \inst|inst5|Mux27~3_combout\ & ( \inst|instruction_r|t_Rx\(2) & ( (\inst|instruction_r|t_Rx\(3)) # (\inst|inst5|Mux27~1_combout\) ) ) ) # ( !\inst|inst5|Mux27~3_combout\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (\inst|inst5|Mux27~1_combout\ & !\inst|instruction_r|t_Rx\(3)) ) ) ) # ( \inst|inst5|Mux27~3_combout\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|Mux27~0_combout\))) # (\inst|instruction_r|t_Rx\(3) & 
-- (\inst|inst5|Mux27~2_combout\)) ) ) ) # ( !\inst|inst5|Mux27~3_combout\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx\(3) & ((\inst|inst5|Mux27~0_combout\))) # (\inst|instruction_r|t_Rx\(3) & (\inst|inst5|Mux27~2_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux27~1_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(3),
	datac => \inst|inst5|ALT_INV_Mux27~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux27~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux27~3_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux27~4_combout\);

-- Location: LABCELL_X40_Y13_N24
\inst|op1|reg_out~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~5_combout\ = ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( \inst|inst2|output_signal[4]~5_combout\ ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( 
-- \inst|inst5|Mux43~4_combout\ ) ) ) # ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( \inst|instruction_r|t_Operand\(4) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( 
-- \inst|inst5|Mux27~4_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux27~4_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(4),
	datac => \inst|inst2|ALT_INV_output_signal[4]~5_combout\,
	datad => \inst|inst5|ALT_INV_Mux43~4_combout\,
	datae => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	combout => \inst|op1|reg_out~5_combout\);

-- Location: FF_X40_Y13_N26
\inst|op1|reg_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~5_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(4));

-- Location: LABCELL_X43_Y14_N51
\inst|inst2|output_signal[4]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[4]~5_combout\ = ( \inst|inst1|Mux13~0_combout\ & ( (!\inst|inst1|Selector4~0_combout\ & (((\inst|program_counter|tempIncr\(4))))) # (\inst|inst1|Selector4~0_combout\ & ((!\inst|inst1|state.T3~q\ & 
-- ((\inst|program_counter|tempIncr\(4)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(4))))) ) ) # ( !\inst|inst1|Mux13~0_combout\ & ( \inst|program_counter|tempIncr\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110001101100001111000011110000111100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datab => \inst|op1|ALT_INV_reg_out\(4),
	datac => \inst|program_counter|ALT_INV_tempIncr\(4),
	datad => \inst|inst1|ALT_INV_state.T3~q\,
	datae => \inst|inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst|inst2|output_signal[4]~5_combout\);

-- Location: LABCELL_X43_Y14_N18
\inst|program_counter|tempAddress[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[4]~feeder_combout\ = ( \inst|inst2|output_signal[4]~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[4]~5_combout\,
	combout => \inst|program_counter|tempAddress[4]~feeder_combout\);

-- Location: FF_X43_Y14_N19
\inst|program_counter|tempAddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[4]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(4));

-- Location: MLABCELL_X39_Y6_N6
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a103\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a71\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a87\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a119\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a119\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a87\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a103\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a71\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y6_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a23\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a55\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a7\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a39\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a7\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a39\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a23\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a55\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y6_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

-- Location: FF_X39_Y6_N56
\inst|instruction_r|t_Rz[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rz\(3));

-- Location: LABCELL_X46_Y9_N24
\inst|inst5|Mux44~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux44~2_combout\ = ( \inst|inst5|regs[14][3]~q\ & ( \inst|inst5|regs[10][3]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][3]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[14][3]~q\ & ( \inst|inst5|regs[10][3]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[6][3]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[14][3]~q\ & ( !\inst|inst5|regs[10][3]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][3]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[14][3]~q\ & ( !\inst|inst5|regs[10][3]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[2][3]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[6][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_regs[2][3]~q\,
	datac => \inst|inst5|ALT_INV_regs[6][3]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[14][3]~q\,
	dataf => \inst|inst5|ALT_INV_regs[10][3]~q\,
	combout => \inst|inst5|Mux44~2_combout\);

-- Location: MLABCELL_X47_Y11_N42
\inst|inst5|Mux44~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux44~1_combout\ = ( \inst|inst5|regs[13][3]~q\ & ( \inst|inst5|regs[5][3]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[1][3]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[9][3]~q\))) # (\inst|instruction_r|t_Rz\(2)) 
-- ) ) ) # ( !\inst|inst5|regs[13][3]~q\ & ( \inst|inst5|regs[5][3]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[1][3]~q\)) # (\inst|instruction_r|t_Rz\(2)))) # (\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[9][3]~q\))) ) ) ) # ( \inst|inst5|regs[13][3]~q\ & ( !\inst|inst5|regs[5][3]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (!\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[1][3]~q\)))) # (\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|inst5|regs[9][3]~q\)) # (\inst|instruction_r|t_Rz\(2)))) ) ) ) # ( !\inst|inst5|regs[13][3]~q\ & ( !\inst|inst5|regs[5][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[1][3]~q\))) # 
-- (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[9][3]~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000101011001110100100110101011100011011110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst5|ALT_INV_regs[9][3]~q\,
	datad => \inst|inst5|ALT_INV_regs[1][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][3]~q\,
	dataf => \inst|inst5|ALT_INV_regs[5][3]~q\,
	combout => \inst|inst5|Mux44~1_combout\);

-- Location: MLABCELL_X47_Y9_N24
\inst|inst5|Mux44~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux44~3_combout\ = ( \inst|inst5|regs[11][3]~q\ & ( \inst|inst5|regs[3][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2)) # ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[7][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & 
-- ((\inst|inst5|regs[15][3]~q\)))) ) ) ) # ( !\inst|inst5|regs[11][3]~q\ & ( \inst|inst5|regs[3][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) # (\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[7][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[15][3]~q\))))) ) ) ) # ( \inst|inst5|regs[11][3]~q\ & ( !\inst|inst5|regs[3][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) # 
-- (\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[7][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[15][3]~q\))))) ) ) ) # ( !\inst|inst5|regs[11][3]~q\ & ( !\inst|inst5|regs[3][3]~q\ & ( 
-- (\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[7][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[15][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010101000110100001111110110000101101011011101010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|inst5|ALT_INV_regs[7][3]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[15][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][3]~q\,
	dataf => \inst|inst5|ALT_INV_regs[3][3]~q\,
	combout => \inst|inst5|Mux44~3_combout\);

-- Location: LABCELL_X46_Y11_N6
\inst|inst5|Mux44~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux44~0_combout\ = ( \inst|inst5|regs[12][3]~q\ & ( \inst|inst5|regs[4][3]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][3]~q\)))) # (\inst|instruction_r|t_Rz\(2)) 
-- ) ) ) # ( !\inst|inst5|regs[12][3]~q\ & ( \inst|inst5|regs[4][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][3]~q\))))) # 
-- (\inst|instruction_r|t_Rz\(2) & (!\inst|instruction_r|t_Rz\(3))) ) ) ) # ( \inst|inst5|regs[12][3]~q\ & ( !\inst|inst5|regs[4][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][3]~q\)) # 
-- (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][3]~q\))))) # (\inst|instruction_r|t_Rz\(2) & (\inst|instruction_r|t_Rz\(3))) ) ) ) # ( !\inst|inst5|regs[12][3]~q\ & ( !\inst|inst5|regs[4][3]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][3]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][3]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000110010011101101001100011011100101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datab => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datac => \inst|inst5|ALT_INV_regs[0][3]~q\,
	datad => \inst|inst5|ALT_INV_regs[8][3]~q\,
	datae => \inst|inst5|ALT_INV_regs[12][3]~q\,
	dataf => \inst|inst5|ALT_INV_regs[4][3]~q\,
	combout => \inst|inst5|Mux44~0_combout\);

-- Location: LABCELL_X48_Y11_N0
\inst|inst5|Mux44~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux44~4_combout\ = ( \inst|instruction_r|t_Rz\(0) & ( \inst|inst5|Mux44~0_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux44~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux44~3_combout\))) ) ) ) # ( 
-- !\inst|instruction_r|t_Rz\(0) & ( \inst|inst5|Mux44~0_combout\ & ( (!\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|Mux44~2_combout\) ) ) ) # ( \inst|instruction_r|t_Rz\(0) & ( !\inst|inst5|Mux44~0_combout\ & ( (!\inst|instruction_r|t_Rz\(1) & 
-- (\inst|inst5|Mux44~1_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux44~3_combout\))) ) ) ) # ( !\inst|instruction_r|t_Rz\(0) & ( !\inst|inst5|Mux44~0_combout\ & ( (\inst|inst5|Mux44~2_combout\ & \inst|instruction_r|t_Rz\(1)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110000111111111111010101010011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux44~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux44~1_combout\,
	datac => \inst|inst5|ALT_INV_Mux44~3_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datae => \inst|instruction_r|ALT_INV_t_Rz\(0),
	dataf => \inst|inst5|ALT_INV_Mux44~0_combout\,
	combout => \inst|inst5|Mux44~4_combout\);

-- Location: MLABCELL_X39_Y10_N0
\inst|op1|reg_out~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~6_combout\ = ( \inst|inst5|Mux28~4_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux44~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst2|output_signal[3]~4_combout\)) ) ) ) # ( !\inst|inst5|Mux28~4_combout\ & ( \inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux44~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst2|output_signal[3]~4_combout\)) ) ) ) # ( \inst|inst5|Mux28~4_combout\ & ( !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\) # (\inst|instruction_r|t_Operand\(3)) ) ) ) # ( !\inst|inst5|Mux28~4_combout\ & ( 
-- !\inst|inst1|alu_op1_sel[1]~2_combout\ & ( (\inst|instruction_r|t_Operand\(3) & \inst|inst1|alu_op1_sel[0]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(3),
	datab => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datac => \inst|inst2|ALT_INV_output_signal[3]~4_combout\,
	datad => \inst|inst5|ALT_INV_Mux44~4_combout\,
	datae => \inst|inst5|ALT_INV_Mux28~4_combout\,
	dataf => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	combout => \inst|op1|reg_out~6_combout\);

-- Location: FF_X39_Y10_N2
\inst|op1|reg_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~6_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(3));

-- Location: FF_X42_Y14_N7
\inst|program_counter|tempIncr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~13_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(3));

-- Location: LABCELL_X43_Y14_N57
\inst|inst2|output_signal[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[3]~4_combout\ = ( \inst|inst1|Mux13~0_combout\ & ( (!\inst|inst1|Selector4~0_combout\ & (((\inst|program_counter|tempIncr\(3))))) # (\inst|inst1|Selector4~0_combout\ & ((!\inst|inst1|state.T3~q\ & 
-- ((\inst|program_counter|tempIncr\(3)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(3))))) ) ) # ( !\inst|inst1|Mux13~0_combout\ & ( \inst|program_counter|tempIncr\(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000011110111100000000111111110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Selector4~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(3),
	datad => \inst|program_counter|ALT_INV_tempIncr\(3),
	datae => \inst|inst1|ALT_INV_Mux13~0_combout\,
	combout => \inst|inst2|output_signal[3]~4_combout\);

-- Location: FF_X43_Y14_N40
\inst|program_counter|tempAddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[3]~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(3));

-- Location: MLABCELL_X39_Y15_N57
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a73~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a105~portadataout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

-- Location: MLABCELL_X39_Y15_N15
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) 
-- # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a9~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a25~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

-- Location: MLABCELL_X39_Y15_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

-- Location: MLABCELL_X39_Y15_N21
\inst|instruction_r|t_OP[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_OP[1]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_OP[1]~feeder_combout\);

-- Location: FF_X39_Y15_N22
\inst|instruction_r|t_OP[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[1]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(1));

-- Location: LABCELL_X43_Y14_N33
\inst|inst1|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Selector4~0_combout\ = ( !\inst|instruction_r|t_OP\(0) & ( (\inst|instruction_r|t_OP[4]~DUPLICATE_q\ & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(5))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	datac => \inst|instruction_r|ALT_INV_t_OP\(1),
	datad => \inst|instruction_r|ALT_INV_t_OP\(5),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(0),
	combout => \inst|inst1|Selector4~0_combout\);

-- Location: LABCELL_X43_Y14_N30
\inst|inst1|Mux13~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux13~1_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( !\inst|inst1|Mux13~0_combout\ ) ) # ( !\inst|inst1|Selector4~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst1|ALT_INV_Mux13~0_combout\,
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst1|Mux13~1_combout\);

-- Location: FF_X42_Y14_N4
\inst|program_counter|tempIncr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~9_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(2));

-- Location: LABCELL_X43_Y14_N27
\inst|inst2|output_signal[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[2]~3_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (((\inst|program_counter|tempIncr\(2))))) # (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux13~0_combout\ & (\inst|program_counter|tempIncr\(2))) # 
-- (\inst|inst1|Mux13~0_combout\ & ((\inst|op1|reg_out\(2)))))) ) ) # ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001110000111110000111000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst|program_counter|ALT_INV_tempIncr\(2),
	datad => \inst|op1|ALT_INV_reg_out\(2),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[2]~3_combout\);

-- Location: LABCELL_X43_Y14_N36
\inst|program_counter|tempAddress[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[2]~feeder_combout\ = ( \inst|inst2|output_signal[2]~3_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[2]~3_combout\,
	combout => \inst|program_counter|tempAddress[2]~feeder_combout\);

-- Location: FF_X43_Y14_N37
\inst|program_counter|tempAddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(2));

-- Location: M10K_X41_Y13_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y9_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

-- Location: M10K_X38_Y9_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y7_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y11_N27
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) 
-- # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a92~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a124~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010010100101111001000000111101001110101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

-- Location: M10K_X41_Y8_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCCCBB22CC889",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: M10K_X41_Y14_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y11_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: M10K_X58_Y10_N0
\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "../rawOutput.mif",
	init_file_layout => "port_a",
	logical_ram_name => "pc_test:inst|prog_mem:prog_mem_inst|altsyncram:altsyncram_component|altsyncram_nci1:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 2,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 16,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 2,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

-- Location: LABCELL_X42_Y11_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010111110000001101010000111100110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y11_N36
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y11_N41
\inst|instruction_r|t_OP[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(4));

-- Location: LABCELL_X42_Y11_N18
\inst|inst1|Equal10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal10~0_combout\ = ( !\inst|instruction_r|t_OP\(5) & ( (!\inst|instruction_r|t_OP\(0) & (!\inst|instruction_r|t_OP\(4) & (\inst|instruction_r|t_OP\(3) & !\inst|instruction_r|t_OP\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(0),
	datab => \inst|instruction_r|ALT_INV_t_OP\(4),
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datad => \inst|instruction_r|ALT_INV_t_OP\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(5),
	combout => \inst|inst1|Equal10~0_combout\);

-- Location: MLABCELL_X39_Y12_N51
\inst|inst1|Mux10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux10~1_combout\ = ( \inst|instruction_r|t_Am\(0) & ( (((\inst|inst1|Equal6~0_combout\ & !\inst|instruction_r|t_Am\(1))) # (\inst|inst1|Equal12~0_combout\)) # (\inst|inst1|Equal10~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111011101110111111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Equal10~0_combout\,
	datab => \inst|inst1|ALT_INV_Equal12~0_combout\,
	datac => \inst|inst1|ALT_INV_Equal6~0_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|instruction_r|ALT_INV_t_Am\(0),
	combout => \inst|inst1|Mux10~1_combout\);

-- Location: LABCELL_X45_Y8_N39
\inst|inst5|Mux9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux9~0_combout\ = ( \inst|inst1|Mux9~0_combout\ & ( (\inst|inst1|state.T3~q\ & ((\inst|inst1|Mux10~0_combout\) # (\inst|inst1|Mux10~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst1|ALT_INV_Mux10~0_combout\,
	dataf => \inst|inst1|ALT_INV_Mux9~0_combout\,
	combout => \inst|inst5|Mux9~0_combout\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: FF_X43_Y9_N2
\inst|inst9|sip_r[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \SW[1]~input_o\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sip_r\(1));

-- Location: LABCELL_X43_Y9_N0
\inst|inst5|Mux14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux14~0_combout\ = ( \inst|inst9|sip_r\(1) & ( \inst|inst3|Mux14~0_combout\ ) ) # ( !\inst|inst9|sip_r\(1) & ( \inst|inst3|Mux14~0_combout\ & ( (((!\inst|inst1|state.T3~q\) # (\inst|inst5|Mux10~1_combout\)) # (\inst|inst1|Mux10~0_combout\)) # 
-- (\inst|inst1|Mux10~1_combout\) ) ) ) # ( \inst|inst9|sip_r\(1) & ( !\inst|inst3|Mux14~0_combout\ & ( (!\inst|inst1|Mux10~1_combout\ & (!\inst|inst1|Mux10~0_combout\ & (\inst|inst1|state.T3~q\ & !\inst|inst5|Mux10~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000011110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux10~1_combout\,
	datab => \inst|inst1|ALT_INV_Mux10~0_combout\,
	datac => \inst|inst1|ALT_INV_state.T3~q\,
	datad => \inst|inst5|ALT_INV_Mux10~1_combout\,
	datae => \inst|inst9|ALT_INV_sip_r\(1),
	dataf => \inst|inst3|ALT_INV_Mux14~0_combout\,
	combout => \inst|inst5|Mux14~0_combout\);

-- Location: LABCELL_X46_Y10_N18
\inst|inst5|Mux14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux14~1_combout\ = ( \inst|inst5|Mux14~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(1) & ( (((\inst|instruction_r|t_Operand\(1) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\)) # 
-- (\inst|inst5|Mux9~0_combout\) ) ) ) # ( !\inst|inst5|Mux14~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(1) & ( ((\inst|instruction_r|t_Operand\(1) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~0_combout\) ) ) ) # ( 
-- \inst|inst5|Mux14~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(1) & ( ((\inst|instruction_r|t_Operand\(1) & !\inst|inst5|Mux10~0_combout\)) # (\inst|inst5|Mux9~2_combout\) ) ) ) # ( !\inst|inst5|Mux14~0_combout\ & ( 
-- !\inst|inst7|altsyncram_component|auto_generated|q_a\(1) & ( (\inst|instruction_r|t_Operand\(1) & !\inst|inst5|Mux10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001111110000111101110111010101010111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux9~0_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(1),
	datac => \inst|inst5|ALT_INV_Mux9~2_combout\,
	datad => \inst|inst5|ALT_INV_Mux10~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux14~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(1),
	combout => \inst|inst5|Mux14~1_combout\);

-- Location: FF_X46_Y12_N32
\inst|inst5|regs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux14~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[0][1]~q\);

-- Location: LABCELL_X45_Y12_N36
\inst|inst5|Mux46~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux46~0_combout\ = ( \inst|inst5|regs[12][1]~q\ & ( \inst|inst5|regs[4][1]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][1]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][1]~q\)))) # (\inst|instruction_r|t_Rz\(2)) 
-- ) ) ) # ( !\inst|inst5|regs[12][1]~q\ & ( \inst|inst5|regs[4][1]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][1]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][1]~q\))))) # 
-- (\inst|instruction_r|t_Rz\(2) & (((!\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( \inst|inst5|regs[12][1]~q\ & ( !\inst|inst5|regs[4][1]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][1]~q\)) # 
-- (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][1]~q\))))) # (\inst|instruction_r|t_Rz\(2) & (((\inst|instruction_r|t_Rz\(3))))) ) ) ) # ( !\inst|inst5|regs[12][1]~q\ & ( !\inst|inst5|regs[4][1]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & 
-- ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[0][1]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[8][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[8][1]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst5|ALT_INV_regs[12][1]~q\,
	dataf => \inst|inst5|ALT_INV_regs[4][1]~q\,
	combout => \inst|inst5|Mux46~0_combout\);

-- Location: MLABCELL_X47_Y13_N30
\inst|inst5|Mux46~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux46~1_combout\ = ( \inst|inst5|regs[13][1]~q\ & ( \inst|inst5|regs[5][1]~q\ & ( ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][1]~q\)) # (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][1]~q\)))) # (\inst|instruction_r|t_Rz\(2)) 
-- ) ) ) # ( !\inst|inst5|regs[13][1]~q\ & ( \inst|inst5|regs[5][1]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[1][1]~q\))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2) & 
-- \inst|inst5|regs[9][1]~q\)))) ) ) ) # ( \inst|inst5|regs[13][1]~q\ & ( !\inst|inst5|regs[5][1]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][1]~q\ & (!\inst|instruction_r|t_Rz\(2)))) # (\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|inst5|regs[9][1]~q\) # (\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[13][1]~q\ & ( !\inst|inst5|regs[5][1]~q\ & ( (!\inst|instruction_r|t_Rz\(2) & ((!\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[1][1]~q\)) # 
-- (\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[9][1]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_regs[1][1]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datad => \inst|inst5|ALT_INV_regs[9][1]~q\,
	datae => \inst|inst5|ALT_INV_regs[13][1]~q\,
	dataf => \inst|inst5|ALT_INV_regs[5][1]~q\,
	combout => \inst|inst5|Mux46~1_combout\);

-- Location: LABCELL_X48_Y10_N30
\inst|inst5|Mux46~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux46~2_combout\ = ( \inst|inst5|regs[14][1]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( (\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[6][1]~q\) ) ) ) # ( !\inst|inst5|regs[14][1]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( 
-- (\inst|inst5|regs[6][1]~q\ & !\inst|instruction_r|t_Rz\(3)) ) ) ) # ( \inst|inst5|regs[14][1]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][1]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[10][1]~q\)) ) ) ) # ( !\inst|inst5|regs[14][1]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][1]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[10][1]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100110011000000000011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[10][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[6][1]~q\,
	datac => \inst|inst5|ALT_INV_regs[2][1]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datae => \inst|inst5|ALT_INV_regs[14][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Mux46~2_combout\);

-- Location: LABCELL_X48_Y11_N24
\inst|inst5|Mux46~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux46~3_combout\ = ( \inst|inst5|regs[11][1]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[15][1]~q\) ) ) ) # ( !\inst|inst5|regs[11][1]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( 
-- (\inst|inst5|regs[15][1]~q\ & \inst|instruction_r|t_Rz\(2)) ) ) ) # ( \inst|inst5|regs[11][1]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][1]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[7][1]~q\))) ) ) ) # ( !\inst|inst5|regs[11][1]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][1]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[7][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[15][1]~q\,
	datab => \inst|inst5|ALT_INV_regs[3][1]~q\,
	datac => \inst|inst5|ALT_INV_regs[7][1]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[11][1]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Mux46~3_combout\);

-- Location: LABCELL_X45_Y13_N15
\inst|inst5|Mux46~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux46~4_combout\ = ( \inst|inst5|Mux46~3_combout\ & ( \inst|instruction_r|t_Rz\(0) & ( (\inst|instruction_r|t_Rz\(1)) # (\inst|inst5|Mux46~1_combout\) ) ) ) # ( !\inst|inst5|Mux46~3_combout\ & ( \inst|instruction_r|t_Rz\(0) & ( 
-- (\inst|inst5|Mux46~1_combout\ & !\inst|instruction_r|t_Rz\(1)) ) ) ) # ( \inst|inst5|Mux46~3_combout\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux46~0_combout\)) # (\inst|instruction_r|t_Rz\(1) & 
-- ((\inst|inst5|Mux46~2_combout\))) ) ) ) # ( !\inst|inst5|Mux46~3_combout\ & ( !\inst|instruction_r|t_Rz\(0) & ( (!\inst|instruction_r|t_Rz\(1) & (\inst|inst5|Mux46~0_combout\)) # (\inst|instruction_r|t_Rz\(1) & ((\inst|inst5|Mux46~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux46~0_combout\,
	datab => \inst|inst5|ALT_INV_Mux46~1_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(1),
	datad => \inst|inst5|ALT_INV_Mux46~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux46~3_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(0),
	combout => \inst|inst5|Mux46~4_combout\);

-- Location: LABCELL_X40_Y13_N0
\inst|op1|reg_out~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~8_combout\ = ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( \inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\) # (\inst|inst2|output_signal[1]~2_combout\) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( 
-- \inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|inst5|Mux30~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux46~4_combout\)) ) ) ) # ( \inst|inst1|alu_op1_sel[0]~0_combout\ & ( 
-- !\inst|instruction_r|t_Operand\(1) & ( (\inst|inst1|alu_op1_sel[1]~2_combout\ & \inst|inst2|output_signal[1]~2_combout\) ) ) ) # ( !\inst|inst1|alu_op1_sel[0]~0_combout\ & ( !\inst|instruction_r|t_Operand\(1) & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((\inst|inst5|Mux30~4_combout\))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst5|Mux46~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000000000101010100011011000110111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst5|ALT_INV_Mux46~4_combout\,
	datac => \inst|inst5|ALT_INV_Mux30~4_combout\,
	datad => \inst|inst2|ALT_INV_output_signal[1]~2_combout\,
	datae => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Operand\(1),
	combout => \inst|op1|reg_out~8_combout\);

-- Location: FF_X40_Y13_N2
\inst|op1|reg_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~8_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(1));

-- Location: FF_X42_Y14_N1
\inst|program_counter|tempIncr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~5_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(1));

-- Location: LABCELL_X42_Y13_N33
\inst|inst2|output_signal[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[1]~2_combout\ = ( \inst|program_counter|tempIncr\(1) & ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|Mux13~0_combout\) # ((!\inst|inst1|state.T3~q\) # (\inst|op1|reg_out\(1))) ) ) ) # ( !\inst|program_counter|tempIncr\(1) 
-- & ( \inst|inst1|Selector4~0_combout\ & ( (\inst|inst1|Mux13~0_combout\ & (\inst|inst1|state.T3~q\ & \inst|op1|reg_out\(1))) ) ) ) # ( \inst|program_counter|tempIncr\(1) & ( !\inst|inst1|Selector4~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000001000000011110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(1),
	datae => \inst|program_counter|ALT_INV_tempIncr\(1),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[1]~2_combout\);

-- Location: LABCELL_X42_Y13_N3
\inst|program_counter|tempAddress[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|program_counter|tempAddress[1]~feeder_combout\ = ( \inst|inst2|output_signal[1]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst2|ALT_INV_output_signal[1]~2_combout\,
	combout => \inst|program_counter|tempAddress[1]~feeder_combout\);

-- Location: FF_X42_Y13_N4
\inst|program_counter|tempAddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|tempAddress[1]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(1));

-- Location: LABCELL_X43_Y16_N21
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # 
-- ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) ) ) ) # 
-- ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) 
-- & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a8~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a24~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y16_N6
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\))))) ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\))))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a104~portadataout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a72~portadataout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a120~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101001001100011011110001100100111011010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y16_N33
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X43_Y16_N51
\inst|instruction_r|t_OP[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_OP[0]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_OP[0]~feeder_combout\);

-- Location: FF_X43_Y16_N53
\inst|instruction_r|t_OP[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[0]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP\(0));

-- Location: LABCELL_X43_Y16_N24
\inst|inst1|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal2~0_combout\ = ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP[4]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|instruction_r|ALT_INV_t_OP\(0),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP[4]~DUPLICATE_q\,
	combout => \inst|inst1|Equal2~0_combout\);

-- Location: LABCELL_X40_Y12_N21
\inst|inst1|Mux4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux4~0_combout\ = ( \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(0))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & \inst|instruction_r|t_OP\(3)))) ) ) ) # ( 
-- \inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(1) & (!\inst|instruction_r|t_OP\(0) & !\inst|instruction_r|t_OP\(3)))) ) ) ) # ( 
-- !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(4) & ( (!\inst|instruction_r|t_OP\(5) & (!\inst|instruction_r|t_OP\(3) & ((!\inst|instruction_r|t_OP\(0)) # (\inst|instruction_r|t_OP\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010001000000000100000000000000000000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(5),
	datab => \inst|instruction_r|ALT_INV_t_OP\(1),
	datac => \inst|instruction_r|ALT_INV_t_OP\(0),
	datad => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP\(4),
	combout => \inst|inst1|Mux4~0_combout\);

-- Location: LABCELL_X40_Y12_N51
\inst|inst1|alu_op1_sel[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op1_sel[0]~0_combout\ = ( \inst|inst1|Mux4~0_combout\ & ( \inst|inst1|state.T2~q\ & ( (!\inst|instruction_r|t_Am\(1) & (((\inst|instruction_r|t_Am\(0))))) # (\inst|instruction_r|t_Am\(1) & (\inst|inst1|Equal2~0_combout\ & 
-- (!\inst|instruction_r|t_Am\(0) & \inst|inst1|data_mem_wren~0_combout\))) ) ) ) # ( !\inst|inst1|Mux4~0_combout\ & ( \inst|inst1|state.T2~q\ & ( (\inst|inst1|Equal2~0_combout\ & (\inst|inst1|data_mem_wren~0_combout\ & (!\inst|instruction_r|t_Am\(1) $ 
-- (!\inst|instruction_r|t_Am\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100100000101000011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|inst1|ALT_INV_Equal2~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Am\(0),
	datad => \inst|inst1|ALT_INV_data_mem_wren~0_combout\,
	datae => \inst|inst1|ALT_INV_Mux4~0_combout\,
	dataf => \inst|inst1|ALT_INV_state.T2~q\,
	combout => \inst|inst1|alu_op1_sel[0]~0_combout\);

-- Location: LABCELL_X40_Y13_N18
\inst|op1|reg_out~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~9_combout\ = ( \inst|inst5|Mux47~4_combout\ & ( \inst|inst5|Mux31~4_combout\ & ( (!\inst|inst1|alu_op1_sel[0]~0_combout\) # ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|instruction_r|t_Operand\(0)))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst2|output_signal[0]~1_combout\))) ) ) ) # ( !\inst|inst5|Mux47~4_combout\ & ( \inst|inst5|Mux31~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\) # 
-- (\inst|instruction_r|t_Operand\(0))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (\inst|inst2|output_signal[0]~1_combout\ & (\inst|inst1|alu_op1_sel[0]~0_combout\))) ) ) ) # ( \inst|inst5|Mux47~4_combout\ & ( !\inst|inst5|Mux31~4_combout\ & ( 
-- (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\ & \inst|instruction_r|t_Operand\(0))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\)) # (\inst|inst2|output_signal[0]~1_combout\))) 
-- ) ) ) # ( !\inst|inst5|Mux47~4_combout\ & ( !\inst|inst5|Mux31~4_combout\ & ( (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((\inst|instruction_r|t_Operand\(0)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- (\inst|inst2|output_signal[0]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001011010100010101101110100001101010111111000111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|inst2|ALT_INV_output_signal[0]~1_combout\,
	datac => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datad => \inst|instruction_r|ALT_INV_t_Operand\(0),
	datae => \inst|inst5|ALT_INV_Mux47~4_combout\,
	dataf => \inst|inst5|ALT_INV_Mux31~4_combout\,
	combout => \inst|op1|reg_out~9_combout\);

-- Location: FF_X40_Y13_N20
\inst|op1|reg_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~9_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(0));

-- Location: LABCELL_X43_Y14_N42
\inst|inst2|output_signal[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[0]~1_combout\ = ( \inst|program_counter|tempIncr\(0) & ( \inst|inst1|Selector4~0_combout\ & ( (\inst|inst1|state.T3~q\ & (\inst|inst1|Mux13~0_combout\ & \inst|op1|reg_out\(0))) ) ) ) # ( !\inst|program_counter|tempIncr\(0) & ( 
-- \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|state.T3~q\) # ((!\inst|inst1|Mux13~0_combout\) # (\inst|op1|reg_out\(0))) ) ) ) # ( !\inst|program_counter|tempIncr\(0) & ( !\inst|inst1|Selector4~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011101111111011110000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst|op1|ALT_INV_reg_out\(0),
	datae => \inst|program_counter|ALT_INV_tempIncr\(0),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[0]~1_combout\);

-- Location: FF_X43_Y14_N55
\inst|program_counter|tempIncr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[0]~1_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(0));

-- Location: LABCELL_X43_Y18_N36
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a15\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a47\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a31\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a63\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a63\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a31\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a15\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a47\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X43_Y18_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\ & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a111\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a127\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a79\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a95\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011010000000111001101110000010011110100110001111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a95\,
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a79\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a111\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a127\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X43_Y18_N42
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

-- Location: FF_X43_Y18_N17
\inst|instruction_r|t_Am[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Am\(1));

-- Location: LABCELL_X40_Y12_N57
\inst|inst1|alu_op1_sel[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op1_sel[1]~1_combout\ = ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( !\inst|instruction_r|t_OP\(1) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(0) & !\inst|instruction_r|t_OP\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(0),
	datad => \inst|instruction_r|ALT_INV_t_OP\(4),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP\(1),
	combout => \inst|inst1|alu_op1_sel[1]~1_combout\);

-- Location: LABCELL_X40_Y12_N39
\inst|inst1|alu_op1_sel[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|alu_op1_sel[1]~2_combout\ = ( \inst|inst1|alu_op1_sel[1]~1_combout\ & ( \inst|inst1|state.T2~q\ & ( (\inst|instruction_r|t_Am\(1) & (((\inst|inst1|Equal2~0_combout\ & \inst|inst1|data_mem_wren~0_combout\)) # (\inst|instruction_r|t_Am\(0)))) ) 
-- ) ) # ( !\inst|inst1|alu_op1_sel[1]~1_combout\ & ( \inst|inst1|state.T2~q\ & ( (\inst|instruction_r|t_Am\(1) & (\inst|inst1|Equal2~0_combout\ & \inst|inst1|data_mem_wren~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(1),
	datab => \inst|inst1|ALT_INV_Equal2~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_Am\(0),
	datad => \inst|inst1|ALT_INV_data_mem_wren~0_combout\,
	datae => \inst|inst1|ALT_INV_alu_op1_sel[1]~1_combout\,
	dataf => \inst|inst1|ALT_INV_state.T2~q\,
	combout => \inst|inst1|alu_op1_sel[1]~2_combout\);

-- Location: MLABCELL_X39_Y13_N48
\inst|op1|reg_out~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~10_combout\ = ( \inst|inst5|Mux34~4_combout\ & ( \inst|inst2|output_signal[13]~14_combout\ & ( ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux18~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|instruction_r|t_Operand\(13)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\) ) ) ) # ( !\inst|inst5|Mux34~4_combout\ & ( \inst|inst2|output_signal[13]~14_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- ((\inst|inst5|Mux18~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(13))))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\)))) ) ) ) # ( \inst|inst5|Mux34~4_combout\ & ( 
-- !\inst|inst2|output_signal[13]~14_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux18~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(13))))) # 
-- (\inst|inst1|alu_op1_sel[1]~2_combout\ & (((!\inst|inst1|alu_op1_sel[0]~0_combout\)))) ) ) ) # ( !\inst|inst5|Mux34~4_combout\ & ( !\inst|inst2|output_signal[13]~14_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst5|Mux18~4_combout\))) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|instruction_r|t_Operand\(13))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000100010010111110010001000001010011101110101111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Operand\(13),
	datac => \inst|inst5|ALT_INV_Mux18~4_combout\,
	datad => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux34~4_combout\,
	dataf => \inst|inst2|ALT_INV_output_signal[13]~14_combout\,
	combout => \inst|op1|reg_out~10_combout\);

-- Location: FF_X39_Y13_N50
\inst|op1|reg_out[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~10_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(13));

-- Location: LABCELL_X43_Y14_N9
\inst|inst2|output_signal[13]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[13]~14_combout\ = ( \inst|program_counter|tempIncr\(13) & ( ((!\inst|inst1|state.T3~q\) # ((!\inst|inst1|Mux13~0_combout\) # (!\inst|inst1|Selector4~0_combout\))) # (\inst|op1|reg_out\(13)) ) ) # ( 
-- !\inst|program_counter|tempIncr\(13) & ( (\inst|op1|reg_out\(13) & (\inst|inst1|state.T3~q\ & (\inst|inst1|Mux13~0_combout\ & \inst|inst1|Selector4~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|op1|ALT_INV_reg_out\(13),
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datad => \inst|inst1|ALT_INV_Selector4~0_combout\,
	dataf => \inst|program_counter|ALT_INV_tempIncr\(13),
	combout => \inst|inst2|output_signal[13]~14_combout\);

-- Location: FF_X43_Y14_N49
\inst|program_counter|tempAddress[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[13]~14_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(13));

-- Location: LABCELL_X40_Y14_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = ( !\inst|program_counter|tempAddress\(13) & ( (\inst|program_counter|tempAddress\(14) & !\inst|program_counter|tempAddress\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|program_counter|ALT_INV_tempAddress\(14),
	datad => \inst|program_counter|ALT_INV_tempAddress\(12),
	dataf => \inst|program_counter|ALT_INV_tempAddress\(13),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

-- Location: LABCELL_X42_Y11_N54
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\ & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a126\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a94\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a78\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a110\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000010000110111001101001100011111000100111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a78\,
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a110\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a126\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a94\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y11_N6
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a30\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a46\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a14\ & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a62\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a14\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a62\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a30\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a46\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y11_N51
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y11_N53
\inst|instruction_r|t_Operand[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	ena => \inst|instruction_r|t_Operand[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Operand\(14));

-- Location: LABCELL_X42_Y12_N12
\inst|inst5|Mux1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux1~0_combout\ = ( \inst|inst5|Mux2~0_combout\ & ( \inst|inst7|altsyncram_component|auto_generated|q_a\(14) & ( (\inst|inst5|Mux2~1_combout\ & \inst|inst3|Mux1~0_combout\) ) ) ) # ( !\inst|inst5|Mux2~0_combout\ & ( 
-- \inst|inst7|altsyncram_component|auto_generated|q_a\(14) & ( (\inst|inst5|Mux2~1_combout\) # (\inst|instruction_r|t_Operand\(14)) ) ) ) # ( \inst|inst5|Mux2~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(14) & ( 
-- (\inst|inst5|Mux2~1_combout\ & \inst|inst3|Mux1~0_combout\) ) ) ) # ( !\inst|inst5|Mux2~0_combout\ & ( !\inst|inst7|altsyncram_component|auto_generated|q_a\(14) & ( (\inst|instruction_r|t_Operand\(14) & !\inst|inst5|Mux2~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000000000000000111101011111010111110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Operand\(14),
	datac => \inst|inst5|ALT_INV_Mux2~1_combout\,
	datad => \inst|inst3|ALT_INV_Mux1~0_combout\,
	datae => \inst|inst5|ALT_INV_Mux2~0_combout\,
	dataf => \inst|inst7|altsyncram_component|auto_generated|ALT_INV_q_a\(14),
	combout => \inst|inst5|Mux1~0_combout\);

-- Location: FF_X45_Y11_N49
\inst|inst5|regs[6][14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux1~0_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst5|Decoder0~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst5|regs[6][14]~q\);

-- Location: LABCELL_X48_Y10_N24
\inst|inst5|Mux33~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux33~2_combout\ = ( \inst|inst5|regs[14][14]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( (\inst|instruction_r|t_Rz\(3)) # (\inst|inst5|regs[6][14]~q\) ) ) ) # ( !\inst|inst5|regs[14][14]~q\ & ( \inst|instruction_r|t_Rz\(2) & ( 
-- (\inst|inst5|regs[6][14]~q\ & !\inst|instruction_r|t_Rz\(3)) ) ) ) # ( \inst|inst5|regs[14][14]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][14]~q\))) # (\inst|instruction_r|t_Rz\(3) & 
-- (\inst|inst5|regs[10][14]~q\)) ) ) ) # ( !\inst|inst5|regs[14][14]~q\ & ( !\inst|instruction_r|t_Rz\(2) & ( (!\inst|instruction_r|t_Rz\(3) & ((\inst|inst5|regs[2][14]~q\))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[10][14]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][14]~q\,
	datab => \inst|inst5|ALT_INV_regs[10][14]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|inst5|ALT_INV_regs[2][14]~q\,
	datae => \inst|inst5|ALT_INV_regs[14][14]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(2),
	combout => \inst|inst5|Mux33~2_combout\);

-- Location: LABCELL_X42_Y12_N42
\inst|inst5|Mux33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux33~0_combout\ = ( \inst|inst5|regs[12][14]~q\ & ( \inst|inst5|regs[0][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[4][14]~q\)))) # (\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[8][14]~q\))) ) ) ) # ( !\inst|inst5|regs[12][14]~q\ & ( \inst|inst5|regs[0][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[4][14]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][14]~q\ & ((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[12][14]~q\ & ( !\inst|inst5|regs[0][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & (((\inst|inst5|regs[4][14]~q\ & 
-- \inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))) # (\inst|inst5|regs[8][14]~q\))) ) ) ) # ( !\inst|inst5|regs[12][14]~q\ & ( !\inst|inst5|regs[0][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & 
-- (((\inst|inst5|regs[4][14]~q\ & \inst|instruction_r|t_Rz\(2))))) # (\inst|instruction_r|t_Rz\(3) & (\inst|inst5|regs[8][14]~q\ & ((!\inst|instruction_r|t_Rz\(2))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datab => \inst|inst5|ALT_INV_regs[8][14]~q\,
	datac => \inst|inst5|ALT_INV_regs[4][14]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[12][14]~q\,
	dataf => \inst|inst5|ALT_INV_regs[0][14]~q\,
	combout => \inst|inst5|Mux33~0_combout\);

-- Location: MLABCELL_X47_Y13_N42
\inst|inst5|Mux33~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux33~1_combout\ = ( \inst|inst5|regs[13][14]~q\ & ( \inst|inst5|regs[9][14]~q\ & ( ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][14]~q\)))) # 
-- (\inst|instruction_r|t_Rz\(3)) ) ) ) # ( !\inst|inst5|regs[13][14]~q\ & ( \inst|inst5|regs[9][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[5][14]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((!\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( \inst|inst5|regs[13][14]~q\ & ( !\inst|inst5|regs[9][14]~q\ & ( (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & 
-- (\inst|inst5|regs[1][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][14]~q\))))) # (\inst|instruction_r|t_Rz\(3) & (((\inst|instruction_r|t_Rz\(2))))) ) ) ) # ( !\inst|inst5|regs[13][14]~q\ & ( !\inst|inst5|regs[9][14]~q\ & ( 
-- (!\inst|instruction_r|t_Rz\(3) & ((!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[1][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[5][14]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000110000010100000011111101011111001100000101111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[1][14]~q\,
	datab => \inst|inst5|ALT_INV_regs[5][14]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rz\(3),
	datad => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datae => \inst|inst5|ALT_INV_regs[13][14]~q\,
	dataf => \inst|inst5|ALT_INV_regs[9][14]~q\,
	combout => \inst|inst5|Mux33~1_combout\);

-- Location: MLABCELL_X39_Y11_N33
\inst|inst5|Mux33~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux33~3_combout\ = ( \inst|inst5|regs[11][14]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2)) # (\inst|inst5|regs[15][14]~q\) ) ) ) # ( !\inst|inst5|regs[11][14]~q\ & ( \inst|instruction_r|t_Rz\(3) & ( 
-- (\inst|instruction_r|t_Rz\(2) & \inst|inst5|regs[15][14]~q\) ) ) ) # ( \inst|inst5|regs[11][14]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & 
-- ((\inst|inst5|regs[7][14]~q\))) ) ) ) # ( !\inst|inst5|regs[11][14]~q\ & ( !\inst|instruction_r|t_Rz\(3) & ( (!\inst|instruction_r|t_Rz\(2) & (\inst|inst5|regs[3][14]~q\)) # (\inst|instruction_r|t_Rz\(2) & ((\inst|inst5|regs[7][14]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[3][14]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(2),
	datac => \inst|inst5|ALT_INV_regs[7][14]~q\,
	datad => \inst|inst5|ALT_INV_regs[15][14]~q\,
	datae => \inst|inst5|ALT_INV_regs[11][14]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rz\(3),
	combout => \inst|inst5|Mux33~3_combout\);

-- Location: LABCELL_X42_Y12_N3
\inst|inst5|Mux33~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux33~4_combout\ = ( \inst|instruction_r|t_Rz\(1) & ( \inst|inst5|Mux33~3_combout\ & ( (\inst|instruction_r|t_Rz\(0)) # (\inst|inst5|Mux33~2_combout\) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( \inst|inst5|Mux33~3_combout\ & ( 
-- (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux33~0_combout\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|Mux33~1_combout\))) ) ) ) # ( \inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|Mux33~3_combout\ & ( (\inst|inst5|Mux33~2_combout\ & 
-- !\inst|instruction_r|t_Rz\(0)) ) ) ) # ( !\inst|instruction_r|t_Rz\(1) & ( !\inst|inst5|Mux33~3_combout\ & ( (!\inst|instruction_r|t_Rz\(0) & (\inst|inst5|Mux33~0_combout\)) # (\inst|instruction_r|t_Rz\(0) & ((\inst|inst5|Mux33~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111010001000100010000001100001111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux33~2_combout\,
	datab => \inst|instruction_r|ALT_INV_t_Rz\(0),
	datac => \inst|inst5|ALT_INV_Mux33~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux33~1_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Rz\(1),
	dataf => \inst|inst5|ALT_INV_Mux33~3_combout\,
	combout => \inst|inst5|Mux33~4_combout\);

-- Location: MLABCELL_X39_Y13_N12
\inst|op1|reg_out~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out~18_combout\ = ( \inst|instruction_r|t_Operand\(14) & ( \inst|inst5|Mux17~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\) # ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst5|Mux33~4_combout\)) # 
-- (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst2|output_signal[14]~12_combout\)))) ) ) ) # ( !\inst|instruction_r|t_Operand\(14) & ( \inst|inst5|Mux17~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- (((!\inst|inst1|alu_op1_sel[0]~0_combout\)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst5|Mux33~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst2|output_signal[14]~12_combout\))))) 
-- ) ) ) # ( \inst|instruction_r|t_Operand\(14) & ( !\inst|inst5|Mux17~4_combout\ & ( (!\inst|inst1|alu_op1_sel[1]~2_combout\ & (((\inst|inst1|alu_op1_sel[0]~0_combout\)))) # (\inst|inst1|alu_op1_sel[1]~2_combout\ & ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & 
-- (\inst|inst5|Mux33~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst2|output_signal[14]~12_combout\))))) ) ) ) # ( !\inst|instruction_r|t_Operand\(14) & ( !\inst|inst5|Mux17~4_combout\ & ( (\inst|inst1|alu_op1_sel[1]~2_combout\ & 
-- ((!\inst|inst1|alu_op1_sel[0]~0_combout\ & (\inst|inst5|Mux33~4_combout\)) # (\inst|inst1|alu_op1_sel[0]~0_combout\ & ((\inst|inst2|output_signal[14]~12_combout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000011000001011111001111110101000000111111010111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux33~4_combout\,
	datab => \inst|inst2|ALT_INV_output_signal[14]~12_combout\,
	datac => \inst|inst1|ALT_INV_alu_op1_sel[1]~2_combout\,
	datad => \inst|inst1|ALT_INV_alu_op1_sel[0]~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Operand\(14),
	dataf => \inst|inst5|ALT_INV_Mux17~4_combout\,
	combout => \inst|op1|reg_out~18_combout\);

-- Location: FF_X39_Y13_N14
\inst|op1|reg_out[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|op1|reg_out~18_combout\,
	sclr => \inst|inst1|ALT_INV_state.T0~q\,
	ena => \inst|op1|reg_out[4]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|op1|reg_out\(14));

-- Location: LABCELL_X42_Y13_N36
\inst|inst2|output_signal[14]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[14]~12_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|Mux13~0_combout\ & (((\inst|program_counter|tempIncr\(14))))) # (\inst|inst1|Mux13~0_combout\ & ((!\inst|inst1|state.T3~q\ & 
-- ((\inst|program_counter|tempIncr\(14)))) # (\inst|inst1|state.T3~q\ & (\inst|op1|reg_out\(14))))) ) ) # ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr\(14) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datab => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|op1|ALT_INV_reg_out\(14),
	datad => \inst|program_counter|ALT_INV_tempIncr\(14),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[14]~12_combout\);

-- Location: FF_X40_Y14_N44
\inst|program_counter|tempAddress[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[14]~12_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(14));

-- Location: LABCELL_X40_Y14_N39
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\ = ( \inst|program_counter|tempAddress\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|program_counter|ALT_INV_tempAddress\(14),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\);

-- Location: FF_X40_Y14_N41
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\);

-- Location: LABCELL_X42_Y16_N36
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\)))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a10\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a26\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a42\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a58\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101100010011100110100100011011001111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a58\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a42\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a10\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a26\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y16_N30
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ & ( 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\ & 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\ & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\)))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a122\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a90\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a74\)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a106\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001110101010100100111101010100010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a74\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a106\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a122\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a90\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

-- Location: LABCELL_X42_Y16_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) ) # ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a[2]~DUPLICATE_q\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

-- Location: LABCELL_X42_Y16_N42
\inst|instruction_r|t_OP[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|instruction_r|t_OP[2]~feeder_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~2_combout\,
	combout => \inst|instruction_r|t_OP[2]~feeder_combout\);

-- Location: FF_X42_Y16_N43
\inst|instruction_r|t_OP[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|instruction_r|t_OP[2]~feeder_combout\,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_OP[2]~DUPLICATE_q\);

-- Location: MLABCELL_X39_Y6_N39
\inst|inst1|Mux13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Mux13~0_combout\ = ( \inst|instruction_r|t_Am\(0) & ( \inst|instruction_r|t_Am\(1) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & \inst|instruction_r|t_OP\(3)) ) ) ) # ( \inst|instruction_r|t_Am\(0) & ( !\inst|instruction_r|t_Am\(1) & ( 
-- (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ((\inst|instruction_r|t_OP\(3)))) # (\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (\inst|inst3|z_flag~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000110110001101100000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|inst3|ALT_INV_z_flag~q\,
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_Am\(0),
	dataf => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|Mux13~0_combout\);

-- Location: FF_X42_Y14_N34
\inst|program_counter|tempIncr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|program_counter|Add0~49_sumout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempIncr\(12));

-- Location: LABCELL_X43_Y14_N0
\inst|inst2|output_signal[12]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst2|output_signal[12]~13_combout\ = ( \inst|inst1|Selector4~0_combout\ & ( (!\inst|inst1|state.T3~q\ & (((\inst|program_counter|tempIncr\(12))))) # (\inst|inst1|state.T3~q\ & ((!\inst|inst1|Mux13~0_combout\ & 
-- ((\inst|program_counter|tempIncr\(12)))) # (\inst|inst1|Mux13~0_combout\ & (\inst|op1|reg_out\(12))))) ) ) # ( !\inst|inst1|Selector4~0_combout\ & ( \inst|program_counter|tempIncr\(12) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datab => \inst|inst1|ALT_INV_Mux13~0_combout\,
	datac => \inst|op1|ALT_INV_reg_out\(12),
	datad => \inst|program_counter|ALT_INV_tempIncr\(12),
	dataf => \inst|inst1|ALT_INV_Selector4~0_combout\,
	combout => \inst|inst2|output_signal[12]~13_combout\);

-- Location: FF_X40_Y14_N17
\inst|program_counter|tempAddress[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst2|output_signal[12]~13_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|Selector0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|program_counter|tempAddress\(12));

-- Location: LABCELL_X40_Y14_N21
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\ = ( \inst|program_counter|tempAddress\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|program_counter|ALT_INV_tempAddress\(12),
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\);

-- Location: FF_X40_Y14_N22
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0));

-- Location: LABCELL_X42_Y11_N12
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ & ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a115\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a67\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a99\ & \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a83\ & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a83\,
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a99\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a115\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a67\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

-- Location: FF_X40_Y14_N40
\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(2));

-- Location: LABCELL_X27_Y11_N24
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ & ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\))) ) ) ) # ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ & ( 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ & ( (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\)))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\)))) ) ) ) # ( \inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\)))) # 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\))) ) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a3\ & ( !\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a19\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a35\))) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- (\inst|prog_mem_inst|altsyncram_component|auto_generated|ram_block1a51\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011100010011010101101000101011001111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a51\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a35\,
	datae => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a3\,
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_ram_block1a19\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

-- Location: LABCELL_X42_Y11_N21
\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = ( \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( 
-- (!\inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(2)) # (\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\) ) ) # ( 
-- !\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ & ( (\inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ & 
-- \inst|prog_mem_inst|altsyncram_component|auto_generated|address_reg_a\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datad => \inst|prog_mem_inst|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	dataf => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

-- Location: FF_X42_Y11_N16
\inst|instruction_r|t_Rx[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|prog_mem_inst|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	sload => VCC,
	ena => \inst|inst1|state.T1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|instruction_r|t_Rx[3]~DUPLICATE_q\);

-- Location: MLABCELL_X47_Y13_N48
\inst|inst5|Mux25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux25~1_combout\ = ( \inst|inst5|regs[5][6]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1)) # (\inst|inst5|regs[7][6]~q\) ) ) ) # ( !\inst|inst5|regs[5][6]~q\ & ( \inst|instruction_r|t_Rx\(0) & ( 
-- (\inst|instruction_r|t_Rx\(1) & \inst|inst5|regs[7][6]~q\) ) ) ) # ( \inst|inst5|regs[5][6]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][6]~q\))) # (\inst|instruction_r|t_Rx\(1) & 
-- (\inst|inst5|regs[6][6]~q\)) ) ) ) # ( !\inst|inst5|regs[5][6]~q\ & ( !\inst|instruction_r|t_Rx\(0) & ( (!\inst|instruction_r|t_Rx\(1) & ((\inst|inst5|regs[4][6]~q\))) # (\inst|instruction_r|t_Rx\(1) & (\inst|inst5|regs[6][6]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100000000001100111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[6][6]~q\,
	datab => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datac => \inst|inst5|ALT_INV_regs[4][6]~q\,
	datad => \inst|inst5|ALT_INV_regs[7][6]~q\,
	datae => \inst|inst5|ALT_INV_regs[5][6]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(0),
	combout => \inst|inst5|Mux25~1_combout\);

-- Location: LABCELL_X48_Y13_N24
\inst|inst5|Mux25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux25~0_combout\ = ( \inst|inst5|regs[1][6]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][6]~q\))) ) ) ) # ( 
-- !\inst|inst5|regs[1][6]~q\ & ( \inst|instruction_r|t_Rx\(1) & ( (!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[2][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[3][6]~q\))) ) ) ) # ( \inst|inst5|regs[1][6]~q\ & ( 
-- !\inst|instruction_r|t_Rx\(1) & ( (\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[0][6]~q\) ) ) ) # ( !\inst|inst5|regs[1][6]~q\ & ( !\inst|instruction_r|t_Rx\(1) & ( (\inst|inst5|regs[0][6]~q\ & !\inst|instruction_r|t_Rx\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[0][6]~q\,
	datab => \inst|inst5|ALT_INV_regs[2][6]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|inst5|ALT_INV_regs[3][6]~q\,
	datae => \inst|inst5|ALT_INV_regs[1][6]~q\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(1),
	combout => \inst|inst5|Mux25~0_combout\);

-- Location: LABCELL_X48_Y11_N36
\inst|inst5|Mux25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux25~2_combout\ = ( \inst|inst5|regs[10][6]~q\ & ( \inst|inst5|regs[11][6]~q\ & ( ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[8][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[9][6]~q\)))) # 
-- (\inst|instruction_r|t_Rx\(1)) ) ) ) # ( !\inst|inst5|regs[10][6]~q\ & ( \inst|inst5|regs[11][6]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[8][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[9][6]~q\))))) # (\inst|instruction_r|t_Rx\(1) & (((\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( \inst|inst5|regs[10][6]~q\ & ( !\inst|inst5|regs[11][6]~q\ & ( (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & 
-- (\inst|inst5|regs[8][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[9][6]~q\))))) # (\inst|instruction_r|t_Rx\(1) & (((!\inst|instruction_r|t_Rx\(0))))) ) ) ) # ( !\inst|inst5|regs[10][6]~q\ & ( !\inst|inst5|regs[11][6]~q\ & ( 
-- (!\inst|instruction_r|t_Rx\(1) & ((!\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[8][6]~q\)) # (\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[9][6]~q\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010011101110000101000100010010111110111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx\(1),
	datab => \inst|inst5|ALT_INV_regs[8][6]~q\,
	datac => \inst|inst5|ALT_INV_regs[9][6]~q\,
	datad => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datae => \inst|inst5|ALT_INV_regs[10][6]~q\,
	dataf => \inst|inst5|ALT_INV_regs[11][6]~q\,
	combout => \inst|inst5|Mux25~2_combout\);

-- Location: LABCELL_X45_Y13_N18
\inst|inst5|Mux25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux25~3_combout\ = ( \inst|instruction_r|t_Rx\(1) & ( \inst|inst5|regs[12][6]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & ((\inst|inst5|regs[14][6]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[15][6]~q\)) ) ) ) # ( 
-- !\inst|instruction_r|t_Rx\(1) & ( \inst|inst5|regs[12][6]~q\ & ( (!\inst|instruction_r|t_Rx\(0)) # (\inst|inst5|regs[13][6]~q\) ) ) ) # ( \inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|regs[12][6]~q\ & ( (!\inst|instruction_r|t_Rx\(0) & 
-- ((\inst|inst5|regs[14][6]~q\))) # (\inst|instruction_r|t_Rx\(0) & (\inst|inst5|regs[15][6]~q\)) ) ) ) # ( !\inst|instruction_r|t_Rx\(1) & ( !\inst|inst5|regs[12][6]~q\ & ( (\inst|inst5|regs[13][6]~q\ & \inst|instruction_r|t_Rx\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_regs[13][6]~q\,
	datab => \inst|inst5|ALT_INV_regs[15][6]~q\,
	datac => \inst|instruction_r|ALT_INV_t_Rx\(0),
	datad => \inst|inst5|ALT_INV_regs[14][6]~q\,
	datae => \inst|instruction_r|ALT_INV_t_Rx\(1),
	dataf => \inst|inst5|ALT_INV_regs[12][6]~q\,
	combout => \inst|inst5|Mux25~3_combout\);

-- Location: LABCELL_X48_Y13_N21
\inst|inst5|Mux25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst5|Mux25~4_combout\ = ( \inst|inst5|Mux25~3_combout\ & ( \inst|instruction_r|t_Rx\(2) & ( (\inst|inst5|Mux25~1_combout\) # (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\) ) ) ) # ( !\inst|inst5|Mux25~3_combout\ & ( \inst|instruction_r|t_Rx\(2) & ( 
-- (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & \inst|inst5|Mux25~1_combout\) ) ) ) # ( \inst|inst5|Mux25~3_combout\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|Mux25~0_combout\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|Mux25~2_combout\))) ) ) ) # ( !\inst|inst5|Mux25~3_combout\ & ( !\inst|instruction_r|t_Rx\(2) & ( (!\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & (\inst|inst5|Mux25~0_combout\)) # 
-- (\inst|instruction_r|t_Rx[3]~DUPLICATE_q\ & ((\inst|inst5|Mux25~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100100010001000100111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Rx[3]~DUPLICATE_q\,
	datab => \inst|inst5|ALT_INV_Mux25~1_combout\,
	datac => \inst|inst5|ALT_INV_Mux25~0_combout\,
	datad => \inst|inst5|ALT_INV_Mux25~2_combout\,
	datae => \inst|inst5|ALT_INV_Mux25~3_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Rx\(2),
	combout => \inst|inst5|Mux25~4_combout\);

-- Location: LABCELL_X46_Y14_N3
\inst|inst9|dpcr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[6]~feeder_combout\ = ( \inst|inst5|Mux25~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux25~4_combout\,
	combout => \inst|inst9|dpcr[6]~feeder_combout\);

-- Location: MLABCELL_X39_Y12_N3
\inst|inst1|Equal8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|Equal8~0_combout\ = ( !\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & ( \inst|instruction_r|t_OP\(5) & ( (\inst|instruction_r|t_OP\(3) & (!\inst|instruction_r|t_OP\(1) & !\inst|instruction_r|t_OP\(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP\(3),
	datab => \inst|instruction_r|ALT_INV_t_OP\(1),
	datac => \inst|instruction_r|ALT_INV_t_OP\(0),
	datae => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	dataf => \inst|instruction_r|ALT_INV_t_OP\(5),
	combout => \inst|inst1|Equal8~0_combout\);

-- Location: MLABCELL_X39_Y12_N54
\inst|inst1|dpcr_lsb_sel~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|dpcr_lsb_sel~0_combout\ = ( \inst|inst1|Equal8~0_combout\ & ( \inst|instruction_r|t_Am\(0) & ( (\inst|inst1|state.T3~q\ & !\inst|instruction_r|t_OP\(4)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst1|ALT_INV_state.T3~q\,
	datac => \inst|instruction_r|ALT_INV_t_OP\(4),
	datae => \inst|inst1|ALT_INV_Equal8~0_combout\,
	dataf => \inst|instruction_r|ALT_INV_t_Am\(0),
	combout => \inst|inst1|dpcr_lsb_sel~0_combout\);

-- Location: LABCELL_X46_Y14_N48
\inst|inst1|dpcr_lsb_sel~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|dpcr_lsb_sel~1_combout\ = ( !\inst|instruction_r|t_Am\(1) & ( \inst|inst1|dpcr_lsb_sel~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst1|ALT_INV_dpcr_lsb_sel~0_combout\,
	datae => \inst|instruction_r|ALT_INV_t_Am\(1),
	combout => \inst|inst1|dpcr_lsb_sel~1_combout\);

-- Location: FF_X46_Y14_N4
\inst|inst9|dpcr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[6]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(6),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(6));

-- Location: LABCELL_X50_Y11_N51
\inst|inst9|dpcr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[5]~feeder_combout\ = \inst|inst5|Mux26~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux26~4_combout\,
	combout => \inst|inst9|dpcr[5]~feeder_combout\);

-- Location: FF_X50_Y11_N52
\inst|inst9|dpcr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[5]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(5),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(5));

-- Location: LABCELL_X42_Y10_N3
\inst|inst9|dpcr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[4]~feeder_combout\ = ( \inst|inst5|Mux27~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux27~4_combout\,
	combout => \inst|inst9|dpcr[4]~feeder_combout\);

-- Location: FF_X42_Y10_N4
\inst|inst9|dpcr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[4]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(4),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(4));

-- Location: LABCELL_X43_Y8_N3
\inst|inst9|dpcr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[3]~feeder_combout\ = ( \inst|inst5|Mux28~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux28~4_combout\,
	combout => \inst|inst9|dpcr[3]~feeder_combout\);

-- Location: FF_X43_Y8_N4
\inst|inst9|dpcr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[3]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(3),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(3));

-- Location: LABCELL_X50_Y11_N30
\inst|inst9|dpcr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[2]~feeder_combout\ = ( \inst|inst5|Mux29~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux29~4_combout\,
	combout => \inst|inst9|dpcr[2]~feeder_combout\);

-- Location: FF_X50_Y11_N31
\inst|inst9|dpcr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[2]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(2),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(2));

-- Location: LABCELL_X46_Y14_N54
\inst|inst9|dpcr[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[1]~feeder_combout\ = \inst|inst5|Mux30~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst5|ALT_INV_Mux30~4_combout\,
	combout => \inst|inst9|dpcr[1]~feeder_combout\);

-- Location: FF_X46_Y14_N55
\inst|inst9|dpcr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[1]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(1),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(1));

-- Location: LABCELL_X42_Y9_N48
\inst|inst9|dpcr[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[0]~feeder_combout\ = ( \inst|inst5|Mux31~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux31~4_combout\,
	combout => \inst|inst9|dpcr[0]~feeder_combout\);

-- Location: FF_X42_Y9_N49
\inst|inst9|dpcr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[0]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(0),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(0));

-- Location: LABCELL_X42_Y13_N24
\inst|inst9|dpcr[13]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[13]~feeder_combout\ = ( \inst|inst5|Mux18~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux18~4_combout\,
	combout => \inst|inst9|dpcr[13]~feeder_combout\);

-- Location: FF_X42_Y13_N25
\inst|inst9|dpcr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[13]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(13),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(13));

-- Location: LABCELL_X50_Y11_N39
\inst|inst9|dpcr[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[12]~feeder_combout\ = ( \inst|inst5|Mux19~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux19~4_combout\,
	combout => \inst|inst9|dpcr[12]~feeder_combout\);

-- Location: FF_X50_Y11_N40
\inst|inst9|dpcr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[12]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(12),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(12));

-- Location: LABCELL_X50_Y11_N45
\inst|inst9|dpcr[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[11]~feeder_combout\ = ( \inst|inst5|Mux20~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux20~4_combout\,
	combout => \inst|inst9|dpcr[11]~feeder_combout\);

-- Location: FF_X50_Y11_N46
\inst|inst9|dpcr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[11]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(11),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(11));

-- Location: LABCELL_X42_Y10_N9
\inst|inst9|dpcr[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[10]~feeder_combout\ = ( \inst|inst5|Mux21~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux21~4_combout\,
	combout => \inst|inst9|dpcr[10]~feeder_combout\);

-- Location: FF_X42_Y10_N11
\inst|inst9|dpcr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[10]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(10),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(10));

-- Location: LABCELL_X50_Y11_N15
\inst|inst9|dpcr[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[9]~feeder_combout\ = \inst|inst5|Mux22~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux22~4_combout\,
	combout => \inst|inst9|dpcr[9]~feeder_combout\);

-- Location: FF_X50_Y11_N16
\inst|inst9|dpcr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[9]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(9),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(9));

-- Location: LABCELL_X43_Y8_N30
\inst|inst9|dpcr[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[8]~feeder_combout\ = ( \inst|inst5|Mux23~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux23~4_combout\,
	combout => \inst|inst9|dpcr[8]~feeder_combout\);

-- Location: FF_X43_Y8_N31
\inst|inst9|dpcr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[8]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(8),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(8));

-- Location: LABCELL_X43_Y8_N27
\inst|inst9|dpcr[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[7]~feeder_combout\ = ( \inst|inst5|Mux24~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux24~4_combout\,
	combout => \inst|inst9|dpcr[7]~feeder_combout\);

-- Location: FF_X43_Y8_N28
\inst|inst9|dpcr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[7]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(7),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(7));

-- Location: LABCELL_X42_Y9_N42
\inst|inst9|dpcr[20]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[20]~feeder_combout\ = ( \inst|inst5|Mux43~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux43~4_combout\,
	combout => \inst|inst9|dpcr[20]~feeder_combout\);

-- Location: FF_X42_Y9_N44
\inst|inst9|dpcr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[20]~feeder_combout\,
	asdata => \inst|inst5|Mux27~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(20));

-- Location: LABCELL_X42_Y10_N15
\inst|inst9|dpcr[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[19]~feeder_combout\ = \inst|inst5|Mux44~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux44~4_combout\,
	combout => \inst|inst9|dpcr[19]~feeder_combout\);

-- Location: FF_X42_Y10_N17
\inst|inst9|dpcr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[19]~feeder_combout\,
	asdata => \inst|inst5|Mux28~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(19));

-- Location: LABCELL_X46_Y14_N12
\inst|inst9|dpcr[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[18]~feeder_combout\ = ( \inst|inst5|Mux45~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux45~4_combout\,
	combout => \inst|inst9|dpcr[18]~feeder_combout\);

-- Location: FF_X46_Y14_N13
\inst|inst9|dpcr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[18]~feeder_combout\,
	asdata => \inst|inst5|Mux29~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(18));

-- Location: LABCELL_X46_Y14_N42
\inst|inst9|dpcr[17]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[17]~feeder_combout\ = ( \inst|inst5|Mux46~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux46~4_combout\,
	combout => \inst|inst9|dpcr[17]~feeder_combout\);

-- Location: FF_X46_Y14_N43
\inst|inst9|dpcr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[17]~feeder_combout\,
	asdata => \inst|inst5|Mux30~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(17));

-- Location: LABCELL_X37_Y11_N39
\inst|inst9|dpcr[16]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[16]~feeder_combout\ = ( \inst|inst5|Mux47~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux47~4_combout\,
	combout => \inst|inst9|dpcr[16]~feeder_combout\);

-- Location: FF_X37_Y11_N40
\inst|inst9|dpcr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[16]~feeder_combout\,
	asdata => \inst|inst5|Mux31~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(16));

-- Location: LABCELL_X42_Y10_N42
\inst|inst9|dpcr[15]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[15]~feeder_combout\ = ( \inst|inst5|Mux16~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux16~4_combout\,
	combout => \inst|inst9|dpcr[15]~feeder_combout\);

-- Location: FF_X42_Y10_N43
\inst|inst9|dpcr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[15]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(15),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(15));

-- Location: LABCELL_X42_Y13_N54
\inst|inst9|dpcr[14]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[14]~feeder_combout\ = \inst|inst5|Mux17~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst5|ALT_INV_Mux17~4_combout\,
	combout => \inst|inst9|dpcr[14]~feeder_combout\);

-- Location: FF_X42_Y13_N55
\inst|inst9|dpcr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[14]~feeder_combout\,
	asdata => \inst|instruction_r|t_Operand\(14),
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(14));

-- Location: LABCELL_X50_Y11_N6
\inst|inst9|dpcr[27]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[27]~feeder_combout\ = \inst|inst5|Mux36~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \inst|inst5|ALT_INV_Mux36~4_combout\,
	combout => \inst|inst9|dpcr[27]~feeder_combout\);

-- Location: FF_X50_Y11_N7
\inst|inst9|dpcr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[27]~feeder_combout\,
	asdata => \inst|inst5|Mux20~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(27));

-- Location: LABCELL_X42_Y10_N39
\inst|inst9|dpcr[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[26]~feeder_combout\ = ( \inst|inst5|Mux37~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux37~4_combout\,
	combout => \inst|inst9|dpcr[26]~feeder_combout\);

-- Location: FF_X42_Y10_N41
\inst|inst9|dpcr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[26]~feeder_combout\,
	asdata => \inst|inst5|Mux21~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(26));

-- Location: LABCELL_X50_Y11_N9
\inst|inst9|dpcr[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[25]~feeder_combout\ = \inst|inst5|Mux38~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|inst5|ALT_INV_Mux38~4_combout\,
	combout => \inst|inst9|dpcr[25]~feeder_combout\);

-- Location: FF_X50_Y11_N10
\inst|inst9|dpcr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[25]~feeder_combout\,
	asdata => \inst|inst5|Mux22~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(25));

-- Location: LABCELL_X50_Y11_N12
\inst|inst9|dpcr[24]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[24]~feeder_combout\ = ( \inst|inst5|Mux39~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux39~4_combout\,
	combout => \inst|inst9|dpcr[24]~feeder_combout\);

-- Location: FF_X50_Y11_N13
\inst|inst9|dpcr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[24]~feeder_combout\,
	asdata => \inst|inst5|Mux23~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(24));

-- Location: LABCELL_X43_Y8_N54
\inst|inst9|dpcr[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[23]~feeder_combout\ = \inst|inst5|Mux40~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst5|ALT_INV_Mux40~4_combout\,
	combout => \inst|inst9|dpcr[23]~feeder_combout\);

-- Location: FF_X43_Y8_N55
\inst|inst9|dpcr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[23]~feeder_combout\,
	asdata => \inst|inst5|Mux24~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(23));

-- Location: LABCELL_X46_Y14_N36
\inst|inst9|dpcr[22]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[22]~feeder_combout\ = \inst|inst5|Mux41~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst5|ALT_INV_Mux41~4_combout\,
	combout => \inst|inst9|dpcr[22]~feeder_combout\);

-- Location: FF_X46_Y14_N37
\inst|inst9|dpcr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[22]~feeder_combout\,
	asdata => \inst|inst5|Mux25~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(22));

-- Location: LABCELL_X50_Y11_N0
\inst|inst9|dpcr[21]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[21]~feeder_combout\ = \inst|inst5|Mux42~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \inst|inst5|ALT_INV_Mux42~4_combout\,
	combout => \inst|inst9|dpcr[21]~feeder_combout\);

-- Location: FF_X50_Y11_N1
\inst|inst9|dpcr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[21]~feeder_combout\,
	asdata => \inst|inst5|Mux26~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(21));

-- Location: LABCELL_X42_Y10_N12
\inst|inst9|dpcr[31]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[31]~feeder_combout\ = \inst|inst5|Mux32~4_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \inst|inst5|ALT_INV_Mux32~4_combout\,
	combout => \inst|inst9|dpcr[31]~feeder_combout\);

-- Location: FF_X42_Y10_N13
\inst|inst9|dpcr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[31]~feeder_combout\,
	asdata => \inst|inst5|Mux16~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(31));

-- Location: LABCELL_X42_Y13_N39
\inst|inst9|dpcr[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[30]~feeder_combout\ = ( \inst|inst5|Mux33~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux33~4_combout\,
	combout => \inst|inst9|dpcr[30]~feeder_combout\);

-- Location: FF_X42_Y13_N41
\inst|inst9|dpcr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[30]~feeder_combout\,
	asdata => \inst|inst5|Mux17~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(30));

-- Location: LABCELL_X46_Y14_N33
\inst|inst9|dpcr[29]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[29]~feeder_combout\ = ( \inst|inst5|Mux34~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux34~4_combout\,
	combout => \inst|inst9|dpcr[29]~feeder_combout\);

-- Location: FF_X46_Y14_N34
\inst|inst9|dpcr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[29]~feeder_combout\,
	asdata => \inst|inst5|Mux18~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(29));

-- Location: LABCELL_X50_Y11_N3
\inst|inst9|dpcr[28]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|dpcr[28]~feeder_combout\ = ( \inst|inst5|Mux35~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux35~4_combout\,
	combout => \inst|inst9|dpcr[28]~feeder_combout\);

-- Location: FF_X50_Y11_N4
\inst|inst9|dpcr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|dpcr[28]~feeder_combout\,
	asdata => \inst|inst5|Mux19~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => \inst|inst1|dpcr_lsb_sel~1_combout\,
	ena => \inst|inst1|dpcr_lsb_sel~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|dpcr\(28));

-- Location: MLABCELL_X39_Y12_N12
\inst|op1|reg_out[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|op1|reg_out[4]~0_combout\ = ( \inst|instruction_r|t_OP\(5) & ( (!\inst|instruction_r|t_OP[2]~DUPLICATE_q\ & (\inst|instruction_r|t_OP\(1) & (\inst|instruction_r|t_OP\(4) & \inst|instruction_r|t_Am\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_OP[2]~DUPLICATE_q\,
	datab => \inst|instruction_r|ALT_INV_t_OP\(1),
	datac => \inst|instruction_r|ALT_INV_t_OP\(4),
	datad => \inst|instruction_r|ALT_INV_t_Am\(1),
	dataf => \inst|instruction_r|ALT_INV_t_OP\(5),
	combout => \inst|op1|reg_out[4]~0_combout\);

-- Location: MLABCELL_X39_Y12_N18
\inst|inst1|sop_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst1|sop_wr~0_combout\ = ( !\inst|instruction_r|t_OP\(0) & ( \inst|inst1|state.T3~q\ & ( (\inst|instruction_r|t_Am\(0) & (\inst|op1|reg_out[4]~0_combout\ & \inst|instruction_r|t_OP\(3))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst|instruction_r|ALT_INV_t_Am\(0),
	datab => \inst|op1|ALT_INV_reg_out[4]~0_combout\,
	datac => \inst|instruction_r|ALT_INV_t_OP\(3),
	datae => \inst|instruction_r|ALT_INV_t_OP\(0),
	dataf => \inst|inst1|ALT_INV_state.T3~q\,
	combout => \inst|inst1|sop_wr~0_combout\);

-- Location: FF_X42_Y9_N40
\inst|inst9|sop[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux22~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(9));

-- Location: LABCELL_X45_Y8_N24
\inst|inst9|sop[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|sop[8]~feeder_combout\ = ( \inst|inst5|Mux23~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux23~4_combout\,
	combout => \inst|inst9|sop[8]~feeder_combout\);

-- Location: FF_X45_Y8_N25
\inst|inst9|sop[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|sop[8]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(8));

-- Location: FF_X45_Y8_N43
\inst|inst9|sop[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux24~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(7));

-- Location: FF_X45_Y9_N1
\inst|inst9|sop[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux25~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(6));

-- Location: FF_X45_Y9_N43
\inst|inst9|sop[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux26~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(5));

-- Location: LABCELL_X45_Y9_N48
\inst|inst9|sop[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|sop[4]~feeder_combout\ = ( \inst|inst5|Mux27~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux27~4_combout\,
	combout => \inst|inst9|sop[4]~feeder_combout\);

-- Location: FF_X45_Y9_N49
\inst|inst9|sop[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|sop[4]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(4));

-- Location: FF_X45_Y8_N49
\inst|inst9|sop[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \inst|inst5|Mux28~4_combout\,
	clrn => \inst|inst1|state.T0~q\,
	sload => VCC,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(3));

-- Location: LABCELL_X45_Y9_N51
\inst|inst9|sop[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|sop[2]~feeder_combout\ = ( \inst|inst5|Mux29~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux29~4_combout\,
	combout => \inst|inst9|sop[2]~feeder_combout\);

-- Location: FF_X45_Y9_N52
\inst|inst9|sop[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|sop[2]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(2));

-- Location: LABCELL_X45_Y9_N21
\inst|inst9|sop[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|sop[1]~feeder_combout\ = ( \inst|inst5|Mux30~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux30~4_combout\,
	combout => \inst|inst9|sop[1]~feeder_combout\);

-- Location: FF_X45_Y9_N22
\inst|inst9|sop[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|sop[1]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(1));

-- Location: LABCELL_X42_Y9_N30
\inst|inst9|sop[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst|inst9|sop[0]~feeder_combout\ = ( \inst|inst5|Mux31~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \inst|inst5|ALT_INV_Mux31~4_combout\,
	combout => \inst|inst9|sop[0]~feeder_combout\);

-- Location: FF_X42_Y9_N31
\inst|inst9|sop[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \inst|inst9|sop[0]~feeder_combout\,
	clrn => \inst|inst1|state.T0~q\,
	ena => \inst|inst1|sop_wr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst|inst9|sop\(0));

-- Location: LABCELL_X64_Y25_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


