#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jul 03 20:17:26 2016
# Process ID: 13996
# Current directory: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15584 F:\Xilinx\Projects\ip_repo\chacha_customip_trial_1.0\chacha_customip_trial_v1_0_project\chacha_customip_trial_v1_0_project.xpr
# Log file: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/vivado.log
# Journal file: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 723.086 ; gain = 138.496
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -jobs 2
[Sun Jul 03 21:31:33 2016] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.runs/synth_1/runme.log
[Sun Jul 03 21:31:33 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/hdl/chacha_customip_trial_v1_0.v" into library work [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/hdl/chacha_customip_trial_v1_0.v:1]
[Sun Jul 03 22:15:36 2016] Launched synth_1...
Run output will be captured here: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun Jul 03 22:26:07 2016] Launched impl_1...
Run output will be captured here: F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.runs/impl_1/runme.log
ipx::open_ipxact_file F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/component.xml
set_property version 3.0 [ipx::current_core]
set_property display_name chacha_customip_trial_v3.0 [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'
close_project
****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/chacha_customip_trial_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 03 22:30:19 2016...
open_project F:/Xilinx/Projects/chacha_trial1/chacha_trial1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2016.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'chacha_design.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
chacha_design_chacha_customip_trial_0_0

open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 816.180 ; gain = 25.301
update_compile_order -fileset sources_1
open_bd_design {F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:chacha_customip_trial:2.0 - chacha_customip_trial_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <chacha_design> from BD file <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 875.965 ; gain = 41.668
report_ip_status -name ip_status 
export_ip_user_files -of_objects [get_ips  chacha_design_chacha_customip_trial_0_0] -no_script -reset -quiet
upgrade_ip -vlnv xilinx.com:user:chacha_customip_trial:3.0 [get_ips  chacha_design_chacha_customip_trial_0_0] -log ip_upgrade.log
Upgrading 'F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd'
INFO: [IP_Flow 19-1972] Upgraded chacha_design_chacha_customip_trial_0_0 from chacha_customip_trial_v3.0 2.0 to chacha_customip_trial_v3.0 3.0
WARNING: [IP_Flow 19-4698] Upgrade has added port 'chacha_clk'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'IP chacha_design_chacha_customip_trial_0_0'. These changes may impact your design.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of 'IP chacha_design_chacha_customip_trial_0_0' has identified issues that may require user intervention. Please review the upgrade log 'f:/Xilinx/Projects/chacha_trial1/ip_upgrade.log', and verify that the upgraded IP is correctly configured.
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'F:/Xilinx/Projects/chacha_trial1/ip_upgrade.log'.
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100} CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {20} CONFIG.PCW_EN_CLK1_PORT {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK1] [get_bd_pins chacha_customip_trial_0/chacha_clk]
regenerate_bd_layout
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
validate_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 977.211 ; gain = 0.000
save_bd_design
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
reset_run synth_2
launch_runs impl_2 -to_step write_bitstream -jobs 2
INFO: [BD 41-1662] The design 'chacha_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] chacha_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block chacha_customip_trial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design.hwh
Generated Block Design Tcl file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design_bd.tcl
Generated Hardware Definition File F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.hwdef
[Sun Jul 03 22:35:07 2016] Launched synth_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/synth_2/runme.log
[Sun Jul 03 22:35:07 2016] Launched impl_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1018.301 ; gain = 41.090
report_ip_status -name ip_status 
file copy -force F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/chacha_design_wrapper.sysdef F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf

launch_sdk -workspace F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk -hwspec F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk -hwspec F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {50}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
validate_bd_design
reset_run synth_2
save_bd_design
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
launch_runs impl_2 -jobs 2
INFO: [BD 41-1662] The design 'chacha_design.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.v
Verilog Output written to : F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design_wrapper.v
Wrote  : <F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd> 
WARNING: [xilinx.com:ip:processing_system7:5.5-1] chacha_design_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block chacha_customip_trial_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design.hwh
Generated Block Design Tcl file F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hw_handoff/chacha_design_bd.tcl
Generated Hardware Definition File F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/hdl/chacha_design.hwdef
[Mon Jul 04 00:28:23 2016] Launched synth_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/synth_2/runme.log
[Mon Jul 04 00:28:23 2016] Launched impl_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1151.402 ; gain = 38.883
open_run impl_2
INFO: [Netlist 29-17] Analyzing 293 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-13996-DESKTOP-0GOJOC6/dcp/chacha_design_wrapper_early.xdc]
Finished Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-13996-DESKTOP-0GOJOC6/dcp/chacha_design_wrapper_early.xdc]
Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-13996-DESKTOP-0GOJOC6/dcp/chacha_design_wrapper.xdc]
Finished Parsing XDC File [F:/Xilinx/Projects/ip_repo/chacha_customip_trial_1.0/chacha_customip_trial_v1_0_project/.Xil/Vivado-13996-DESKTOP-0GOJOC6/dcp/chacha_design_wrapper.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1315.398 ; gain = 8.875
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1315.398 ; gain = 8.875
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 1425.500 ; gain = 262.191
open_report: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1491.945 ; gain = 66.445
open_bd_design {F:/Xilinx/Projects/chacha_trial1/chacha_trial1.srcs/sources_1/bd/chacha_design/chacha_design.bd}
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Mon Jul 04 00:50:16 2016] Launched impl_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/runme.log
reset_run impl_2 -prev_step 
launch_runs impl_2 -to_step write_bitstream -jobs 2
[Mon Jul 04 01:13:58 2016] Launched impl_2...
Run output will be captured here: F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/runme.log
file copy -force F:/Xilinx/Projects/chacha_trial1/chacha_trial1.runs/impl_2/chacha_design_wrapper.sysdef F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf

launch_sdk -workspace F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk -hwspec F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk -hwspec F:/Xilinx/Projects/chacha_trial1/chacha_trial1.sdk/chacha_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 04 01:34:28 2016...
