{
	"common_dir" : "C:/Users/thiag/Documents/GitHub/PBL---Sistemas-Digitais---Interface-de-Entrada-e-Sa-da/Verilog/",
	"acds_version" : "Version 22.1std.2",
	"platform" : "windows",
	"os" : "Windows 10",
	"qpf" : "PBL_interface_de_entrada_e_saida.qpf"
}