目錄
中文摘要......................................................II
英文摘要......................................................II
報告內容...................................................... 1
參考文獻...................................................... 6
圖表.......................................................... 8
國科會補助專題研究計畫成果自評表 ............................. 17
國科會補助計畫衍生研發成果推廣資料表 ......................... 18
國科會補助專題研究計畫項下出席國際會議心得報告 ............... 19
I
11. Introduction
Second-generation current conveyor
(CCII) [1] proves to be a versatile
building block that can be used to
implement many analog signal
processing circuits such as active filters
[2-7], sinusoidal oscillators [8-9] or
immittances [10-11]. The CCII has high
output impedance at the z output port.
However, since it has only one output
terminal and a current signal is available
only one instance for each signal
feedback, the CCII is likely to lose the
high output impedance. For this reason,
the multiple output second-generation
current conveyor (MOCCII) was
introduced to permit several positive and
negative outputs. The MOCCIIs based
circuits can implement multiple
feedback current-mode signals without
sacrificing the high output impedance of
the output ports [12-18].
The adjoint transformations of CCII,
inverting second-generation current
conveyor (ICCII) [19] and differential
voltage current conveyor (DVCC) [20]
have been discussed in [21]. However,
the adjoint circuit of MOCCII has not
been studied. Because there are many
MOCCII-based circuits, the adjoint
circuit of MOCCII is needed. This paper
presents a procedure of transforming a
MOCCII to its adjoint one, a new circuit
component which we call the multi-input
differential current conveyer (MIDCC)
is obtained.
A CMOS realization of the MIDCC
with three plus-type input terminals and
two minus-type input terminals is given.
Finally, the transforming of a
current-mode universal biquadratic filter
based on MOCCIIs to its adjoint
voltage-mode counterpart based on
MIDCCs is given as an example to
confirm the theorem.
2. The Adjoint Transformation
The circuit symbol of the MOCCII is
shown in Fig. 1, which shows the two
types of output terminals, the positive
outputs represented by terminal z+ and
the negative by terminal z-. The terminal
characteristic of the MOCCII can be
described by the following matrix
equation:
3of a source follower, which provides a
low-output resistance at port x. The
output voltage of this amplifier without
feedback loop can be expressed as
)]()()[( 532211 Gyyyyyox vvvvvvAv   (3)
where Ao is the open-loop gain of the
amplifier and vG5 is the gate voltage of
M5. Negative feedback was then applied
from the output node of the gain stage
(node x) to the input node (gate of M5).
If the open-loop gain of the amplifier is
much larger than unity, the relationship
between the six input terminal voltages
can be obtained as
)(
1 21321 
 yyyyyo
o
x vvvvvA
A
v
  21321 yyyyy vvvvv (4)
The current through terminal x is
conveyed to the z+ terminal by the
current mirrors consisting of transistors
M13, M14 and M18, M19. By using
extra current mirrors, the current is
conveyed in an inverted manner to the z-
terminal.
The relationship between vy1+, vy2+,
vy3+, vy1-, vy2- and vx can be obtained
using small-signal analysis. The
transistors in Fig. 4 are replaced with
appropriate equivalent circuits. To
simplify discussion, the body effect has
been neglected and the three differential
pairs are assumed to be identical. Then,
we obtain
11531
21321 )(
ddddmeq
yyyyymeq
x ggggg
vvvvvg
v 
  (5)
with
65
65
43
43
21
21 222
mm
mm
mm
mm
mm
mm
meq gg
gg
gg
gg
gg
ggg 
, where dig and mig denote the drain
conductance and transconductance of the
transistor Mi, respectively. It can be seen
that the voltages at ports vy1+, vy2+, vy3+,
vy1- and vy2- will be transferred to port vx
if 11531 ddddmeq ggggg  .
The terminal impedance looking
into x can be derived by setting vy1+,
vy2+, vy3+, vy1- and vy2- to zero and
applying a test voltage vx at node x, and
calculating the current ix. The result is
meqm
dddd
x gg
gggg
r
12
11531  (6)
The terminal impedance at z+ can also
be derived as
1914
1
dd
z gg
r  (7)
We performed HSPICE simulations of
the circuit in Fig. 4 using 0.35  m, level
5Fig. 12 gives the circuit depicted in Fig.
13, from which the output voltage can be
obtained as
211221
2
321212121
2
GGGsCCCs
VGGVGsCVCCsV inininout 
 (11)
From (11), we can see that five circuit
types can be obtained from Fig. 12:
1) if Vin2 = Vin3 = 0; Vin1 = input
voltage signal, a highpass filter can be
obtained;
2) if Vin1 = Vin3 = 0; Vin2 = input
voltage signal, a bandpass filter can be
obtained;
3) if Vin1 = Vin2 = 0; Vin3 = input
voltage signal, a lowpass filters can be
obtained;
4) if Vin3 = 0; Vin1 = Vin3 = input
voltage signal, a notch filter can be
obtained;
5) if Vin1 = Vin2 = Vin3 = input voltage
signal, an allpass filter can be obtained.
Thus, the circuit is capable of realizing
all filter functions. The circuit requires
the minimum number of passive
components with no requirement for
matching conditions. Moreover, the
three input signals, Vin1, Vin2 and Vin3, are
connected to the high input impedance
input nodes of the three MIDCCs (the y
port of the MIDCC), respectively. The
output signal, Vout, is connected to the
low output impedance output node of the
MIDCC(1) (the x port of the plus-type
MIDCC) and the z port of the MIDCC(1)
is grounded. So output voltage Vout has
the advantage of low output impedance.
Note that the low output impedance
makes the output voltage Vout easy to be
connected to next stage without any
buffer. Furthermore, the new circuit uses
only two grounded resistors and two
grounded capacitors, which are suitable
for integrated circuit implementation
[31].
Recently, several voltage-mode
universal biquadratic filters with three
inputs and one output using UCCs were
proposed [32-34]. However, these
circuits suffer from the following
drawbacks: low input impedance [32-34];
high output impedance [32-34]; using
floating passive components [32-34];
require passive component matching
conditions [32-33]; require voltage
inverter for the realization of allpass
filter [34]. The derived circuit using
MIDCCs in Fig. 13 is believed to be
useful with respect to the UCCs based
ones in [32-34].
Fig. 14 represents the simulated
frequency responses for the bandpass
filter in Fig. 13 designed with Vin1 = Vin3
7current-mode universal filter
using CFCCIIps”, Electronics Letters, 1996, 32,
(12), pp. 1081-1082
[13] Wu, J., and El-Masry, E.: “Current-mode
ladder filters using multiple
output current conveyors”, IEE
Proceedings-Circuits Devices and Systems,
1996, 143,  (4), pp. 218–222
[14]Abuelma’atti, M.T., and Al-Qahtani, M.A.:
“Low component second-generation current
conveyor-based multiphase sinusoidal
oscillator”, Int. J. Electron., 1998, 84, (1),
pp. 45-52
[15]Toker, A., and Ozoguz, S.: “Insensitive
current-mode universal filter using dual
output current conveyors”, Int. J. Electron.,
2000, 87, (6), pp. 667-674
[16]Wang, H.Y., and Lee, C.T.: “Versatile
insensitive current-mode universal
biquad implementation using current conveyors”,
IEEE Trans. Circuits and Syst. II, 2001, 48,
(4), pp. 409–413
[17]Hwang, Y.S., Hung, P.T., Chen, W., and Liu,
S.I.: “Systematic generation
of current-mode linear transformation filters
based on multiple output
CCIIs”, Analog Integrated Circuits and Signal
Processing, 2002, 32, pp. 123–134
[18]Horng, J.W., Hou, C.L., Chang, C.M., Shie,
J.Y., and Chang, C.H.: “Universal
current filter with single input and three outputs
using MOCCIIs”, Int. J. Electron.,
2007, 94, (4), pp. 327-333
[19] Awad, I.A., and Soliman, A.M.: “The
inverting second generation current
conveyors: the missing building blocks, CMOS
realizations and
applications”, Int. J. Electron., 1999, 86, (4), pp.
413–432
[20]Pal, K.: “Modified current conveyors and t
heir applications”, Microelectronics
Journal, 1989, 20, (4), pp. 37-40
[21]Dostal, T., Biolek, D., and Vrba, K.:
“Adjoint voltage-current mode
transformation for circuits based on modern
current conveyor”, Fourth IEEE
International Caracas Conference on
Devices, Circuits and Systems, Aruba, April
17-19, 2002, pp. T034-1-T034-4
[22]Bhattacharyya, B.B., and Swamy, M.N.S.:
“Network transposition and its application in
synthesis”, IEEE Transactions on Circuit
Theory, 1971, 18, (3), pp. 394-397
[23]Carlosena, A., and Moschytz, G.S.:,
“Nullators and norators in voltage to
current mode transformation”, International
Journal of Circuit Theory
and Applications, 1993, 21, pp. 421-424
[24]Schmid, H.: “Circuit transposition using
signal-flow graphs”, IEEE
International Symposium on Circuits and
Systems, Scottsdale Arizona, May 26-29,
2002, pp. II25 – II28
[25] Garcia-Ortega, J.M., Tlelo-Cuautle, E., and
Sanchez-Lopez, C.: “Design of
current-mode Gm-C filters from the
transformation of Opamp-RC filters”,
Journal of Applied Sciences, 2007, 7, (9), pp.
1321-1326
[26] Cajka, J., Dostal, T., and Vrba, K.: “General
view on current conveyors”,
International Journal of Circuit Theory and
Applications, 2004, 32, (3), pp. 133-138
[27]Sackinger, E., and Guggenbuhl, W.: “A
versatile building block: The CMOS
differential difference amplifier”, IEEE Journal
of Solid-State Circuits, 1987,
SC-22, (2), pp. 287-294
[28]Chiu, W., Liu, S.I., Tsao, H.W., and Chen,
J.J.: “CMOS differential difference current
conveyors and their applications”, IEE
Proceedings-Circuits Devices and Systems,
1996, 143, (2), pp. 91–96
[29] Becvar, D., and Vrba, K.: “Novel
generations of Inverting current conveyor
using universal current conveyor”,
Electronic Journal Technology Interface,
2000, 3, (4), http://engr.nmsu.edu/~etti/
[30] Higshimura, M., and Fukui, Y.: “Realization
of current-mode multifunction filters
using multiple-output current conveyors”, The
First IEEE Asia Pacific Conference
on ASICs, Seoul Korea, Aug 23-25, 1999, pp.
55-58
[31] Gupta, S.S., and Senani, R.: “Realisation of
current-mode SRCOs using all grounded
passive elements”, Frequenz, 2003, 57, (1-2), pp.
26-37
[32] Vrba, K., and Cajka, J.: “Novel universal
filter and novel oscillator”, European
Conference on Circuit Theory and Design, Espoo
Finland, Auguest 28-31, 2001,
pp. I133-I135
[33] Vrba, K., and Cajka, J.: “Application of the
general four-port second-kind current
conveyor for universal filter design”, Electronic
Journal Technology Interface, 2003, 5, (1),
http://engr.nmsu.edu/~etti/
[34] Herencsar, N., and Vrba, K.: “Current
conveyors-based circuits using novel
ransformation method”, IEICE Electronics
Express, 2007, 4, (21), pp. 650-656
9(b) Adjoint circuit of MOCCII.
Fig. 3 MIDCC circuit symbol.
Fig. 3
Fig. 2(b)
iy1-
vy1-
-vy1-
iym-
vym-
-vym-
iy1+
vy1+
vy1+
iyn+
vyn+
vyn+
vz
vx
iz ix
vz
vx
iz
ix
y+
y-
z
x
iy1+
iyn+
iy1-
iym-
MIDCC
vy1+
vy1-
vyn+
vym-
11
Fig. 6 iz+ and iz- versus vy1+ when Rx = 1k
Fig. 7 Variation of x terminal voltage against ix.
Fig. 6
Fig. 7
13
Fig. 10 Input and output referred noise spectral densities.
Fig. 11 Frequency response of the z terminal current when Rz = 1k .
Fig. 11
Fig. 10
15
Fig. 15 The frequency response of notch filter in Fig. 13.
Table 1 Dimensions of the CMOS transistors in Fig. 4.
MOS transistors W/L
M1, M2, M3, M4, M5, M6 35/0.7
M10, M11 56/0.7
M7, M8, M9, M12 21/0.7
M13, M14, M15, M16, M17 7/0.7
M18, M19, M20, M21, M22 14/0.7
Fig. 15
17
國科會補助專題研究計畫成果報告自評表
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用
價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否
適合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估
■ 達成目標
□ 未達成目標（請說明，以 100字為限）
□ 實驗失敗
□ 因故實驗中斷
□ 其他原因
說明：
2. 研究成果在學術期刊發表或申請專利等情形：
論文：■已發表 □未發表之文稿 □撰寫中 □無
專利：□已獲得 □申請中 □無
技轉：□已技轉 □洽談中 □無
其他：
由本計畫衍生研究所刊出論文如下:
- Jiun-Wei Horng, “High-order current-mode andtransimpedance-mode universal
filters withmultiple-inputs and two-outputs using MOCCIIs,”
Radioengineering, vol. 18, no. 4, pp. 537-543, December, 2009. (SCI)
- Jiun-Wei Horng, “Current-mode third-order quadrature oscillator using CDTAs,”
Active and Passive Electronic Components, vol. 2009, Article ID 789171, pp.
1-5, 2009. (EI)
- Wei-Yuan Chiu, Jiun-Wei Horng, Hung Lee and Chen-Chuan Huang,
“DVCC-based Voltage-Mode Biquadratic Filter with High-Input Impedance,”
Proceedings Fourth IEEE International Symposium on Electronic Design,
Test and Applications DELTA 2010, Ho Chi Minh City, Vietnam, pp.
121-125, January 13-15, 2010.
19
國科會補助計畫衍生研發成果推廣資料表
日期：99年 7月 31 日
國科會補助計畫
計畫名稱：多輸出第二代電流傳輸器的 adjoint 元件研究及其應
用
計畫主持人：洪君維
計畫編號：NSC 98－2221－E－033－054－ 領域：VLSI-CAD
研發成果名稱
（中文）多輸入差動電流傳輸器，CMOS 架構與應用
（英文）The multi-input differential current conveyor, CMOS
realization and application
成果歸屬機構 中原大學 發明人(創作人)
洪君維
技術說明
（中文）
一個多輸出第二代電流傳輸器(MOCCII)的 adjoint 電路，並發
現MOCCII的 adjoint電路為多輸入差動電流傳輸器(MIDCC)。並
且提出ㄧ個擁有三個正端輸入及兩個負端輸入的多輸入差動電流
傳輸器之 CMOS 合成方法。以 MIDCC 之應用為例，我們探討了
使用 MOCCIIs 之電流式濾波器轉換成使用 MIDCCs 的 adjoint 電
壓式濾波器電路。
（英文）
The adjoint circuit of a multiple output second-generation current conveyor
(MOCCII) is investigated. It is found that the adjoint circuit of the MOCCII is the
multi-input differential current conveyor (MIDCC). A CMOS realization of the
MIDCC with three plus-type input terminals and two minus-type input terminals is
described. As an example of applying the MIDCC, the transforming of a
current-mode filter using MOCCIIs to its adjoint voltage-mode filter using MIDCCs
is discussed.
產業別 類比 IC電路設計
技術/產品應用範圍
由於多輸入差動電流傳輸器為我們首先提出之元件，這個元件依
然有許多可以應用的地方，例如:濾波器與震盪器之應用。
技術移轉可行性及預期
效益
以MOCCII合成的電路越來越多，本研究計畫的提出，使
MOCCII 之 adjoint線路的理論獲得解決，未來不須針對MIDCC
這個新元件來一個一個設計新電路，因為從我們提出的轉換步
驟，就可以將所有以MOCCII的電路轉成以MIDCC合成的電路，
由此可知本研究所定義之新元件MIDCC的重要及貢獻。
註：本項研發成果若尚未申請專利，請勿揭露可申請專利之主要內容。
21
參加 Special Session on Biomedical Devices會議，下午 13：30參
加 Advanced Design會議，15：30參加 Keynote Presentation演講。
1月 15日 － 上午 9：40參加 Invited Talks演講，10：30參加
Sensor Devices and Systems會議，下午 13：30參加閉幕會議，下
午 14:50出發搭 17:30班機，21:30回到台灣。
二、 與會心得
第四屆 IEEE國際電子設計、測試及應用會議（DELTA2010）是
由 IEEE所支援並每年在亞太國家或大洋洲開會，是學術地位相當
重要的國際會議之一。本次會議所涵蓋的範圍有感測技術、測試技
術、影像處理、語音處理、生醫訊號處理、類比電路設計、低電壓
電路設計等，並且參與的人數也相當眾多，與會期間藉由聽演講者
的學術成果報告或是和各國學者專家之交流討論，皆使個人更加了
解各領域之研究現況和方向，並且也提供了許多對於創新電路的構
想及靈感，實為本次參加會議之最大收穫。此次會議也和越南本地
及歐洲學者交換研究心得，獲得一些研究與教育經驗。
三、考察參觀活動(無是項活動者略)
四、建議
在參與此次國際性會議後，深刻體驗到出席國際會議對於研究人
員的重要性。一方面，我們藉由這樣的管道得以讓自己的學術研究
成果在國際上更具可見度，另外，我們也與其他各地之學者討論各
國的研究及教育狀況，獲得許多寶貴意見。經由國際會議的洗禮也
更加了解參與國際會議對於學術研究之重要，在參與研討會期間，
看到越南在經濟較為落後的情況下仍舊努力發展學術的態度，其精
神頗值得國內參考。
五、攜回資料名稱及內容
會議論文集
六、其他
行政院國家科學委員會補助專題研究計畫 ■成果報告□期中進度報告
多輸出第二代電流傳輸器的 adjoint 元件研究及其應用
計畫類別：■個別型計畫 □整合型計畫
計畫編號：NSC 98－2221－E－033－054－
執行期間： 98 年 8 月 01 日至 99 年 7 月 31 日
執行機構及系所：
計畫主持人：洪君維
共同主持人：
計畫參與人員：鄭詩婷、楊灝、周沛陽、李弘
成果報告類型(依經費核定清單規定繳交)：□精簡報告 ■完整報告
本計畫除繳交成果報告外，另須繳交以下出國心得報告：
□赴國外出差或研習心得報告
□赴大陸地區出差或研習心得報告
■出席國際學術會議心得報告
□國際合作研究計畫國外研究報告
處理方式：除列管計畫及下列情形者外，得立即公開查詢
□涉及專利或其他智慧財產權，□一年□二年後可公開查詢
中 華 民 國 99 年 07 月 31 日
多輸出第二代電流傳輸器的 adjoint 元件研究及其應用
計畫編號：NSC98-2221-E-033-054
執行期間：98年 8月 1日 至 99年 7月 31 日
主持人：洪君維 中原大學電子工程系副教授
中文摘要
本計畫中，探討一個多輸出第二代
電流傳輸器(MOCCII)的 adjoint電路，
並發現 MOCCII的 adjoint電路為多輸
入差動電流傳輸器(MIDCC) 。並且提
出ㄧ個擁有三個正端輸入及兩個負端
輸入的多輸入差動電流傳輸器之
CMOS合成方法。以MIDCC之應用為
例，我們探討了使用MOCCIIs之電流
式濾波器轉換成使用 MIDCCs 的
adjoint電壓式濾波器電路。
關鍵字：電流傳輸器、電路理論、主動
濾波器。
II
Abstract
In this paper, the adjoint circuit of a
multiple output second-generation
current conveyor (MOCCII) is
investigated. It is found that the adjoint
circuit of the MOCCII is the multi-input
differential current conveyor (MIDCC).
A CMOS realization of the MIDCC with
three plus-type input terminals and two
minus-type input terminals is described.
As an example of applying the MIDCC,
the transforming of a current-mode filter
using MOCCIIs to its adjoint
voltage-mode filter using MIDCCs is
discussed.
Key Words: current conveyors, circuit
theory, active filter
2


























































zn
z
zm
z
x
y
zn
z
zm
z
x
y
v
v
v
v
i
v
i
i
i
i
v
i
...
...
0...00...010
........................
0...00...010
0...00...010
........................
0...00...010
0...00...001
0...00...000
...
...
1
1
1
1
(1)
According to matrix equation of
MOCCII at eqn. (1), we can replace the
circuit symbol of Fig. 1 with its nullor
and CCCSs equivalent circuit, as shown
in Fig. 2(a). Fig. 2(b) is the adjoint
circuit of Fig. 2(a), which can be proven
with matrices [22], nullor theory [23],
signal flow graphs [24] or interreciprocal
property [25]. Fig. 2(b) is a new device,
which we call multi-input differential
current conveyor (MIDCC). Note that
the MIDCC belongs to the family of
generalized current conveyors [26].
The circuit symbol of the MIDCC is
shown in Fig. 3. It shows the two types
of input terminals, the positive inputs
represented by terminal y+ and the
negative by terminal y-. The terminal
characteristic of the MIDCC can be
described by the following matrix
equation:



























































z
x
ym
y
yn
y
z
x
ym
y
yn
y
v
i
v
v
v
v
i
v
i
i
i
i
...
...
010...00...0
001...11...1
000...00...0
........................
000...00...0
000...00...0
........................
000...00...0
...
...
1
1
1
1
(2)
where the plus and minus signs
indicate whether the conveyor is
configured as a non-inverting or
inverting circuit, termed MIDCC+ or
MIDCC-.
3. CMOS MIDCC Configuration
The proposed CMOS MIDCC circuit
with three plus-type input terminals and
two minus-type input terminals is shown
in Fig. 4. The circuit structure of this
CMOS MIDCC comes from the
differential difference amplifier (DDA)
in [27], the differential difference
current conveyor (DDCC) in [28] and
the universal current conveyor (UCC) in
[29]. The input transconductance
elements are realized with three
differential stages (M1 and M2, M3 and
M4, M5 and M6). The high gain stage is
composed of a current mirror (M10 and
M11) which converts the differential
current to a single-ended output voltage.
Transistor M12 is connected in the form
449 MOSFET from TSMC. The aspect
ratios of the transistors used in the
simulation are given in Table 1. The
supply voltages are  1.65V and the
biasing voltages are Vb1 = -0.8V and
Vb2 = -0.56V. Fig. 5 shows the dc
voltage characteristics of the terminal x
versus vy1+ when vy2+ = vy3+ = vy2- =
0 and vy1- is swept from -0.2 to 0.2 V in
steps of 0.1 V with the x , z+ and z-
terminals connected to 1k  resistors,
respectively. The output currents from
the z+ and z- terminals of the MIDCC
against the voltage vy1+, are shown in
Fig. 6. Fig. 7 shows that variation of the
voltage at terminal x against the current
ix. The resistance at terminal x is
evaluated to be 43 . Fig. 8 shows the
variation of the current at terminal z+
against the voltage vz+. The output
resistance is larger than 75k  . The
voltage frequency response at terminal x
is shown in Fig. 9 with vy1+ = 200mV
(peak-to-peak), the terminal x connected
to 1k resistor and vy2+ = vy3+ = vy1-
= vy2- = 0. It can be seen that the
bandwidth is 391MHz. The input and
output referred noise spectral densities at
the z+ node of MIDCC is shown in Fig.
10 when vy1+ = 200mV (peak-to-peak),
vy2+ = vy3+ = vy1- = vy2- = 0, and the
terminals x and z+ connected to 1k
resistors, respectively.
The current frequency response at
terminal z+ is shown in Fig. 11 with
vy1+ = vy2+ = vy3+ = vy1- = vy2- = 0,
the x terminal is driven by a current
source of 180  A (peak-to-peak), and
the z+ terminal connected to a 1k 
resistor. It can be seen that the
bandwidth is 608MHz. The total
harmonic distortion is less than 0.61%
for a 1MHz, 180  A (peak-to-peak)
sinusoidal input. The parameters of this
MIDCC are summarized in Table 2.
4. Application Based on MIDCC
Fig. 12 shows a current-mode
universal biquadratic filter presented in
[30]. The circuit realizes the following
current transfer functions:
211221
2
21
2
1
GGGsCCCs
CCs
I
I
in
out
 (8)
211221
2
122
GGGsCCCs
GsC
I
I
in
out

 (9)
211221
2
213
GGGsCCCs
GG
I
I
in
out
 (10)
Applying the adjoint network
transformation method to the circuit in
6= 0, Vin2 = Vin, fo = 1.59MHz, C1 = C2 =
100pF and R1 = R2 = 1kΩ. Fig. 15
represents the simulated frequency
responses for the notch filter in Fig. 13
designed with Vin2 = 0, Vin1 = Vin3 = Vin,
fo = 1.59MHz, C1 = C2 = 100pF and R1 =
R2 = 1kΩ.
5.Conclusion
In this paper, the multi-input
differential current conveyor, MIDCC, is
introduced. A CMOS realization of the
MIDCC with three plus-type input
terminals and two minus-type input
terminals is described. It is found that
the adjoint circuit of the MOCCII is the
MIDCC. A current-mode universal
biquadratic filter using MOCCIIs is
converted to its adjoint circuit using
MIDCCs. This is given as an example to
demonstrate the importance of MIDCC.
Because there are many MOCCII-based
circuits, the adjoint circuit of MOCCII is
needed and defined in this paper.
Acknowledgement
The authors are grateful to the reviewers for
their constructive criticisms to improve the
manuscript.
References
[1] Sedra, A., and Smith, K.C.: “A
second-generation current conveyor and its
applications”, IEEE Trans. Circuit Theory, 1970,
17, (1), pp. 132–134
[2] Chang, C.M.: “Multifunction biquadratic
filters using current conveyors”, IEEE
Trans. Circuits Syst. II, 1997, 44, (11), pp.
956–958
[3] Soliman, A.M.: “Current conveyor filters:
classification and review”, Microelectronics
Journal, 1998, 29, pp. 133-149
[4] Horng, J.W.: “High-input impedance
voltage-mode universal biquadratic filter
using three plus-type CCIIs”, IEEE Trans.
Circuits Syst. II, 2001, 48, (10), pp. 996–997
[5] Singh, A.K., and Senani, R.: “A new
four-CC-based configuration for realizing a
voltage-mode biquad filter”, Journal of Circuits,
Systems, and Computers, 2002, 11,
(3), pp. 213-218
[6] Abuelma’atti, M.A., Bentrcia, A., and
Al-Shahrani, S.M.: “A novel mixed-mode
current-conveyor-based filter”, Int. J. Electron.,
2004, 91, (3), pp. 191–197
[7] Horng, J.W., Hou, C.L., Chang, C.M., and
Chung, W.Y.: “Voltage-mode
universal biquadratic filters with one input and
five outputs”, Analog Integrated
Circuits and Signal Processing, 2006, 47, (1), pp.
73-83
[8] Celma, S., Martinez, P.A., and Carlosena, A.:
“Approach to the synthesis
of canonic RC-active oscillators using CCII”,
IEE Proceedings-Circuits,
Devices and Systems, 1994, 141, (6), pp.
493-497
[9] Soliman, A.M.: “Current mode CCII
oscillators using grounded capacitors and
resistors”, International Journal of Circuit
Theory and Applications, 1998, 26, (5),
pp. 431-438
[10] Metin, B., and Cicekoglu, O.: “A novel
floating lossy inductance realization
topology with NICs using current conveyors”,
IEEE Trans. Circuits Syst. II, 2006, 53,
(6), pp. 483–486
[11] Yuce, E., and Cicekoglu, O.: “Novel
floating inductance and FDNR simulations
employing CCII+s”, Journal of Circuits,
Systems, and Computers, 2006, 15, (1), pp.
75-81
[12]Gunes, E.O., and Anday, F.: “Realisation of
87.計畫成果自評
本計畫定義出新元件為多輸入差動電流
傳輸器，並進一步研究這新元件的 CMOS 合
成方式，可依本計畫所提出之研究方法得知所
有以多輸出第二代電流傳輸器所對應的
adjoint電路，因而定義出新的元件名為多輸入
差動電流傳輸器，並且了解多輸入差動電流傳
輸器在電路設計上的重要性。
本計劃刊出之論文發表於
Jiun-Wei Horng ; Chun-Li Hou. Hou;
Chun-Ming Chang, “Multi-input differential
current conveyor, CMOS realization and
application” IET Circuits Devices Syst. --
December 2008 -- Volume 2, Issue 6, p.469–475
doi:10.1049/iet-cds:20080224
Fig. 1 MOCCII circuit symbol.
Fig. 2 The adjoint circuit of MOCCII.
(a) Equivalent representation of MOCCII.
Fig. 1
vy
vx
iy
ix
y
x
z+
z-
iz1+
izm+
iz1-
izn-
MOCCII
vz1+
vz1-
vzm+
vzn-
iz1+
vz1+vy
vx
iy ix ix ix
izm+
vzm+
ix ix iz1-
vz1-
ix ix izn-
vzn-
ix ix
Fig. 2(a)
10
Fig. 4 CMOS realization of MIDCC.
Fig. 5 vx versus vy1+ for different values of vy1-.
V+
z+vy2+
V-
z-
M15
x
M2
vy1-
M10
M12
M14
M11
Vb1
M1 M4
M7
M20 M21
M8
M3
vy3+
M5M6
M9
vy2-vy1+
Vb2 M16 M17
M18
M13
M19 M22
Fig. 4
Fig. 5
12
Fig. 8 Variation of z terminal voltage against iz+.
Fig. 9 Frequency response of the x terminal voltage when Rx = 1k .
Fig. 8
Fig. 9
14
Fig. 12 The current-mode universal biquadratic filter by Higshimura and Fukui [30].
Fig. 13 The adjoint network of Fig. 12.
Fig. 14 The frequency responses of bandpass filter in Fig. 13.
MOCCII(1)
z1-
y
x
z1+ C2
MOCCII(2)
z1+y
x z2+
MOCCII(3)
z1+y
x z1-
z1-
C1 R2R1
Iin
Iout1 Iout2 Iout3
MIDCC(1)
y1+
z-
x
y1- C2
MIDCC(2)
y1-z-
x y2-
MIDCC(3)
y1-z-
x y1+
y1+
C1 R2R1
Vout Vin1 Vin2 Vin3
Fig. 12
F g. 13
Fig. 14
16
Table 2 Summary of the MIDCC parameters.
Parameters Simulation results
CMOS technology TSMC 0.35  m
V+ and V- +1.65 and -1.65
Voltage transfer ratio (vx/vy1+) 0.9228
Current transfer ratio (iz+/ix) 0.9957
Bandwidth 391MHz
Input voltage dynamic range - 110mV to 100mV
Current driving capability -100  A, +100  A
rx 43
rz+ 75k
18
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500字為限）
本計畫定義出新元件為多輸入差動電流傳輸器，並進一步研究這新元件的 CMOS 合成方
式，可依本計畫所提出之研究方法得知所有以多輸出第二代電流傳輸器所對應的 adjoint
電路，因而定義出新的元件名為多輸入差動電流傳輸器，並且了解多輸入差動電流傳輸器
在電路設計上的重要性。
由於多輸出第二代電流傳輸器（MOCCII）最近在國際上有許多的論文討論，但這個元
件的相對應 adjoint 元件卻尚未有學者研究，基於以 MOCCII 合成的電路越來越多，本研
究計畫的提出，使 MOCCII adjoint 線路的理論獲得解決，未來不須針對 MIDCC 這個新元
件來一個一個設計新電路，因為從我們提出的轉換步驟，就可以將所有以 MOCCII 的電路
轉成以 MIDCC 合成的電路，由此可見本研究所定義之新元件 MIDCC 的重要及貢獻。
20
國科會補助專題研究計畫項下出席國際學術會議心得
報告
日期：99年 03 月 01 日
一、 參加會議經過
1月 12日 － 下午 13:55點從桃園機場出發，於下午 17:30點
到達越南胡志明市。
1月 13日 － 上午 9點參加開幕會議，10:30參加 DfT and BIST
會議，下午 13:30參加 Low power會議，下午 15:40參加 Analogue
and Mixed-Signal Design會議，並發表此次受貴會補助之論文
『DVCC-based Voltage-Mode Biquadratic Filter with High-Input
Impedance DDCCs』。
1月 14日 － 上午 8：30參加 Design Solutions會議，10：30
計畫編
號
NSC 98－2221－E－033－054－
計畫名
稱
多輸出第二代電流傳輸器的 adjoint 元件研究及其應用
出國人
員姓名 洪君維
服務機
構及職
稱
中原大學電子系
副教授
會議時
間
99 年 01 月 12
日至
99 年 01 月 15
日
會議地
點
越南胡志明市
會議名
稱
(中文)第四屆 IEEE國際電子設計、測試及應用會議
（DELTA2010）
(英文) Proceedings Fourth IEEE International Symposium
on Electronic Design, Test and Applications DELTA 2010
發表論
文題目
(中文)使用差動電壓電流傳輸器的高輸入阻抗電壓式二
階濾波器
(英文) DVCC-based Voltage-Mode Biquadratic Filter with
High-Input Impedance
- 1 -
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否適
合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 ■無 
技轉：□已技轉 □洽談中 ■無 
其他：（以 100字為限） 
- Jiun-Wei Horng, Radioengineering, vol. 18, no. 4, pp. 537-543, December, 2009. 
(SCI)  
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500字為限） 
本計畫定義出新元件為多輸入差動電流傳輸器，並進一步研究這新元件的 CMOS 合成方式，
可依本計畫所提出之研究方法得知所有以多輸出第二代電流傳輸器所對應的 adjoint 電
路，因而定義出新的元件名為多輸入差動電流傳輸器，並且了解多輸入差動電流傳輸器在
電路設計上的重要性。 
由於多輸出第二代電流傳輸器（MOCCII）最近在國際上有許多的論文討論，但這個元件的
相對應 adjoint 元件卻尚未有學者研究，基於以 MOCCII 合成的電路越來越多，本研究計
畫的提出，使 MOCCII adjoint 線路的理論獲得解決，未來不須針對 MIDCC 這個新元件來
一個一個設計新電路，因為從我們提出的轉換步驟，就可以將所有以 MOCCII 的電路轉成
以 MIDCC 合成的電路，由此可見本研究所定義之新元件 MIDCC 的重要及貢獻。 
 
