// Seed: 4168506466
module module_0 (
    input tri1 id_0,
    input tri1 id_1,
    output wire id_2,
    output supply1 id_3,
    output tri1 id_4,
    input wire id_5,
    input wire id_6,
    input wor id_7,
    input uwire id_8,
    input tri1 id_9,
    output supply1 id_10,
    output wor id_11,
    input wor id_12,
    input supply0 id_13,
    input wor id_14,
    output uwire id_15,
    input tri0 id_16,
    output supply1 id_17,
    output wor id_18,
    output wor id_19,
    output tri0 id_20,
    input tri1 id_21,
    output tri id_22,
    input wor id_23,
    output tri1 id_24
);
  assign id_15 = -1;
  assign id_18 = 1 && 1 ? id_16 : id_13;
  assign id_4  = id_13;
  localparam id_26 = 1;
  wire id_27;
  assign id_3 = id_16;
  assign id_3 = 1'b0;
  assign module_1.id_5 = 0;
  wire id_28, id_29, id_30, id_31;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri0  id_1,
    input  tri0  id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  tri0  id_5,
    input  wor   id_6,
    input  uwire id_7
);
  logic id_9;
  ;
  logic id_10;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_1,
      id_5,
      id_6,
      id_4,
      id_7,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_4,
      id_3,
      id_7,
      id_3,
      id_3,
      id_1,
      id_3,
      id_0,
      id_1,
      id_0,
      id_1
  );
  logic id_11;
endmodule
