{
  "module_name": "hw_atl_a0_internal.h",
  "hash_id": "024ea4e9e7fd05799af7ef11f9b74f35ba4a85b9b4a3270b500daedf76cd8fd4",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/aquantia/atlantic/hw_atl/hw_atl_a0_internal.h",
  "human_readable_source": " \n \n\n \n\n#ifndef HW_ATL_A0_INTERNAL_H\n#define HW_ATL_A0_INTERNAL_H\n\n#include \"../aq_common.h\"\n\n#define HW_ATL_A0_MTU_JUMBO 9014U\n\n#define HW_ATL_A0_TX_RINGS 4U\n#define HW_ATL_A0_RX_RINGS 4U\n\n#define HW_ATL_A0_RINGS_MAX 32U\n#define HW_ATL_A0_TXD_SIZE  16U\n#define HW_ATL_A0_RXD_SIZE  16U\n\n#define HW_ATL_A0_MAC      0U\n#define HW_ATL_A0_MAC_MIN  1U\n#define HW_ATL_A0_MAC_MAX  33U\n\n \n#define HW_ATL_A0_ERR_INT 8U\n#define HW_ATL_A0_INT_MASK  0xFFFFFFFFU\n\n#define HW_ATL_A0_TXD_CTL2_LEN        0xFFFFC000U\n#define HW_ATL_A0_TXD_CTL2_CTX_EN     0x00002000U\n#define HW_ATL_A0_TXD_CTL2_CTX_IDX    0x00001000U\n\n#define HW_ATL_A0_TXD_CTL_DESC_TYPE_TXD   0x00000001U\n#define HW_ATL_A0_TXD_CTL_DESC_TYPE_TXC   0x00000002U\n#define HW_ATL_A0_TXD_CTL_BLEN        0x000FFFF0U\n#define HW_ATL_A0_TXD_CTL_DD          0x00100000U\n#define HW_ATL_A0_TXD_CTL_EOP         0x00200000U\n\n#define HW_ATL_A0_TXD_CTL_CMD_X       0x3FC00000U\n\n#define HW_ATL_A0_TXD_CTL_CMD_VLAN    BIT(22)\n#define HW_ATL_A0_TXD_CTL_CMD_FCS     BIT(23)\n#define HW_ATL_A0_TXD_CTL_CMD_IPCSO   BIT(24)\n#define HW_ATL_A0_TXD_CTL_CMD_TUCSO   BIT(25)\n#define HW_ATL_A0_TXD_CTL_CMD_LSO     BIT(26)\n#define HW_ATL_A0_TXD_CTL_CMD_WB      BIT(27)\n#define HW_ATL_A0_TXD_CTL_CMD_VXLAN   BIT(28)\n\n#define HW_ATL_A0_TXD_CTL_CMD_IPV6    BIT(21)\n#define HW_ATL_A0_TXD_CTL_CMD_TCP     BIT(22)\n\n#define HW_ATL_A0_MPI_CONTROL_ADR     0x0368U\n#define HW_ATL_A0_MPI_STATE_ADR       0x036CU\n\n#define HW_ATL_A0_MPI_SPEED_MSK       0xFFFFU\n#define HW_ATL_A0_MPI_SPEED_SHIFT     16U\n\n#define HW_ATL_A0_TXBUF_MAX 160U\n#define HW_ATL_A0_RXBUF_MAX 320U\n\n#define HW_ATL_A0_RSS_REDIRECTION_MAX 64U\n#define HW_ATL_A0_RSS_REDIRECTION_BITS 3U\n\n#define HW_ATL_A0_TC_MAX 1U\n#define HW_ATL_A0_RSS_MAX 8U\n\n#define HW_ATL_A0_FW_SEMA_RAM           0x2U\n\n#define HW_ATL_A0_RXD_DD    0x1U\n#define HW_ATL_A0_RXD_NCEA0 0x1U\n\n#define HW_ATL_A0_RXD_WB_STAT2_EOP     0x0002U\n\n#define HW_ATL_A0_UCP_0X370_REG  0x370U\n\n#define HW_ATL_A0_FW_VER_EXPECTED 0x01050006U\n\n#define HW_ATL_A0_MIN_RXD \\\n\t(ALIGN(AQ_CFG_SKB_FRAGS_MAX + 1U, AQ_HW_RXD_MULTIPLE))\n#define HW_ATL_A0_MIN_TXD \\\n\t(ALIGN(AQ_CFG_SKB_FRAGS_MAX + 1U, AQ_HW_TXD_MULTIPLE))\n\n#define HW_ATL_A0_MAX_RXD 8184U\n#define HW_ATL_A0_MAX_TXD 8184U\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}