
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003390                       # Number of seconds simulated
sim_ticks                                  3390146000                       # Number of ticks simulated
final_tick                                 3390146000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 134542                       # Simulator instruction rate (inst/s)
host_op_rate                                   300443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               96353470                       # Simulator tick rate (ticks/s)
host_mem_usage                                 668752                       # Number of bytes of host memory used
host_seconds                                    35.18                       # Real time elapsed on the host
sim_insts                                     4733804                       # Number of instructions simulated
sim_ops                                      10570926                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           78656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          157248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             235904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        78656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         78656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks          576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total             576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2457                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             9                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  9                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23201361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           46383843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              69585204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23201361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23201361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          169904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               169904                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          169904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23201361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          46383843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             69755108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          9                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3686                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        9                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 235776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  235904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  576                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               223                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              223                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3390062000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    9                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          539                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    435.057514                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.088824                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.712665                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          146     27.09%     27.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           98     18.18%     45.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           56     10.39%     55.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      6.12%     61.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           34      6.31%     68.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           26      4.82%     72.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      2.97%     75.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      2.97%     78.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     21.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          539                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     49043250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               118118250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   18420000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13312.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32062.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        69.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     69.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       6.53                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3136                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     917472.80                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2206260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1161270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14672700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         22127040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             25799910                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               727680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        88664640                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         7497600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        749354280                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              912211380                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            269.077314                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3331515750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       737500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       9372000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3117706500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     19520250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      48403500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    194406250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1706460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   884235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                11631060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19053840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             21556260                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1562880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        71748180                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         9150720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        758935980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              896229615                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            264.363132                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3338782000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3025000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8072000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3157630250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     23824000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      40219250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    157375500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2533397                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2533397                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            287408                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2025605                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   97249                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               1807                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2025605                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            1501375                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           524230                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        67647                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2026816                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      782854                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2009                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           131                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2160916                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           169                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          6780293                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            2333816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11337023                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2533397                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1598624                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4061143                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  574986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           454                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2160853                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 92919                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            6682991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.821313                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.511399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2807350     42.01%     42.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    76756      1.15%     43.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    95277      1.43%     44.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    91365      1.37%     45.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    55081      0.82%     46.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   640457      9.58%     56.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   772245     11.56%     67.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   215361      3.22%     71.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1929099     28.87%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              6682991                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.373641                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.672055                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1747736                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1183781                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3168309                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                295672                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 287493                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               24077416                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 287493                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1941704                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1132966                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2735                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3218322                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 99771                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22776208                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2078                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  11533                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    886                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  34745                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29582568                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47649549                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28379452                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17968                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13907721                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 15674847                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 65                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             68                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    383774                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2497334                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1066543                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              3163                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            12213                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   19887822                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 122                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17234459                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            105558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         9317017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     11320683                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             90                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       6682991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.578854                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.725009                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3080210     46.09%     46.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              213831      3.20%     49.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              209133      3.13%     52.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              301301      4.51%     56.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              907529     13.58%     70.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              564683      8.45%     78.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              875185     13.10%     92.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              255134      3.82%     95.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              275985      4.13%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         6682991                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  593662     96.13%     96.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     96.13% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     96.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    42      0.01%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1625      0.26%     96.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22132      3.58%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                45      0.01%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               59      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             47297      0.27%      0.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14149892     82.10%     82.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   40      0.00%     82.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1271      0.01%     82.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4507      0.03%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2195674     12.74%     95.15% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              832971      4.83%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2331      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            476      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17234459                       # Type of FU issued
system.cpu.iq.rate                           2.541846                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      617565                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035833                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           41859857                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          29188761                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     16059769                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15175                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              16264                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6637                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17797128                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7599                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            22027                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1232385                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          233                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       521423                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           327                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 287493                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1087639                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  7566                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            19887944                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               493                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2497334                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1066543                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 76                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1002                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  6161                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         179972                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       187210                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               367182                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              16481644                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2026754                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            752815                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2809606                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1325252                       # Number of branches executed
system.cpu.iew.exec_stores                     782852                       # Number of stores executed
system.cpu.iew.exec_rate                     2.430816                       # Inst execution rate
system.cpu.iew.wb_sent                       16225458                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      16066406                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11913738                       # num instructions producing a value
system.cpu.iew.wb_consumers                  14537321                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.369574                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.819528                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         9317084                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              32                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            287445                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5383251                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.963670                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.751111                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2819316     52.37%     52.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       573582     10.65%     63.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       286313      5.32%     68.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       558859     10.38%     78.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       117138      2.18%     80.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       165257      3.07%     83.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       131896      2.45%     86.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       185192      3.44%     89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       545698     10.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5383251                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              4733804                       # Number of instructions committed
system.cpu.commit.committedOps               10570926                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1810069                       # Number of memory references committed
system.cpu.commit.loads                       1264949                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1081064                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       3882                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10532442                       # Number of committed integer instructions.
system.cpu.commit.function_calls                36273                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1414      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8755715     82.83%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              22      0.00%     82.84% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1209      0.01%     82.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2497      0.02%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1264049     11.96%     94.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         544704      5.15%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          900      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10570926                       # Class of committed instruction
system.cpu.commit.bw_lim_events                545698                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24725563                       # The number of ROB reads
system.cpu.rob.rob_writes                    41081692                       # The number of ROB writes
system.cpu.timesIdled                             834                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           97302                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     4733804                       # Number of Instructions Simulated
system.cpu.committedOps                      10570926                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.432314                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.432314                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.698171                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.698171                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 19005280                       # number of integer regfile reads
system.cpu.int_regfile_writes                14035903                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10118                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5724                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5840746                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7556495                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6629777                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              2545                       # number of replacements
system.cpu.dcache.tags.tagsinuse           507.098031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2532469                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3057                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            828.416421                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   507.098031                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.990426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990426                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          455                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5098357                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5098357                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1987910                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1987910                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       544559                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         544559                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2532469                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2532469                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2532469                       # number of overall hits
system.cpu.dcache.overall_hits::total         2532469                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        14620                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14620                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          561                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          561                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        15181                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15181                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        15181                       # number of overall misses
system.cpu.dcache.overall_misses::total         15181                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    887489500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    887489500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     41812000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41812000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    929301500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    929301500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    929301500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    929301500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      2002530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2002530                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       545120                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       545120                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2547650                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2547650                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2547650                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2547650                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007301                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007301                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001029                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001029                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.005959                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005959                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.005959                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005959                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60703.796170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60703.796170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 74531.194296                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74531.194296                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 61214.775048                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61214.775048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 61214.775048                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61214.775048                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13413                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1166                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               240                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              23                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.887500                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    50.695652                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          676                       # number of writebacks
system.cpu.dcache.writebacks::total               676                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        12118                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12118                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        12124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12124                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        12124                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12124                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2502                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2502                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          555                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          555                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3057                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3057                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3057                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    171282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    171282500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     40892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40892000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    212174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    212174500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    212174500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    212174500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001249                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001018                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001200                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001200                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001200                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001200                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68458.233413                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68458.233413                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73679.279279                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73679.279279                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 69406.117108                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69406.117108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 69406.117108                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69406.117108                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               855                       # number of replacements
system.cpu.icache.tags.tagsinuse           505.144296                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2159063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1366                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1580.573206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   505.144296                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.986610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986610                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4323072                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4323072                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      2159063                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2159063                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       2159063                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2159063                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      2159063                       # number of overall hits
system.cpu.icache.overall_hits::total         2159063                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1790                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1790                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1790                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1790                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1790                       # number of overall misses
system.cpu.icache.overall_misses::total          1790                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    135179498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135179498                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    135179498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135179498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    135179498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135179498                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2160853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2160853                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2160853                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2160853                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2160853                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2160853                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000828                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000828                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000828                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000828                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000828                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000828                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75519.272626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75519.272626                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 75519.272626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75519.272626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 75519.272626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75519.272626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1793                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          163                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          855                       # number of writebacks
system.cpu.icache.writebacks::total               855                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          424                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          424                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          424                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          424                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          424                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          424                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1366                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1366                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1366                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1366                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1366                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    108744498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    108744498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    108744498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    108744498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    108744498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    108744498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000632                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000632                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000632                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000632                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000632                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79607.978038                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79607.978038                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79607.978038                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79607.978038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79607.978038                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79607.978038                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                        43                       # number of replacements
system.l2.tags.tagsinuse                  3470.516503                       # Cycle average of tags in use
system.l2.tags.total_refs                        4129                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3686                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.120184                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1117.169728                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2353.346776                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.272747                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.574548                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.847294                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3643                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3562                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.889404                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    128742                       # Number of tag accesses
system.l2.tags.data_accesses                   128742                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          676                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              676                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          853                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              853                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 72                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    72                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                135                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            528                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               528                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   135                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   600                       # number of demand (read+write) hits
system.l2.demand_hits::total                      735                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  135                       # number of overall hits
system.l2.overall_hits::cpu.data                  600                       # number of overall hits
system.l2.overall_hits::total                     735                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 483                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1230                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1230                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         1974                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1974                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1230                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2457                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3687                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1230                       # number of overall misses
system.l2.overall_misses::cpu.data               2457                       # number of overall misses
system.l2.overall_misses::total                  3687                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     39290500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39290500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    105240500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    105240500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    161914000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    161914000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     105240500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     201204500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        306445000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    105240500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    201204500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       306445000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          676                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          853                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          853                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1365                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2502                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1365                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              3057                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4422                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1365                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             3057                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4422                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.870270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.870270                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.901099                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.901099                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.788969                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.788969                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.901099                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.803729                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.833786                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.901099                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.803729                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.833786                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 81346.790890                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81346.790890                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 85561.382114                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85561.382114                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82023.302938                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82023.302938                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 85561.382114                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 81890.313390                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83114.998644                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 85561.382114                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 81890.313390                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83114.998644                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                    9                       # number of writebacks
system.l2.writebacks::total                         9                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          483                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            483                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1229                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         1974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1974                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2457                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2457                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3686                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     34460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34460500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     92900000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     92900000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    142174000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    142174000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     92900000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    176634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    269534500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     92900000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    176634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    269534500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.870270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.870270                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.900366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.900366                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.788969                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.788969                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.900366                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.803729                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.833559                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.900366                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.803729                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.833559                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 71346.790890                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71346.790890                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 75589.910496                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75589.910496                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72023.302938                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72023.302938                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 75589.910496                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71890.313390                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73123.846989                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 75589.910496                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71890.313390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73123.846989                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3725                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           39                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3203                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            9                       # Transaction distribution
system.membus.trans_dist::CleanEvict               30                       # Transaction distribution
system.membus.trans_dist::ReadExReq               483                       # Transaction distribution
system.membus.trans_dist::ReadExResp              483                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3203                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7411                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       236480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       236480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  236480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3686                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4573000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           19462250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7823                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         3402                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              4                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            4                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3390146000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          685                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          855                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1903                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              555                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             555                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1366                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2502                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         8659                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       142080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       238912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 380992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              44                       # Total snoops (count)
system.tol2bus.snoopTraffic                       640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4466                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002911                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.053880                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4453     99.71%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4466                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5442500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2050497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4585500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
