Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun 10 00:24:24 2018
| Host         : DESKTOP-R99TAMK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    36 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              90 |           27 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+----------------------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+----------------+---------------+----------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | prog13/cnt_period[16]_i_1_n_0    |                5 |             17 |
|  clk_IBUF_BUFG |               | prog14/cnt_period[16]_i_1__0_n_0 |                5 |             17 |
|  clk_IBUF_BUFG |               | prog15/cnt_period[16]_i_1__1_n_0 |                5 |             17 |
|  clk_IBUF_BUFG |               | prog16/cnt_period[16]_i_1__2_n_0 |                5 |             17 |
|  clk_IBUF_BUFG |               |                                  |                5 |             18 |
|  clk_IBUF_BUFG |               | prog1/cnt_period[21]_i_1_n_0     |                7 |             22 |
+----------------+---------------+----------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     6 |
+--------+-----------------------+


