{
  "module_name": "qcom,dispcc-sc7280.h",
  "hash_id": "94e49139d1c5679981abcee660590f3f71dea56c0746d82fbecd78991fe9f4a9",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,dispcc-sc7280.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7280_H\n#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SC7280_H\n\n \n#define DISP_CC_PLL0\t\t\t\t\t0\n#define DISP_CC_MDSS_AHB_CLK\t\t\t\t1\n#define DISP_CC_MDSS_AHB_CLK_SRC\t\t\t2\n#define DISP_CC_MDSS_BYTE0_CLK\t\t\t\t3\n#define DISP_CC_MDSS_BYTE0_CLK_SRC\t\t\t4\n#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC\t\t\t5\n#define DISP_CC_MDSS_BYTE0_INTF_CLK\t\t\t6\n#define DISP_CC_MDSS_DP_AUX_CLK\t\t\t\t7\n#define DISP_CC_MDSS_DP_AUX_CLK_SRC\t\t\t8\n#define DISP_CC_MDSS_DP_CRYPTO_CLK\t\t\t9\n#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC\t\t\t10\n#define DISP_CC_MDSS_DP_LINK_CLK\t\t\t11\n#define DISP_CC_MDSS_DP_LINK_CLK_SRC\t\t\t12\n#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC\t\t13\n#define DISP_CC_MDSS_DP_LINK_INTF_CLK\t\t\t14\n#define DISP_CC_MDSS_DP_PIXEL_CLK\t\t\t15\n#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC\t\t\t16\n#define DISP_CC_MDSS_EDP_AUX_CLK\t\t\t17\n#define DISP_CC_MDSS_EDP_AUX_CLK_SRC\t\t\t18\n#define DISP_CC_MDSS_EDP_LINK_CLK\t\t\t19\n#define DISP_CC_MDSS_EDP_LINK_CLK_SRC\t\t\t20\n#define DISP_CC_MDSS_EDP_LINK_DIV_CLK_SRC\t\t21\n#define DISP_CC_MDSS_EDP_LINK_INTF_CLK\t\t\t22\n#define DISP_CC_MDSS_EDP_PIXEL_CLK\t\t\t23\n#define DISP_CC_MDSS_EDP_PIXEL_CLK_SRC\t\t\t24\n#define DISP_CC_MDSS_ESC0_CLK\t\t\t\t25\n#define DISP_CC_MDSS_ESC0_CLK_SRC\t\t\t26\n#define DISP_CC_MDSS_MDP_CLK\t\t\t\t27\n#define DISP_CC_MDSS_MDP_CLK_SRC\t\t\t28\n#define DISP_CC_MDSS_MDP_LUT_CLK\t\t\t29\n#define DISP_CC_MDSS_NON_GDSC_AHB_CLK\t\t\t30\n#define DISP_CC_MDSS_PCLK0_CLK\t\t\t\t31\n#define DISP_CC_MDSS_PCLK0_CLK_SRC\t\t\t32\n#define DISP_CC_MDSS_ROT_CLK\t\t\t\t33\n#define DISP_CC_MDSS_ROT_CLK_SRC\t\t\t34\n#define DISP_CC_MDSS_RSCC_AHB_CLK\t\t\t35\n#define DISP_CC_MDSS_RSCC_VSYNC_CLK\t\t\t36\n#define DISP_CC_MDSS_VSYNC_CLK\t\t\t\t37\n#define DISP_CC_MDSS_VSYNC_CLK_SRC\t\t\t38\n#define DISP_CC_SLEEP_CLK\t\t\t\t39\n#define DISP_CC_XO_CLK\t\t\t\t\t40\n\n \n#define DISP_CC_MDSS_CORE_GDSC\t\t\t\t0\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}