
---------- Begin Simulation Statistics ----------
simSeconds                                   0.042761                       # Number of seconds simulated (Second)
simTicks                                  42761130500                       # Number of ticks simulated (Tick)
finalTick                                 42761130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1404.22                       # Real time elapsed on the host (Second)
hostTickRate                                 30451789                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7910096                       # Number of bytes of host memory used (Byte)
simInsts                                    118864891                       # Number of instructions simulated (Count)
simOps                                      212691506                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    84648                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     151466                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       171044523                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       76933658                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1330                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      77005368                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2105                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            24485710                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           764247                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                426                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          170641889                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.451269                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.403604                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                147790861     86.61%     86.61% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6309569      3.70%     90.31% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4378407      2.57%     92.87% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  2218798      1.30%     94.17% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  3130199      1.83%     96.01% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  2209823      1.30%     97.30% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1979001      1.16%     98.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1163174      0.68%     99.14% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1462057      0.86%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            170641889                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  37572      0.89%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     3      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   110      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    82      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  10      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.89% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           683538     16.14%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     17.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                376646      8.89%     25.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               875991     20.68%     46.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1949184     46.02%     92.62% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          312759      7.38%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2765225      3.59%      3.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     32674258     42.43%     46.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          326      0.00%     46.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3073      0.00%     46.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3630626      4.71%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          550      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2672      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31194      0.04%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6149      0.01%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4124      0.01%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1514      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7133701      9.26%     60.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           31      0.00%     60.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017267      3.92%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           16      0.00%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1006490      1.31%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1552111      2.02%     67.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3186842      4.14%     71.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     14359233     18.65%     90.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7629898      9.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      77005368                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.450207                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4235945                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.055008                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               248252516                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               52434988                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       35374986                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 80638159                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                48986022                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        38632705                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   36673663                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    41802425                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         76980323                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     15905905                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    25045                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26721621                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5394162                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    10815716                       # Number of stores executed (Count)
system.cpu0.numRate                          0.450060                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1935                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         402634                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   28657028                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     52449272                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              5.968676                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         5.968676                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.167541                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.167541                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  58258834                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23071217                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   42195519                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  27995428                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32918674                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  19742856                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 37530600                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      15723844                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     10822516                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129454                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128725                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5822037                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5771169                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8999                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2699536                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2695715                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998585                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18952                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                14                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9346                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5495                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3851                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          816                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       21639878                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            904                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             9226                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    167754387                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.312655                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.394130                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      156326333     93.19%     93.19% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2858514      1.70%     94.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        1101577      0.66%     95.55% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1432266      0.85%     96.40% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         955885      0.57%     96.97% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         404506      0.24%     97.21% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          14995      0.01%     97.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         127722      0.08%     97.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4532589      2.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    167754387                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            28657028                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              52449272                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   12181082                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9381087                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4729877                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28317868                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   35637074                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 8003                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6538      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     25469037     48.56%     48.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          293      0.00%     48.57% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2818      0.01%     48.58% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3627825      6.92%     55.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     55.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12236      0.02%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     55.53% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3511      0.01%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     55.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7129346     13.59%     69.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     69.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006532      5.73%     74.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002204      1.91%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.78% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       238050      0.45%     77.23% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       419955      0.80%     78.03% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9143037     17.43%     95.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380040      4.54%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     52449272                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4532589                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     12207376                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         12207376                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     13511857                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        13511857                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4655074                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4655074                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4725413                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4725413                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 287912024236                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 287912024236                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 287912024236                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 287912024236                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     16862450                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     16862450                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     18237270                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     18237270                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.276062                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.276062                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.259107                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.259107                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 61849.075704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 61849.075704                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 60928.436146                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 60928.436146                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     21456813                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         3643                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       237539                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           22                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     90.329643                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   165.590909                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       314762                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           314762                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3648637                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3648637                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3648637                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3648637                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1006437                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1006437                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1068934                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1068934                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  87205868986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  87205868986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  91904316736                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  91904316736                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059685                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059685                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058613                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 86648.115069                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 86648.115069                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 85977.540930                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 85977.540930                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067624                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       768500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       768500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.184685                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 18743.902439                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 18743.902439                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data      2008500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total      2008500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.184685                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 48987.804878                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 48987.804878                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      9956528                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        9956528                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4356114                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4356114                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 265442711250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 265442711250                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     14312642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     14312642                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.304354                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.304354                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 60935.666801                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 60935.666801                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3648625                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3648625                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       707489                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       707489                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  64886646000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  64886646000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.049431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.049431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 91713.999794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 91713.999794                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      1304481                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      1304481                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data        70339                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        70339                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      1374820                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      1374820                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.051162                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.051162                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data   4698447750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total   4698447750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 75178.772581                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 75178.772581                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2250848                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2250848                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298960                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298960                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  22469312986                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  22469312986                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2549808                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2549808                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117248                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117248                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 75158.258583                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 75158.258583                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           12                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298948                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298948                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  22319222986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  22319222986                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117243                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117243                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 74659.214934                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 74659.214934                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.645153                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            14581237                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068879                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.641616                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             149000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.645153                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998677                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998677                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          148                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          875                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          37544307                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         37544307                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2239532                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            157628758                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7755793                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2755804                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                262002                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2442197                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1362                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              79667401                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6486                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5502236                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      43695930                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5822037                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2720162                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    164863051                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 526684                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1630                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        11410                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          220                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5322332                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3392                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         170641889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.525316                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.873157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               156802837     91.89%     91.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  382463      0.22%     92.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  847010      0.50%     92.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1118633      0.66%     93.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  570620      0.33%     93.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  395020      0.23%     93.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1566131      0.92%     94.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1119160      0.66%     95.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 7840015      4.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           170641889                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.034038                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.255465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5318846                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5318846                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5318846                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5318846                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3486                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3486                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3486                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3486                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    222942248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    222942248                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    222942248                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    222942248                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5322332                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5322332                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5322332                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5322332                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000655                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000655                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000655                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000655                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 63953.599541                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 63953.599541                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 63953.599541                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 63953.599541                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs         1115                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     79.642857                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2229                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2229                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          734                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          734                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          734                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          734                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2752                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2752                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2752                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2752                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    179724749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    179724749                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    179724749                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    179724749                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65306.958212                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65306.958212                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65306.958212                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65306.958212                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2229                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5318846                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5318846                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3486                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3486                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    222942248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    222942248                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5322332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5322332                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000655                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000655                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 63953.599541                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 63953.599541                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          734                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          734                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2752                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2752                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    179724749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    179724749                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65306.958212                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65306.958212                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.292103                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5321597                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2751                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1934.422755                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              80000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.292103                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994711                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994711                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          116                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           64                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          332                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10647415                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10647415                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   262002                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  33780654                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                10748416                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              76934988                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1007                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                15723844                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               10822516                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  579                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    25065                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                10637313                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           326                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2753                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7935                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10688                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                76772159                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               74007691                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 45504216                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 69489756                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.432681                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.654833                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19891                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                6342757                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  73                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                326                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               8022521                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  33                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                113967                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9256095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           118.935498                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          175.179884                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4770566     51.54%     51.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              102122      1.10%     52.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              354755      3.83%     56.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              344781      3.72%     60.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              110269      1.19%     61.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               72292      0.78%     62.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               58623      0.63%     62.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               53105      0.57%     63.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               44355      0.48%     63.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               38256      0.41%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             38081      0.41%     64.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             35829      0.39%     65.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             37949      0.41%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             36541      0.39%     65.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             39293      0.42%     66.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             91498      0.99%     67.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             43294      0.47%     67.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179            131290      1.42%     69.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189            245859      2.66%     71.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             55123      0.60%     72.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             49171      0.53%     72.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             38649      0.42%     73.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             37709      0.41%     73.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             43938      0.47%     74.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             40470      0.44%     74.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259            152144      1.64%     76.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269            302602      3.27%     79.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279            282934      3.06%     82.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289            227034      2.45%     85.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            158713      1.71%     86.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1218850     13.17%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1986                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9256095                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               15708472                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               10815741                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13032                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5059                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5324021                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1957                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                262002                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3432829                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               64134133                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          8621                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  8680467                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             94123837                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              77129188                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents              9082007                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               6081280                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               8566272                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              80485098                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              9                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           95598388                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  230543969                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                58441946                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 42310508                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             69543907                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                26054472                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    256                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                246                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20280864                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       234028331                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      151066050                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                28657028                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  52449272                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2321                       # Number of system calls (Count)
system.cpu1.numCycles                       109648138                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       46727893                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     322                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      46927687                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   165                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            23894833                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            34886                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                165                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          109624645                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.428076                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.443208                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 97039919     88.52%     88.52% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3255820      2.97%     91.49% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2215836      2.02%     93.51% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1009221      0.92%     94.43% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1258282      1.15%     95.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1441464      1.31%     96.89% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1048778      0.96%     97.85% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1163184      1.06%     98.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1192141      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            109624645                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  23601      0.66%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     2      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     6      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.66% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            59714      1.66%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.32% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                375083     10.43%     12.75% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               874906     24.33%     37.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          1950172     54.23%     91.31% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          312524      8.69%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2750276      5.86%      5.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     20438573     43.55%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       625079      1.33%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           42      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           41      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          121      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          104      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           38      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           29      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     50.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125000      2.40%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1908097      4.07%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      3125622      6.66%     66.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8329794     17.75%     83.75% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      7624532     16.25%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      46927687                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.427984                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3596009                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.076629                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               163323432                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               39871340                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       23470683                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 43752761                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                30751714                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        20499425                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   24725495                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    23047925                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         46926998                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     10237769                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      689                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          20987810                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2300248                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10750041                       # Number of stores executed (Count)
system.cpu1.numRate                          0.427978                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                            142                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          23493                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1216123                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   12852438                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     22833318                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              8.531310                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         8.531310                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.117215                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.117215                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  38585479                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 13840681                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   18000344                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12874941                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   11500900                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12487555                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 25589469                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      10033299                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10751268                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125638                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125749                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2677470                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2676226                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              348                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2144477                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2144290                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999913                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    354                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            374                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             331                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           46                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       21142433                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              290                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    106809467                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.213776                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     1.039725                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      100294242     93.90%     93.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        2314197      2.17%     96.07% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         578278      0.54%     96.61% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         645064      0.60%     97.21% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         938467      0.88%     98.09% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         662921      0.62%     98.71% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6           6575      0.01%     98.72% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         638334      0.60%     99.32% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         731389      0.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    106809467                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            12852438                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              22833318                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6532146                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3781498                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1673644                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10250444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   17552848                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          124      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13550520     59.35%     59.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     59.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     59.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       625029      2.74%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.09% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.93%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      4.38%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       656350      2.87%     74.27% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       375560      1.64%     75.91% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125148     13.69%     89.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375088     10.40%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     22833318                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       731389                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      8577881                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8577881                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      9878999                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         9878999                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2580347                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2580347                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2654075                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2654075                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 129158850486                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 129158850486                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 129158850486                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 129158850486                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     11158228                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     11158228                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     12533074                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     12533074                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.231251                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.231251                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.211766                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.211766                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 50054.837774                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 50054.837774                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 48664.355938                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 48664.355938                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     21608772                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets          772                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       242882                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     88.968190                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    36.761905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312445                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312445                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      1954819                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      1954819                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      1954819                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      1954819                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       625528                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       625528                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       688022                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       688022                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  52989415986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  52989415986                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  57731272986                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  57731272986                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.056060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.056060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.054897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.054897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 84711.501301                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 84711.501301                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 83909.050853                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 83909.050853                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686862                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      1199500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      1199500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 28559.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 28559.523810                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      2463250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      2463250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 58648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 58648.809524                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      6374226                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        6374226                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2283383                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2283383                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 106834692750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 106834692750                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      8657609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      8657609                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.263743                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.263743                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 46787.898811                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 46787.898811                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      1954819                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      1954819                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       328564                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       328564                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  30813740250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  30813740250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 93783.068900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 93783.068900                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      1301118                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      1301118                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        73728                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        73728                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.053626                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.053626                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   4741857000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   4741857000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 75876.996192                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 75876.996192                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203655                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203655                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296964                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296964                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  22324157736                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  22324157736                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500619                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 75174.626339                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 75174.626339                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296964                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296964                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  22175675736                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  22175675736                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 74674.626339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 74674.626339                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1014.663420                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            10567113                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688033                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.358439                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          304117000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1014.663420                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.990882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.990882                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          25754361                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         25754361                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1297069                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            101387954                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5340678                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1348642                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                250302                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1894091                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   59                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              49356260                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  317                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3269958                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      27492197                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2677470                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2144687                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    106104259                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 500720                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3199289                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  126                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         109624645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.540351                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.877542                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               100362262     91.55%     91.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  146798      0.13%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  618877      0.56%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  401723      0.37%     92.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  968137      0.88%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  259850      0.24%     93.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 1332953      1.22%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  795756      0.73%     95.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 4738289      4.32%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           109624645                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.024419                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.250731                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3199105                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3199105                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3199105                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3199105                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          184                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            184                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          184                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           184                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     12495750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     12495750                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     12495750                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     12495750                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3199289                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3199289                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3199289                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3199289                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000058                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000058                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 67911.684783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 67911.684783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 67911.684783                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 67911.684783                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            6                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                6                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           34                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           34                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          150                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          150                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          150                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          150                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     10756250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     10756250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     10756250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     10756250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000047                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000047                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 71708.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 71708.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 71708.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 71708.333333                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     6                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3199105                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3199105                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          184                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          184                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     12495750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     12495750                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3199289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3199289                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000058                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 67911.684783                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 67911.684783                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           34                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           34                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          150                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          150                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     10756250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     10756250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000047                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 71708.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 71708.333333                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          131.194184                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3199255                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               150                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          21328.366667                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          304098000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   131.194184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.256239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.256239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          137                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          137                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.267578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6398728                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6398728                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   250302                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   4001621                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                10240154                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              46728215                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                10033299                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10751268                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  107                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    26071                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                10253012                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           199                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          231                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 430                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                46720132                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               43970108                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 23905546                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 30235337                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.401011                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.790649                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        166                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                6251794                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               8000620                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                118994                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3656506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           123.901765                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          172.980854                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1306283     35.72%     35.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               32680      0.89%     36.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29              330547      9.04%     45.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39              200029      5.47%     51.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49              108965      2.98%     54.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               73643      2.01%     56.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               55549      1.52%     57.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               50886      1.39%     59.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               44605      1.22%     60.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               36898      1.01%     61.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             38770      1.06%     62.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             36583      1.00%     63.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             37766      1.03%     64.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             36376      0.99%     65.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             39830      1.09%     66.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             38130      1.04%     67.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             43116      1.18%     68.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             72051      1.97%     70.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             78974      2.16%     72.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             50291      1.38%     74.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             47028      1.29%     75.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             37630      1.03%     76.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             36916      1.01%     77.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             39135      1.07%     78.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             37654      1.03%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             31152      0.85%     80.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             58607      1.60%     82.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             38131      1.04%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             87068      2.38%     85.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             21695      0.59%     86.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          509518     13.93%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1934                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3656506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               10032675                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               10750041                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6284                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3199295                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  15045065250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  15045065250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  15045065250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  27716065250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  15045065250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                250302                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1995308                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               20752987                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           895                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  5813437                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             80811716                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              46855368                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               265788                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               3012588                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 45973                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents              80076503                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           61624028                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  146552994                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                38455426                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 18064755                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             36586944                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                25036957                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     20                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 19                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10487214                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       146803751                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       90766875                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                12852438                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  22833318                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       109639590                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       46719576                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     319                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      46895545                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   169                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            23894218                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            34614                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                174                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          109616399                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.427815                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.442092                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 97042242     88.53%     88.53% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3199700      2.92%     91.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2280670      2.08%     93.53% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1008237      0.92%     94.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1258423      1.15%     95.60% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1429139      1.30%     96.90% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1047754      0.96%     97.86% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1157989      1.06%     98.91% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1192245      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            109616399                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  24098      0.67%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            58684      1.63%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                375062     10.44%     12.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               874898     24.34%     37.08% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1948516     54.22%     91.30% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          312524      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      2750275      5.86%      5.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     20431633     43.57%     49.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     49.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          296      0.00%     49.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       625069      1.33%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           27      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd           19      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           68      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           50      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc           18      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift           20      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125000      2.40%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1907326      4.07%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      3125455      6.66%     66.03% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      8305795     17.71%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      7624467     16.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      46895545                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.427725                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3593782                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.076634                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               163299290                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               39863186                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       23462773                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 43702150                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                30750929                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        20499053                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   24717496                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    23021556                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         46894828                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     10212994                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      717                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          20962801                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2299072                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10749807                       # Number of stores executed (Count)
system.cpu2.numRate                          0.427718                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                            149                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          23191                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1224695                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   12848163                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     22825613                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              8.533484                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         8.533484                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.117185                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.117185                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  38553057                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 13835645                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   17999913                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12874667                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11494564                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12483836                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 25562155                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      10032449                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10751068                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125644                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125762                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2676302                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2675049                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              348                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2143930                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2143753                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999917                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    357                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            389                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                44                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             345                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           47                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       21141773                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              288                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    106801320                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.213720                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     1.038496                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      100268603     93.88%     93.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        2330500      2.18%     96.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         578312      0.54%     96.61% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         649317      0.61%     97.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         942146      0.88%     98.10% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         662063      0.62%     98.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           6917      0.01%     98.72% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         637559      0.60%     99.32% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         725903      0.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    106801320                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            12848163                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              22825613                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6531207                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3780702                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1672495                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10250263                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   17545716                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  117                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          114      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     13543866     59.34%     59.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     59.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          281      0.00%     59.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       625020      2.74%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           16      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd           14      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu           20      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt           28      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc           14      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            7      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.93%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      4.38%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       655612      2.87%     74.26% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       375453      1.64%     75.90% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125090     13.69%     89.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375052     10.41%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     22825613                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       725903                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      8593654                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          8593654                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      9894409                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         9894409                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2563548                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2563548                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2637639                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2637639                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 123258711988                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 123258711988                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 123258711988                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 123258711988                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     11157202                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     11157202                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     12532048                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     12532048                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.229766                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.229766                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.210472                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.210472                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 48081.296698                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 48081.296698                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 46730.698169                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 46730.698169                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     20002287                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          812                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       227775                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     87.815989                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    38.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312444                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312444                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      1938033                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      1938033                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      1938033                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      1938033                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       625515                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       625515                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       688009                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       688009                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  52518554737                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  52518554737                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  57262750237                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  57262750237                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.056064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.056064                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.054900                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.054900                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 83960.504124                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 83960.504124                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 83229.652864                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 83229.652864                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686846                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1369750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1369750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 32613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 32613.095238                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      2816500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      2816500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 67059.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 67059.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      6390142                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        6390142                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2266583                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2266583                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 100932000750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 100932000750                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      8656725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      8656725                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.261829                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.261829                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 44530.467558                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 44530.467558                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      1938033                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      1938033                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       328550                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       328550                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  30340326000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  30340326000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 92346.145183                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 92346.145183                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      1300755                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      1300755                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        74091                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        74091                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.053890                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.053890                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   4744195500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   4744195500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 75914.415784                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 75914.415784                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203512                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203512                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296965                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296965                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  22326711238                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  22326711238                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 75182.971859                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 75182.971859                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296965                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296965                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  22178228737                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  22178228737                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 74682.971855                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 74682.971855                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1014.685477                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            10582507                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            688019                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             15.381126                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          306284000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1014.685477                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.990904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.990904                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          25752291                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         25752291                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1283091                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            101393460                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  5314661                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1374889                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                250298                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1893551                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   61                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              49347867                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  333                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3273896                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      27487282                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2676302                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2144154                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    106092070                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 500716                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3202099                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                  131                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         109616399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.540311                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.878827                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               100357239     91.55%     91.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  146424      0.13%     91.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  650164      0.59%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  401688      0.37%     92.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  934756      0.85%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  257884      0.24%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 1300473      1.19%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  798271      0.73%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 4769500      4.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           109616399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.024410                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.250706                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3201911                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3201911                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3201911                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3201911                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          188                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            188                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          188                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           188                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     12774750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     12774750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     12774750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     12774750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3202099                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3202099                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3202099                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3202099                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000059                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000059                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000059                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000059                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 67950.797872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 67950.797872                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 67950.797872                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 67950.797872                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           34                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           34                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          154                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          154                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          154                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          154                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     11080500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     11080500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     11080500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     11080500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000048                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000048                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 71951.298701                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 71951.298701                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 71951.298701                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 71951.298701                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     5                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3201911                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3201911                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          188                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          188                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     12774750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     12774750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3202099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3202099                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000059                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000059                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 67950.797872                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 67950.797872                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           34                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           34                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          154                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          154                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     11080500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     11080500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000048                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 71951.298701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 71951.298701                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          133.020759                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3202065                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               154                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          20792.629870                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          306265000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   133.020759                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.259806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.259806                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          141                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          141                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.275391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6404352                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6404352                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   250298                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   3956156                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                10291143                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              46719895                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                  24                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                10032449                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10751068                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  100                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    25712                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                10304650                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             2                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           200                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          234                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 434                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                46711844                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               43961826                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 23889658                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 30198161                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.400967                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.791096                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                        133                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                6251740                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   2                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  2                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               8000563                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   1                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                105707                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3655710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           116.951122                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          167.910142                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1322633     36.18%     36.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19               33132      0.91%     37.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29              368154     10.07%     47.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39              217227      5.94%     53.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49              133014      3.64%     56.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               80466      2.20%     58.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               50162      1.37%     60.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               45120      1.23%     61.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               39509      1.08%     62.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99               33899      0.93%     63.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             35044      0.96%     64.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             32956      0.90%     65.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             34319      0.94%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             32316      0.88%     67.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             35798      0.98%     68.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             35622      0.97%     69.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             40695      1.11%     70.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             78813      2.16%     72.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             83342      2.28%     74.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             45421      1.24%     75.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             41818      1.14%     77.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             32740      0.90%     78.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             33210      0.91%     78.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             35747      0.98%     79.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             33207      0.91%     80.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             27167      0.74%     81.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             55869      1.53%     83.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             36108      0.99%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             92285      2.52%     86.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             20781      0.57%     87.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          469136     12.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1976                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3655710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               10031762                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               10749807                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6283                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3202108                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       34                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  15045059250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  15045059250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  15045059250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  27716071250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  15045059250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                250298                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1968043                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               20552177                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5797279                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             81047888                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              46846957                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               250231                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               2892157                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 34937                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              80323395                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           61607909                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  146523286                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                38446683                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 18064007                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             36572176                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                25035606                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10568805                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       146792712                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       90750045                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                12848163                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  22825613                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       109632606                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       46722531                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     317                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      46880360                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   189                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            23894087                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            34521                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                172                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          109609956                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.427702                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.442325                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 97047967     88.54%     88.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3198052      2.92%     91.46% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2268065      2.07%     93.53% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1015463      0.93%     94.45% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1253850      1.14%     95.60% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1416827      1.29%     96.89% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1060981      0.97%     97.86% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1155640      1.05%     98.91% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1193111      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            109609956                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  21198      0.59%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     1      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            57622      1.61%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.20% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                375076     10.46%     12.65% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               874892     24.39%     37.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1945910     54.25%     91.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          312520      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      2750272      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     20434408     43.59%     49.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          296      0.00%     49.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       625085      1.33%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           27      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd           23      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu           70      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt           57      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc           22      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift           20      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125011      2.40%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1907565      4.07%     59.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      3125450      6.67%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      8287590     17.68%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      7624437     16.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      46880360                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.427613                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            3587220                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.076519                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               163299151                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               39865906                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       23465801                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 43658934                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                30751035                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        20499027                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   24720792                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    22996516                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         46879669                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     10195045                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      691                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          20944816                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2299595                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    10749771                       # Number of stores executed (Count)
system.cpu3.numRate                          0.427607                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                            140                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          22650                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1231991                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   12849962                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     22828697                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              8.531746                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         8.531746                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.117209                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.117209                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  38537653                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 13837387                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   17999941                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12874665                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11497206                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12485428                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 25545195                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      10                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      10032654                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     10751053                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125643                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125755                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2676772                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2675564                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              335                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2144178                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2144021                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999927                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    350                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            371                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             330                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           45                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       21141730                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              278                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    106794930                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.213762                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.037419                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      100240798     93.86%     93.86% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        2346319      2.20%     96.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         580340      0.54%     96.60% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         655487      0.61%     97.22% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         948927      0.89%     98.11% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         657878      0.62%     98.72% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           8936      0.01%     98.73% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         633437      0.59%     99.32% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         722808      0.68%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    106794930                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            12849962                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              22828697                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6531464                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3780959                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         88                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1673009                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10250263                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   17548543                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  117                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          114      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     13546693     59.34%     59.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     59.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          281      0.00%     59.34% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       625020      2.74%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           16      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd           14      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu           20      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt           28      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc           14      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            7      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.93%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      4.38%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.39% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       655869      2.87%     74.26% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       375453      1.64%     75.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125090     13.69%     89.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375052     10.40%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     22828697                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       722808                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      8603478                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          8603478                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      9903387                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         9903387                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2553968                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2553968                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2628905                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2628905                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 123730730985                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 123730730985                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 123730730985                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 123730730985                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     11157446                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     11157446                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     12532292                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     12532292                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.228903                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.228903                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.209770                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.209770                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 48446.468783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 48446.468783                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 47065.501030                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 47065.501030                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     20128455                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets          814                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       225613                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     89.216734                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    38.761905                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312449                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312449                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      1928460                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      1928460                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      1928460                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      1928460                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       625508                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       625508                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       688002                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       688002                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  52517957485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  52517957485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  57270148485                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  57270148485                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.056062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.056062                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.054898                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.054898                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 83960.488891                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 83960.488891                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 83241.252911                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 83241.252911                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686845                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      1358250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      1358250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           44                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.954545                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 32339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 32339.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      2782750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      2782750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.954545                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 66255.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 66255.952381                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           44                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           44                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      6399965                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        6399965                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2257004                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2257004                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 101422646500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 101422646500                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      8656969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      8656969                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.260715                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.260715                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 44936.848362                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 44936.848362                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      1928460                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      1928460                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       328544                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       328544                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  30358355000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  30358355000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037951                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 92402.707096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 92402.707096                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      1299909                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      1299909                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data        74937                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total        74937                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.054506                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.054506                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   4752191000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   4752191000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 76042.356066                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 76042.356066                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203513                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203513                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296964                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296964                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  22308084485                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  22308084485                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500477                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118763                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 75120.501088                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 75120.501088                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296964                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296964                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  22159602485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  22159602485                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118763                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 74620.501088                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 74620.501088                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1014.637971                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            10591478                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            688012                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             15.394322                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          308084000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1014.637971                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.990857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.990857                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          25752772                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         25752772                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1294890                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            101370338                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5301237                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1393201                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                250290                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1893824                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              49350770                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  311                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3281092                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      27488900                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2676772                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2144412                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    106078442                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 500694                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  3210361                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  134                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         109609956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.540368                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.878409                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               100337290     91.54%     91.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  149774      0.14%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  658231      0.60%     92.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  408811      0.37%     92.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  934804      0.85%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  257538      0.23%     93.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 1301387      1.19%     94.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  795138      0.73%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 4766983      4.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           109609956                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.024416                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.250737                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3210178                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3210178                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3210178                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3210178                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          183                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            183                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          183                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           183                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     12723750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     12723750                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     12723750                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     12723750                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3210361                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3210361                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3210361                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3210361                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000057                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000057                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 69528.688525                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 69528.688525                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 69528.688525                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 69528.688525                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           36                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           36                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           36                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          147                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          147                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          147                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          147                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     10623250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     10623250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     10623250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     10623250                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000046                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000046                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 72267.006803                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 72267.006803                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 72267.006803                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 72267.006803                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     5                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3210178                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3210178                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          183                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          183                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     12723750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     12723750                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3210361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3210361                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000057                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 69528.688525                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 69528.688525                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           36                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           36                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          147                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          147                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     10623250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     10623250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000046                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 72267.006803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 72267.006803                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          128.019704                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3210325                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               147                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          21838.945578                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          308065000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   128.019704                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.250038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.250038                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          134                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          134                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.261719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6420869                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6420869                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   250290                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   4472062                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                10147943                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              46722848                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  24                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                10032654                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               10751053                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   99                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    35008                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                10147564                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           195                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          229                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 424                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                46714836                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               43964828                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 23863890                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 30170229                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.401020                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.790975                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                        137                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                6251688                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   3                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               8000548                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                104322                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3655967                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           117.262057                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          167.981414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1332159     36.44%     36.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               33604      0.92%     37.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29              371136     10.15%     47.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39              208659      5.71%     53.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49              128227      3.51%     56.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               74313      2.03%     58.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               48363      1.32%     60.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               44703      1.22%     61.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               36815      1.01%     62.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               32714      0.89%     63.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             34905      0.95%     64.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             33134      0.91%     65.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             36905      1.01%     66.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             35021      0.96%     67.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             38256      1.05%     68.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             37433      1.02%     69.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             42807      1.17%     70.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             78633      2.15%     72.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             80393      2.20%     74.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             43884      1.20%     75.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             40030      1.09%     76.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             33064      0.90%     77.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             34660      0.95%     78.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             37076      1.01%     79.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             33941      0.93%     80.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             27909      0.76%     81.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             57907      1.58%     83.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             34782      0.95%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             95495      2.61%     86.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             20432      0.56%     87.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          468607     12.82%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1954                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3655967                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               10032029                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               10749771                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3210370                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       34                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  15044981250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  15044981250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  15044981250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  27716149250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  15044981250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                250290                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1982872                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               20589204                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           714                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5793415                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             80993461                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              46849918                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               250260                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               3177524                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                 21842                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              80202212                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           61614135                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  146534078                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                38449365                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 18064106                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             36578344                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                25035664                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     11                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 10                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10658295                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       146792458                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       90756074                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                12849962                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  22828697                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       109625098                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       46813299                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     304                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      47054940                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   149                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            23892257                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            31340                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                171                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          109610453                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.429292                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.444499                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 96975093     88.47%     88.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3281530      2.99%     91.47% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2219943      2.03%     93.49% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  1014894      0.93%     94.42% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1267172      1.16%     95.57% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1435932      1.31%     96.88% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  1062493      0.97%     97.85% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1161632      1.06%     98.91% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1191764      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            109610453                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  20384      0.57%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.57% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            60599      1.69%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      2.25% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                375057     10.43%     12.69% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               874888     24.34%     37.02% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          1951627     54.29%     91.31% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          312521      8.69%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      2750256      5.84%      5.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     20518870     43.61%     49.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           26      0.00%     49.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          273      0.00%     49.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       625042      1.33%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125000      2.39%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1915100      4.07%     59.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      3125223      6.64%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      8370725     17.79%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      7624424     16.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      47054940                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.429235                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            3595076                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.076402                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               163483035                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               39955958                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       23557540                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 43832523                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                30749906                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        20498726                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   24812473                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    23087287                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         47054270                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     10285710                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      670                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          21035252                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2315107                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                    10749542                       # Number of stores executed (Count)
system.cpu4.numRate                          0.429229                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             98                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          14645                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1239003                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   12904192                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     22921282                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              8.495309                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         8.495309                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.117712                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.117712                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  38703678                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 13890301                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   17999445                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                  12874415                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11574365                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  12531726                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 25666626                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      10040055                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     10750749                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125633                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125769                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2692146                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2690926                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              288                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2151843                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2151736                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999950                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    357                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            390                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             348                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts       21139814                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              247                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    106795709                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.214627                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     1.041554                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      100260517     93.88%     93.88% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        2312084      2.16%     96.05% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         576730      0.54%     96.59% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         658212      0.62%     97.20% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         947614      0.89%     98.09% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         661625      0.62%     98.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6           5983      0.01%     98.71% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         636929      0.60%     99.31% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         736015      0.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    106795709                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            12904192                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              22921282                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6538878                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3788520                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1688590                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   17633362                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     13631998     59.47%     59.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           26      0.00%     59.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          270      0.00%     59.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       625010      2.73%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     62.20% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.91%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.11% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      4.36%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       663494      2.89%     74.37% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       375342      1.64%     76.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125026     13.63%     89.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375016     10.36%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     22921282                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       736015                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      8554049                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          8554049                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      9855044                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         9855044                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2610723                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2610723                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2684574                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2684574                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 142854309735                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 142854309735                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 142854309735                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 142854309735                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data     11164772                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     11164772                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data     12539618                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     12539618                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.233836                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.233836                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.214087                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.214087                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 54718.294409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 54718.294409                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 53213.027369                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 53213.027369                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     24806619                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets          834                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       266534                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     93.071124                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    39.714286                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312426                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312426                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      1985298                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      1985298                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      1985298                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      1985298                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       625425                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       625425                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687919                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687919                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  53950142485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  53950142485                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  58687319485                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  58687319485                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.056018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.056018                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.054860                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.054860                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 86261.570108                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 86261.570108                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 85311.380388                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 85311.380388                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686761                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       986250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       986250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 23482.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 23482.142857                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      2049000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      2049000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 48785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 48785.714286                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      6350662                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        6350662                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2313779                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2313779                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 120612191750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 120612191750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      8664441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      8664441                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.267043                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.267043                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 52127.792564                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 52127.792564                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      1985298                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      1985298                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       328481                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       328481                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  31856496500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  31856496500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.037911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.037911                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 96981.245491                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 96981.245491                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data      1300995                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total      1300995                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data        73851                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        73851                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.053716                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.053716                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        62494                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   4737177000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   4737177000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.045455                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 75802.109002                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 75802.109002                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203387                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203387                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296944                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  22242117985                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  22242117985                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 74903.409347                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 74903.409347                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296944                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296944                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  22093645985                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  22093645985                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 74403.409347                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 74403.409347                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1014.532179                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            10543050                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687932                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             15.325715                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          309837000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1014.532179                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.990754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.990754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          25767340                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         25767340                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1315706                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            101332235                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  5347117                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1365137                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                250258                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1901559                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              49441247                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           3282140                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      27542017                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2692146                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2152135                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    106077937                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 500598                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  3215301                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         109610453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.541186                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.878553                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               100325670     91.53%     91.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  151486      0.14%     91.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  621704      0.57%     92.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  411072      0.38%     92.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  968354      0.88%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  256542      0.23%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 1336458      1.22%     94.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  796682      0.73%     95.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 4742485      4.33%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           109610453                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.024558                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.251238                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      3215190                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          3215190                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      3215190                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         3215190                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          111                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            111                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          111                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           111                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      8807250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      8807250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      8807250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      8807250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      3215301                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      3215301                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      3215301                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      3215301                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 79344.594595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 79344.594595                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 79344.594595                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 79344.594595                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           26                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           26                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           26                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           85                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           85                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           85                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           85                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      6934000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      6934000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      6934000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      6934000                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 81576.470588                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 81576.470588                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 81576.470588                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 81576.470588                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     2                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      3215190                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        3215190                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          111                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          111                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      8807250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      8807250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      3215301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      3215301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 79344.594595                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 79344.594595                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           26                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           26                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           85                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           85                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      6934000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      6934000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 81576.470588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 81576.470588                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           70.128543                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             3215275                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                85                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          37826.764706                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          309818000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    70.128543                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.136970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.136970                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           75                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           75                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.146484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           6430687                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          6430687                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   250258                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   4689688                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                10799442                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              46813603                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                10040055                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               10750749                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   89                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                    38833                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                10793094                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           194                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          212                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 406                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                46806263                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               44056266                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 23933978                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 30280413                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.401881                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.790411                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         69                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6251528                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               8000391                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                141286                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3663528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           140.088151                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          185.236700                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1281154     34.97%     34.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               33571      0.92%     35.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              271971      7.42%     43.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              164333      4.49%     47.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               70452      1.92%     49.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               52467      1.43%     51.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               46772      1.28%     52.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               48284      1.32%     53.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               46972      1.28%     55.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               43605      1.19%     56.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             45940      1.25%     57.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             43496      1.19%     58.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             48199      1.32%     59.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             46347      1.27%     61.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             49129      1.34%     62.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             47095      1.29%     63.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             52827      1.44%     65.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             61942      1.69%     67.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             65202      1.78%     68.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             49561      1.35%     70.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             47556      1.30%     71.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             42711      1.17%     72.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             44873      1.22%     73.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             43693      1.19%     75.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             43655      1.19%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             40691      1.11%     77.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             65315      1.78%     79.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             43498      1.19%     80.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             84284      2.30%     82.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             21353      0.58%     83.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          616580     16.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2047                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3663528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               10039423                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               10749542                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6265                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                3215313                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  15045105250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  15045105250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  15045105250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  27716025250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  15045105250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                250258                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 2006729                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               22289812                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  5832611                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             79230764                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              46940462                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               265753                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               3383445                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                 45380                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              78392625                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           61796260                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  146850932                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                38530705                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 18063032                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             36764144                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                25031989                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 10476743                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       146870699                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       90937126                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                12904192                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  22921282                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       109618106                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       46758466                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     309                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      47002300                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   142                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            23892341                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            31995                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                176                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          109602634                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.428843                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.442789                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 96971252     88.48%     88.48% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3233215      2.95%     91.43% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2288073      2.09%     93.51% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                  1020931      0.93%     94.44% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1260913      1.15%     95.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1420506      1.30%     96.89% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  1061392      0.97%     97.86% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  1155204      1.05%     98.91% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  1191148      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            109602634                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  21927      0.61%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.61% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            61256      1.70%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      2.31% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                375070     10.42%     12.73% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               874894     24.31%     37.05% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          1953010     54.27%     91.32% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          312519      8.68%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      2750251      5.85%      5.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     20468541     43.55%     49.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           26      0.00%     49.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          282      0.00%     49.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       625057      1.33%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125011      2.39%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1910514      4.06%     59.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      3125209      6.65%     65.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      8373020     17.81%     83.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      7624389     16.22%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      47002300                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.428782                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            3598676                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.076564                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               163365328                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               39901242                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       23502581                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 43840724                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                30749880                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        20498667                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   24757516                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    23093209                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         47001664                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                     10283426                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      636                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                          21032931                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2305963                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                    10749505                       # Number of stores executed (Count)
system.cpu5.numRate                          0.428776                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             92                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          15472                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1246515                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   12872160                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     22866370                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              8.515906                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         8.515906                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.117427                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.117427                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  38655809                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 13858269                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   17999439                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                  12874386                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11528746                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  12504353                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 25645986                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads      10035438                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     10750707                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125648                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125767                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2683016                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2681835                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              275                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2147411                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2147278                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999938                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    347                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            373                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                39                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             334                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           39                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts       21139957                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              235                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    106787910                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.214129                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     1.040716                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      100270729     93.90%     93.90% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        2305845      2.16%     96.06% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         574702      0.54%     96.59% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         656854      0.62%     97.21% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         945418      0.89%     98.09% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         657395      0.62%     98.71% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6           5428      0.01%     98.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         632968      0.59%     99.31% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         738571      0.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    106787910                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            12872160                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              22866370                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6534302                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3783944                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1679438                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   17583026                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     13581662     59.40%     59.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           26      0.00%     59.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          270      0.00%     59.40% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       625010      2.73%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     62.13% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.92%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.05% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      4.37%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       658918      2.88%     74.31% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       375342      1.64%     75.95% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125026     13.67%     89.61% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375016     10.39%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     22866370                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       738571                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      8545340                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          8545340                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      9846066                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         9846066                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2614836                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2614836                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2688956                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2688956                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 142085128239                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 142085128239                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 142085128239                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 142085128239                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data     11160176                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total     11160176                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data     12535022                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total     12535022                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.234301                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.234301                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.214515                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.214515                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 54338.064888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 54338.064888                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 52840.257795                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 52840.257795                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     24780368                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets         1079                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       265621                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets           21                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     93.292202                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    51.380952                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312427                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312427                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      1989412                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      1989412                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      1989412                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      1989412                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       625424                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       625424                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687919                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687919                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  53921326488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  53921326488                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  58663338238                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  58663338238                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.056041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.056041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.054880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.054880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 86215.633695                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 86215.633695                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 85276.519820                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 85276.519820                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686764                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1214000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1214000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 28904.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 28904.761905                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      2493000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      2493000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 59357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 59357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      6341953                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        6341953                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2317892                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2317892                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 119833654250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 119833654250                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      8659845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      8659845                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.267660                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.267660                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 51699.412332                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 51699.412332                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      1989412                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      1989412                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       328480                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       328480                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  31818324500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  31818324500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.037931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.037931                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 96865.332745                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 96865.332745                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data      1300726                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total      1300726                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        74120                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        74120                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total      1374846                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.053911                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.053911                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        62495                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   4742011750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   4742011750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.045456                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 75878.258261                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 75878.258261                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203387                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203387                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296944                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  22251473989                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  22251473989                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 74934.916984                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 74934.916984                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296944                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296944                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  22103001988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  22103001988                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 74434.916981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 74434.916981                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1014.830973                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs            10534076                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687932                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.312670                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          311723000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1014.830973                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.991046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.991046                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          25758148                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         25758148                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1295223                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            101355181                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  5310192                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1391791                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                250247                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1897066                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              49386454                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           3279209                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      27509917                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2683016                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2147664                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    106073061                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 500574                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  3213279                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                   94                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         109602634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.540726                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.879143                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               100327392     91.54%     91.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  153012      0.14%     91.68% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  654015      0.60%     92.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  405095      0.37%     92.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  932876      0.85%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  259443      0.24%     93.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 1305755      1.19%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  794961      0.73%     95.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 4770085      4.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           109602634                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.024476                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.250961                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      3213178                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          3213178                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      3213178                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         3213178                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          101                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            101                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          101                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           101                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      7868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      7868500                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      7868500                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      7868500                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      3213279                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      3213279                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      3213279                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      3213279                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 77905.940594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 77905.940594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 77905.940594                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 77905.940594                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           19                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           19                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           19                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           19                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           82                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           82                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           82                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           82                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      6636750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      6636750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      6636750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      6636750                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 80935.975610                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 80935.975610                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 80935.975610                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 80935.975610                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     2                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      3213178                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        3213178                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          101                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      7868500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      7868500                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      3213279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      3213279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 77905.940594                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 77905.940594                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           19                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           19                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           82                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           82                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      6636750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      6636750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 80935.975610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 80935.975610                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           67.179805                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             3213260                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                82                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          39186.097561                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          311696000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    67.179805                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.131211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.131211                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           6426640                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          6426640                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                   250247                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   4400829                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                10575018                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              46758775                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   1                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                10035438                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               10750707                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   91                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                    33588                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                10576194                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             6                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           193                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          193                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 386                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                46751237                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               44001248                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 23887477                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 30206221                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.401405                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.790813                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                6251487                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  6                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores               8000349                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                139804                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3658952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           139.410140                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          184.202525                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1272037     34.77%     34.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               33213      0.91%     35.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29              274659      7.51%     43.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39              166934      4.56%     47.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               67483      1.84%     49.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               51120      1.40%     50.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               49817      1.36%     52.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79               50417      1.38%     53.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               48756      1.33%     55.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               43601      1.19%     56.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             46921      1.28%     57.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             44458      1.22%     58.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             48428      1.32%     60.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             46003      1.26%     61.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             49583      1.36%     62.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             46698      1.28%     63.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             51875      1.42%     65.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             63225      1.73%     67.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             69500      1.90%     69.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             52123      1.42%     70.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             50198      1.37%     71.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             43932      1.20%     73.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             45056      1.23%     74.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             43095      1.18%     75.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             43036      1.18%     76.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             38750      1.06%     77.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             65023      1.78%     79.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             44070      1.20%     80.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             82656      2.26%     82.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             20539      0.56%     83.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          605746     16.56%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1949                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3658952                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               10034833                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               10749505                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6280                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4671                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                3213291                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       28                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  15044975250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  15044975250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  15044975250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  27716155250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  15044975250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                250247                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1974813                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               22024915                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  5807463                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             79544917                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              46885633                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               250210                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               3244710                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 55838                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              78722251                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           61686974                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  146659569                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                38481077                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 18063046                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             36654320                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                25032527                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 10590010                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       146805575                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       90827567                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                12872160                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  22866370                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       109611226                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       46874264                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     284                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      47054583                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   144                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            23891368                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            28727                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                151                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          109596768                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.429343                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.443436                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 96950612     88.46%     88.46% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3227574      2.94%     91.41% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2303132      2.10%     93.51% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                  1032994      0.94%     94.45% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1243313      1.13%     95.58% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1424890      1.30%     96.88% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  1066655      0.97%     97.86% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1156653      1.06%     98.91% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  1190945      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            109596768                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  21595      0.60%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            60323      1.68%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      2.28% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                375087     10.44%     12.73% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               874898     24.36%     37.09% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          1946742     54.21%     91.30% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          312519      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      2750260      5.84%      5.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     20575106     43.73%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           26      0.00%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          282      0.00%     49.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       625049      1.33%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     50.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125000      2.39%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1920260      4.08%     59.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      3125223      6.64%     66.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      8308945     17.66%     83.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      7624431     16.20%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      47054583                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.429286                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            3591164                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.076319                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               163592118                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               40016076                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       23618951                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 43705124                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                30749844                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        20498766                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   24873825                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    23021662                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         47053990                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                     10229096                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      593                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                          20978662                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2325405                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                    10749566                       # Number of stores executed (Count)
system.cpu6.numRate                          0.429281                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             94                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                          14458                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1253203                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   12940258                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     22983116                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              8.470560                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         8.470560                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.118056                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.118056                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  38698624                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 13925954                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   17999446                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                  12874435                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11626046                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  12562743                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 25630512                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads      10045066                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     10750640                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125585                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125693                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2702313                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2701146                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              273                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2157035                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2156924                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    335                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            385                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             343                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts       21139094                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              229                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    106782167                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.215234                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     1.041152                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      100199827     93.84%     93.84% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        2338431      2.19%     96.03% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         575113      0.54%     96.56% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         682886      0.64%     97.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4         958414      0.90%     98.10% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         654449      0.61%     98.71% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           4932      0.00%     98.72% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         634612      0.59%     99.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         733503      0.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    106782167                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            12940258                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              22983116                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6544025                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3793671                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1698898                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   17690043                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          101      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     13688684     59.56%     59.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           26      0.00%     59.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          270      0.00%     59.56% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       625010      2.72%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.89%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      4.35%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       668645      2.91%     74.44% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       375338      1.63%     76.07% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125026     13.60%     89.67% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375016     10.33%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     22983116                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       733503                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      8563196                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          8563196                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      9862268                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         9862268                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2606713                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2606713                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2682491                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2682491                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 132739246987                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 132739246987                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 132739246987                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 132739246987                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     11169909                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     11169909                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     12544759                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     12544759                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.233369                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.233369                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.213834                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.213834                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 50922.079641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 50922.079641                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 49483.575895                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 49483.575895                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     22701589                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets         1035                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       242752                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets           22                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     93.517619                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    47.045455                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312427                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312427                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      1981291                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      1981291                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      1981291                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      1981291                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687918                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687918                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  53423915237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  53423915237                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  58199685987                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  58199685987                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.055992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.055992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.054837                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.054837                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 85420.588398                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 85420.588398                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 84602.650297                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 84602.650297                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686765                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      1258000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      1258000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 29952.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 29952.380952                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      2566250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      2566250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 61101.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 61101.190476                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      6359810                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        6359810                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2309772                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2309772                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 110442926250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 110442926250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      8669582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      8669582                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.266423                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.266423                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 47815.510037                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 47815.510037                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      1981291                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      1981291                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       328481                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       328481                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  31276065000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  31276065000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.037889                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.037889                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 95214.228525                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 95214.228525                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data      1299072                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total      1299072                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data        75778                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total        75778                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.055117                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.055117                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data   4775770750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total   4775770750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data 76417.222702                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 76417.222702                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203386                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203386                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296941                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296941                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  22296320737                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  22296320737                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500327                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 75086.703207                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 75086.703207                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296941                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296941                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  22147850237                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  22147850237                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 74586.703207                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 74586.703207                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1014.524441                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            10550273                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687933                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             15.336193                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          313387000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1014.524441                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.990747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.990747                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          25777623                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         25777623                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1316938                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            101295711                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  5353042                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1380838                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                250239                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1906743                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   45                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              49502082                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  237                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           3304357                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      27577218                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2702313                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2157301                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    106042051                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 500566                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           75                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  3238220                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         109596768                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.541807                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.880747                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               100291782     91.51%     91.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  166117      0.15%     91.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  651713      0.59%     92.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  419560      0.38%     92.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  928470      0.85%     93.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  258731      0.24%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 1300411      1.19%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  797806      0.73%     95.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 4782178      4.36%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           109596768                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.024654                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.251591                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      3238113                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          3238113                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      3238113                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         3238113                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          107                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            107                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          107                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           107                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      7943750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      7943750                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      7943750                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      7943750                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      3238220                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      3238220                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      3238220                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      3238220                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 74240.654206                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 74240.654206                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 74240.654206                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 74240.654206                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           22                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           85                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           85                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           85                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           85                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      6589250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      6589250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      6589250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      6589250                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 77520.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 77520.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 77520.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 77520.588235                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     2                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      3238113                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        3238113                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          107                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          107                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      7943750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      7943750                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      3238220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      3238220                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 74240.654206                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 74240.654206                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           85                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           85                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      6589250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      6589250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 77520.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 77520.588235                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           67.554041                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             3238198                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                85                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          38096.447059                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          313368000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    67.554041                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.131941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.131941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           77                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           77                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.150391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           6476525                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          6476525                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   250239                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   4174628                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                11273849                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              46874548                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   9                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                10045066                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               10750640                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                    30763                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                11278002                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           194                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          188                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 382                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                46867706                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               44117717                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 23997562                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 30331479                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.402493                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.791177                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         66                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                6251388                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               8000286                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                117233                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3668679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           127.091529                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          172.680438                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1296517     35.34%     35.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19               31870      0.87%     36.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29              298107      8.13%     44.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39              176901      4.82%     49.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               83769      2.28%     51.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               60072      1.64%     53.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               65875      1.80%     54.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79               59100      1.61%     56.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               47613      1.30%     57.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               42396      1.16%     58.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             45231      1.23%     60.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             43382      1.18%     61.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             51903      1.41%     62.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             47085      1.28%     64.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             48777      1.33%     65.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             45045      1.23%     66.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             48631      1.33%     67.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             75902      2.07%     70.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             84929      2.31%     72.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             52826      1.44%     73.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             49282      1.34%     75.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             40630      1.11%     76.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             41114      1.12%     77.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             41720      1.14%     78.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             41163      1.12%     79.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             35666      0.97%     80.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             61703      1.68%     82.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             40129      1.09%     83.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             84425      2.30%     85.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             20506      0.56%     86.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          506410     13.80%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1919                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3668679                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               10044571                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               10749566                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6270                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4669                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                3238232                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  15045023250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  15045023250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  15045023250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  27716107250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  15045023250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                250239                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1999611                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               21627326                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           279                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  5839073                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             79880240                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              47001306                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               250183                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               3272610                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                 26807                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              79134016                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           61918666                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  147064769                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                38586829                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 18062984                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             36887821                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                25030718                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 10620920                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       146920796                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       91059209                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                12940258                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  22983116                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       109603367                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       46875468                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     299                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      47039219                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   141                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            23891923                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            31529                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                166                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          109589331                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.429232                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.442939                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 96932391     88.45%     88.45% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3236331      2.95%     91.40% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2315053      2.11%     93.52% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  1034643      0.94%     94.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1237111      1.13%     95.59% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1417435      1.29%     96.88% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  1071846      0.98%     97.86% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1154010      1.05%     98.91% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  1190511      1.09%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            109589331                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  24351      0.68%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.68% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            60929      1.70%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                375065     10.44%     12.81% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               874889     24.34%     37.15% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          1946229     54.15%     91.30% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          312516      8.70%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      2750257      5.85%      5.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     20575732     43.74%     49.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           26      0.00%     49.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          282      0.00%     49.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       625048      1.33%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     50.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125000      2.39%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1920284      4.08%     59.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      3125215      6.64%     66.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      8292946     17.63%     83.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      7624428     16.21%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      47039219                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.429177                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            3593979                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.076404                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               163585674                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               40017794                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       23619572                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 43676215                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                30749900                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        20498756                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   24874191                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    23008750                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         47038602                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                     10213114                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      617                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                          20962666                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2325440                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                    10749552                       # Number of stores executed (Count)
system.cpu7.numRate                          0.429171                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             97                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          14036                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1260211                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   12940690                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     22983838                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              8.469669                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         8.469669                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.118068                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.118068                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  38683012                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 13926531                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   17999460                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                  12874433                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11626247                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  12562829                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 25614674                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads      10045240                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     10750698                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125638                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125736                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2702476                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2701290                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              277                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2157120                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2156974                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999932                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    348                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            375                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                40                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             335                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts       21139750                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              236                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    106774650                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.215256                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.040839                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      100183788     93.83%     93.83% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        2345424      2.20%     96.02% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         572944      0.54%     96.56% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         691326      0.65%     97.21% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         959816      0.90%     98.11% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         650354      0.61%     98.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           4716      0.00%     98.72% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         631038      0.59%     99.31% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         735244      0.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    106774650                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            12940690                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              22983838                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6544098                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3793734                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1699012                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   17690705                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           98      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     13689336     59.56%     59.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           26      0.00%     59.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          270      0.00%     59.56% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       625010      2.72%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     62.28% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.89%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.18% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      4.35%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.53% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       668708      2.91%     74.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       375348      1.63%     76.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125026     13.60%     89.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375016     10.33%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     22983838                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       735244                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      8563018                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          8563018                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      9863233                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         9863233                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2606943                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2606943                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2681576                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2681576                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 129469695745                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 129469695745                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 129469695745                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 129469695745                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data     11169961                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     11169961                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data     12544809                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     12544809                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.233389                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.233389                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.213760                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.213760                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 49663.416402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 49663.416402                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 48281.195739                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 48281.195739                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     22342431                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets          952                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       234423                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets           20                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     95.308186                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets    47.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312427                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312427                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      1981519                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      1981519                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      1981519                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      1981519                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       625424                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       625424                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687920                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687920                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  53288302995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  53288302995                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  58052703745                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  58052703745                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.055992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.055992                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.054837                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.054837                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 85203.482749                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 85203.482749                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 84388.742506                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 84388.742506                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686769                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1799000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1799000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 43878.048780                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 43878.048780                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      3671500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      3671500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 89548.780488                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 89548.780488                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      6359627                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        6359627                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2309997                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2309997                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 107149054500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 107149054500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      8669624                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      8669624                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.266447                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.266447                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 46384.932318                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 46384.932318                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      1981519                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      1981519                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       328478                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       328478                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  31116134750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  31116134750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.037888                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.037888                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 94728.215436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 94728.215436                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data      1300215                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total      1300215                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data        74633                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        74633                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data      1374848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total      1374848                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.054285                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.054285                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   4764400750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   4764400750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 76235.291059                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 76235.291059                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203391                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203391                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296946                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296946                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  22320641245                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  22320641245                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500337                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 75167.341015                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 75167.341015                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296946                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296946                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  22172168245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  22172168245                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 74667.341015                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 74667.341015                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1014.856857                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            10551242                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687931                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             15.337646                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          315139000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1014.856857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.991071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.991071                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          25777721                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         25777721                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1321611                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            101279727                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  5369523                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1368220                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                250250                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1906773                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   43                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              49503441                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  229                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           3312365                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      27578145                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2702476                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2157362                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    106026653                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 500586                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           17                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  3245938                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  109                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         109589331                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.541858                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.880869                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               100283756     91.51%     91.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  168357      0.15%     91.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  647274      0.59%     92.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  425593      0.39%     92.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  924418      0.84%     93.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  259386      0.24%     93.72% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 1300159      1.19%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  796439      0.73%     95.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 4783949      4.37%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           109589331                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.024657                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.251618                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      3245826                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          3245826                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      3245826                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         3245826                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          112                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            112                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          112                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           112                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      8004250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      8004250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      8004250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      8004250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      3245938                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      3245938                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      3245938                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      3245938                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000035                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000035                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 71466.517857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 71466.517857                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 71466.517857                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 71466.517857                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           28                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           28                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           28                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           84                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           84                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           84                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           84                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      6427250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      6427250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      6427250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      6427250                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 76514.880952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 76514.880952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 76514.880952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 76514.880952                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     2                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      3245826                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        3245826                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          112                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          112                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      8004250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      8004250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      3245938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      3245938                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000035                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 71466.517857                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 71466.517857                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           28                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           28                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           84                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           84                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      6427250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      6427250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 76514.880952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 76514.880952                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           70.913561                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             3245910                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                84                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          38641.785714                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          315120000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    70.913561                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.138503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.138503                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           76                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.148438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           6491960                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          6491960                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   250250                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   3663371                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                11359519                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              46875767                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                10045240                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               10750698                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   88                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                    21499                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                11377026                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           186                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          194                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 380                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                46868320                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               44118328                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 24031845                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 30362161                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.402527                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.791506                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         67                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                6251506                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores               8000334                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                108458                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3668742                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           123.054186                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          167.584424                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1297881     35.38%     35.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19               30856      0.84%     36.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29              312903      8.53%     44.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39              185136      5.05%     49.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               76522      2.09%     51.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               56285      1.53%     53.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               68936      1.88%     55.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79               58919      1.61%     56.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               44821      1.22%     58.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               39983      1.09%     59.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             41982      1.14%     60.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             42342      1.15%     61.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             53063      1.45%     62.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             47214      1.29%     64.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             48503      1.32%     65.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             44906      1.22%     66.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             49855      1.36%     68.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             92571      2.52%     70.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189            103443      2.82%     73.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             60113      1.64%     75.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             52940      1.44%     76.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             42883      1.17%     77.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             43461      1.18%     78.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             45949      1.25%     80.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             40902      1.11%     81.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             32965      0.90%     82.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             58991      1.61%     83.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             37426      1.02%     84.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             82601      2.25%     87.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             18279      0.50%     87.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          456111     12.43%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            1907                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3668742                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               10044602                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               10749552                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6261                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                3245942                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       20                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  15045236000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  15045236000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  15045236000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  27715894500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  15045236000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                250250                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 2004478                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               21021095                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           427                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  5848635                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             80464446                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              47002672                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               250192                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               3278688                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                 25610                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents              79804024                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           61920832                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  147068905                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                38588359                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 18063069                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             36889249                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                25031574                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 10546902                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       146912877                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       91061885                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                12940690                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  22983838                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_writebacks::samples    626128.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       580.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    266961.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples    171980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples    171938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples    171916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples    171995.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples    171971.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.inst::samples        26.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples    171911.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.030271115000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        34736                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        34736                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            2293346                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            592638                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     735767                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    313077                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                  1471534                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  626154                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                   124                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                   26                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     25.86                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5              1471534                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              626154                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 221332                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 232274                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                 189242                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                 188076                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                 123862                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                 122812                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                  69169                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                  66949                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                  44316                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                  43013                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                 31796                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                 30409                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                 21545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                 20441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                 14823                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                 13750                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                  9424                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                  8832                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                  5359                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                  4880                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                  2966                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                  2660                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                  1243                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                  1118                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                   522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                   421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                    90                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                    18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 18769                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 20282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 27194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 28462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 34088                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 36901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 37755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 35012                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 35302                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 35589                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 36361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 36643                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 37014                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 37106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 37130                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 37149                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 37075                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 38793                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                  7981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                  4096                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                  2577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                  1893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                  1207                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                   755                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                   407                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                   240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                   128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                    86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                    44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        34736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     42.359051                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    35.723463                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev   500.506809                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-2047        34735    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        34736                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        34736                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     18.024499                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.856685                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     2.708931                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16           14262     41.06%     41.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             708      2.04%     43.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           11667     33.59%     76.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             816      2.35%     79.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20            3957     11.39%     90.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21             332      0.96%     91.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22            1375      3.96%     95.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23             139      0.40%     95.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24             456      1.31%     97.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::25              71      0.20%     97.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::26             211      0.61%     97.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::27              42      0.12%     97.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::28             178      0.51%     98.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::29              31      0.09%     98.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::30             113      0.33%     98.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::31               9      0.03%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::32             340      0.98%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::33               9      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::34               9      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::35               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::36               3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::37               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::38               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::39               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        34736                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                   3968                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               47089088                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            20036928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             1101212420.00372267                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             468578069.98343974                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  42760956750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     40769.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst        18560                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data      8542752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      5503360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      5502016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      5501312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      5503840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      5503072                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.inst          832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      5501152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     20035168                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 434039.039262537728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 199778441.311321258545                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 28437.040503407643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 128700058.573053866625                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 28437.040503407643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 128668628.159865885973                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 28437.040503407643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 128674614.905235022306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 128652164.610100746155                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 128711283.720620989799                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 128693323.484513580799                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.inst 19456.922449699967                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 128648422.894245043397                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 468536911.109026908875                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          636                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       267014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data       171980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data       171940                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data       171948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data       171918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data       171996                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data       171974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.inst           26                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data       171912                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       626154                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     21696000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data  14165993766                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst      1906002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   8587905969                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst      1955000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   8502402674                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst      1674000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   8494964035                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst      1142500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   8859756008                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.inst      1153500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   8830786134                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst      1206500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   8771509506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.inst      1143000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   8722574123                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 1069708723618                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     34113.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     53053.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     47650.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     49935.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     48875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     49449.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     44052.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     49404.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     47604.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     51534.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.inst     48062.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     51342.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     50270.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     51004.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.inst     43961.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     50738.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   1708379.61                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst        20352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data      8544448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      5503360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      5502080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      5502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      5501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      5503872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      5503168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.inst          832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      5501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      47089088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst        20352                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu5.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu7.inst          832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total        27264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     20021440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     20021440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          318                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data       133507                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data        85990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data        85970                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data        85974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data        85959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data        85998                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data        85987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.inst           13                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data        85956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         735767                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       312835                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        312835                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       475946                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data    199818103                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst        29934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data    128700059                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst        29934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data    128670125                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst        28437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data    128676112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data    128653661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data    128712032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data    128695569                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.inst        19457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data    128649171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total       1101212420                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       475946                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst        29934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst        29934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst        28437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu5.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu7.inst        19457                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       637588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    468215872                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       468215872                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    468215872                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       475946                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data    199818103                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst        29934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data    128700059                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst        29934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data    128670125                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst        28437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data    128676112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data    128653661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data    128712032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data    128695569                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.inst        19457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data    128649171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total      1569428292                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts             1471410                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             626099                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        92064                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        91942                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        92258                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        92540                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        91978                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        91794                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        91952                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        91858                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        91876                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        91866                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        92012                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        91814                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        91910                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        91894                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        91844                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        91808                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        39108                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        39076                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        39310                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        39459                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        39136                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        39052                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        39110                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        39084                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        39108                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        39048                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        39164                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        39044                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        39128                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        39152                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        39086                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        39034                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            45539568717                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           2942820000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       74967768717                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               30949.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          50949.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             735006                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            452786                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          72.32                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       909717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    73.781503                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.482805                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    33.834747                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63        14061      1.55%      1.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       801477     88.10%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127        14022      1.54%     91.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        21886      2.41%     93.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191        14332      1.58%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223        34822      3.83%     99.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255         2998      0.33%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287         5906      0.65%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::288-319          107      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351           91      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::352-383            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-415            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-479            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       909717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             47085120                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          20035168                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW            1101.119625                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             468.536911                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  17258250363                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  23082220137                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    625738.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       592.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    266695.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples        38.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples    171938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples        40.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples    171934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples        40.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples    171932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples    171920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples    171920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples    172030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples    171968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.030293883000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        34737                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        34737                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            2292671                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            592200                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     735612                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    312874                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                  1471224                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  625748                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    81                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                   10                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     25.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5              1471224                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              625748                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 221254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 232002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                 189138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                 187989                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                 124238                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                 122933                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                  68520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                  66414                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                  43991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                  42826                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                 31601                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                 30202                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                 21628                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                 20703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                 15182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                 14170                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                  9551                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                  8902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                  5513                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                  5115                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                  3089                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                  2754                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                  1266                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                  1113                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                   493                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                   372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                    80                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                    54                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 18854                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 20352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 27361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 28490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 34140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 36836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 37593                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 34932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 35235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 35542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 36363                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 36572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 36892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 37063                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 37164                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 37180                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 37140                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 38806                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                  7836                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                  4148                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                  2566                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                  1829                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                  1145                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                   749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                   415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                   251                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                   113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                    81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                    34                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                    26                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        34737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     42.350318                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    35.720161                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev   500.794794                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-2047        34736    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        34737                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        34737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     18.012811                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.847940                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     2.681146                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16           14272     41.09%     41.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             632      1.82%     42.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           11824     34.04%     76.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             742      2.14%     79.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20            4018     11.57%     90.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21             296      0.85%     91.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22            1351      3.89%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23             150      0.43%     95.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24             442      1.27%     97.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::25              69      0.20%     97.29% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26             227      0.65%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::27              36      0.10%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::28             186      0.54%     98.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::29              37      0.11%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::30             116      0.33%     99.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::31               7      0.02%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::32             303      0.87%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::33               5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::34               7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::36               3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::37               1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::38               8      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::40               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::42               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        34737                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                   2592                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               47079168                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            20023936                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             1100980433.62066865                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             468274242.65595597                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  42760688250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     40783.27                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst        18944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data      8534240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst         1216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      5502016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      5501888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst         1280                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      5501824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      5501440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      5501440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      5504960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      5502976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     20022752                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 443019.157316245430                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 199579382.027797400951                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 28437.040503407643                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 128668628.159865885973                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 29933.726845692257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 128665634.787181317806                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 29933.726845692257                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 128664138.100839033723                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 128655157.982785314322                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 128655157.982785314322                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 128737475.731610968709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 128691078.455000147223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 468246553.958623707294                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          634                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       266730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data       171938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst           42                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data       171934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst           40                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data       171932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data       171920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data       171920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data       172030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.inst           24                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data       171968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       625748                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst     22992500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data  14193944520                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst      1627500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   8589907837                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst      1716500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   8440859436                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst      1729000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   8486128293                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst      1281000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   8860554489                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.inst      1347500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   8862353720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst      1225000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   8695675967                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.inst      1099000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   8681102516                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 1070361747417                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     36265.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     53214.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     40687.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     49959.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     40869.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     49093.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     43225.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     49357.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     53375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     51538.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.inst     56145.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     51549.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     51041.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     50547.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.inst     45791.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     50480.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   1710531.63                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst        20288                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data      8535360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      5502016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst         1344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      5501888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst         1280                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      5501824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      5501440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      5501440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      5504960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.inst          768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      5502976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      47079168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst        20288                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst         1344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst         1280                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu5.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu7.inst          768                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total        27264                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     20008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     20008448                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          317                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data       133365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data        85969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst           21                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data        85967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst           20                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data        85966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data        85960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data        85960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data        86015                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.inst           12                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data        85984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         735612                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       312632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        312632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       474450                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data    199605574                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst        29934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data    128668628                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst        31430                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data    128665635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst        29934                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data    128664138                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data    128655158                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data    128655158                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data    128737476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.inst        17960                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data    128691078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total       1100980434                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       474450                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst        29934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst        31430                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst        29934                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu5.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu7.inst        17960                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       637588                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    467912045                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       467912045                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    467912045                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       474450                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data    199605574                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst        29934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data    128668628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst        31430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data    128665635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst        29934                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data    128664138                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data    128655158                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data    128655158                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data    128737476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.inst        17960                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data    128691078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total      1568892478                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts             1471143                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             625711                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        91992                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        91842                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        92192                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        92730                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        91986                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        91808                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        91968                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        91824                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        91838                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        91874                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        92004                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        91796                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        91863                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        91818                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        91814                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        91794                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        39090                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        39066                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        39232                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        39400                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        39100                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        39054                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        39104                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        39052                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        39074                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        39076                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        39164                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        39032                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        39091                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        39080                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        39066                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        39030                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            45420684778                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           2942286000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       74843544778                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               30874.42                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          50874.42                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             735068                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            452469                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          72.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       909317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    73.790909                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.500679                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    33.804147                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63        13782      1.52%      1.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       815327     89.66%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        36358      4.00%     95.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        37715      4.15%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319         6028      0.66%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383          102      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       909317                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             47076576                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          20022752                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW            1100.919818                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             468.246554                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  17267582612                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  23072887888                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    626049.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       572.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    267071.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples    171892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples    171894.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples    171892.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples    171886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples    171890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples    171976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.030300958000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        34780                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        34781                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            2291665                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            592549                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     735628                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    313027                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                  1471256                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  626054                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    97                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    5                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5              1471256                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              626054                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 221033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 232151                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                 189199                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                 187755                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                 124072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                 122816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                  68894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                  66853                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                  44241                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                  42870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                 31727                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                 30287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                 21732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                 20726                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                 14850                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                 13942                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                  9545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                  8921                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                  5437                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                  4997                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                  2983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                  2651                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                  1226                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                  1116                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                   523                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                   411                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                    96                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                    66                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 18629                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 20159                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 27110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 28369                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 33937                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 36692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 37694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 35051                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 35301                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 35635                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 36433                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 36729                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 37128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 37181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 37221                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 37294                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 37216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 38918                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                  8128                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                  4160                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                  2557                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                  1776                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                  1135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                   718                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                   370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                   209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                    98                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                    80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                    43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                    37                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        34781                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     42.297778                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    35.721795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev   500.124191                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-2047        34780    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        34781                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        34780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.999310                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.837002                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     2.655487                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16           14379     41.34%     41.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             687      1.98%     43.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           11593     33.33%     76.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             863      2.48%     79.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20            3995     11.49%     90.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21             310      0.89%     91.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22            1381      3.97%     95.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23             162      0.47%     95.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24             422      1.21%     97.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::25              93      0.27%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::26             235      0.68%     98.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::27              41      0.12%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::28             157      0.45%     98.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::29              31      0.09%     98.76% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::30              95      0.27%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::31               4      0.01%     99.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::32             302      0.87%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::33               5      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::34              11      0.03%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::35               4      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::36               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::38               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::40               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::42               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::48               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        34780                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                   3104                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               47080192                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            20033728                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             1101004380.60214520                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             468503235.66632551                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  42761127000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     40777.12                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst        18304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data      8546272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      5500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      5500608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      5500544                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      5500352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      5500480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      5503232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     20032832                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 428052.293893399299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 199860759.060146927834                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 25443.667818838418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 128634204.373993337154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 128635701.060335621238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 128634204.373993337154                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 128646177.864731609821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 128629714.314966484904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 128632707.687651053071                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 128697065.200369283557                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 468482282.057533502579                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          618                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       267110                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data       171892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data       171894                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data       171892                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data       171908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data       171886                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data       171890                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data       171976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       626054                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     20485500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data  13869203835                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst      1390500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   8604215946                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst      1315500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   8488014510                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst      1348000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   8505280906                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst       843500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   8831977499                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.inst       887000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   8843228853                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst       754000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   8722575509                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.inst       735500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   8710115945                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 1010526804387                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     33148.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     51923.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     36592.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     50055.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     36541.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     49379.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     37444.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     49480.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     42175.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     51376.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.inst     44350.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     51448.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     37700.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     50745.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.inst     36775.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     50647.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   1614120.83                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst        19776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data      8547520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      5500544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      5500608                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      5500544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      5501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      5500352                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      5500480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      5503232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      47080192                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst        19776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu5.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu7.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total        25856                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     20018944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     20018944                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          309                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data       133555                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data        85946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data        85947                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data        85946                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data        85954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data        85943                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data        85945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data        85988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         735628                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       312796                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        312796                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       462476                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data    199889944                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst        28437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data    128634204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data    128635701                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data    128634204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data    128646178                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data    128629714                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data    128632708                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data    128697065                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total       1101004381                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       462476                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst        28437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu5.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu7.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       604661                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    468157501                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       468157501                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    468157501                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       462476                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data    199889944                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst        28437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data    128634204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data    128635701                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data    128634204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data    128646178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data    128629714                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data    128632708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data    128697065                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total      1569161882                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts             1471159                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             626026                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        91974                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        91924                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        92186                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        92589                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        91958                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        91838                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        91886                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        91898                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        91832                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        91834                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        92019                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        91824                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        91912                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        91889                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        91820                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        91776                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        39074                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        39112                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        39286                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        39486                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        39102                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        39072                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        39090                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        39116                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        39068                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        39051                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        39160                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        39076                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        39124                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        39114                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        39060                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        39035                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            45179192503                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           2942318000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       74602372503                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               30709.93                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          50709.93                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             734732                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            452640                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.94                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          72.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       909812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    73.762368                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    69.457792                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    33.840604                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-63        14535      1.60%      1.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-127       815128     89.59%     91.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-191        36227      3.98%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-255        37831      4.16%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-319         5961      0.66%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-383          121      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-447            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       909812                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             47077088                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          20032832                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW            1100.931791                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             468.482282                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  17202065835                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  23138404665                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    626088.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       638.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    267145.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples    172006.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples    171974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples    171934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples    171908.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples    171910.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples    171918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples    171918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.030289595000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        34776                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        34776                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            2291604                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            592716                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     735830                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    313059                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                  1471660                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  626118                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                   141                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                   30                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     24.46                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5              1471660                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              626118                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 221162                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 232326                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                 189617                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                 187973                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                 124114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                 122892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                  68670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                  66625                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                  43979                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                  42561                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                 31540                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                 30385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                 21772                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                 20657                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                 14952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                 14108                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                  9583                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                  8877                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                  5484                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                  5055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                  3033                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                  2697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                  1223                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                  1150                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                   531                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                   375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                    85                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 18760                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 20288                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 27208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 28430                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 34058                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 36691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 37611                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 35034                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 35247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 35600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 36347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 36488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 36957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 37116                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 37187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 37257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 37182                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 39005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                  8134                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                  4235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                  2631                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                  1798                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                  1135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                   715                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                   405                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                   256                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                   126                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                    85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        34776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     42.313578                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    35.731604                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev   500.175985                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-2047        34775    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        34776                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        34776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     18.002674                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.839691                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     2.661744                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16           14350     41.26%     41.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             696      2.00%     43.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           11651     33.50%     76.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             776      2.23%     79.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20            4060     11.67%     90.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21             313      0.90%     91.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22            1353      3.89%     95.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23             127      0.37%     95.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24             448      1.29%     97.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::25              93      0.27%     97.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26             231      0.66%     98.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::27              39      0.11%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::28             179      0.51%     98.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::29              25      0.07%     98.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::30              96      0.28%     99.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::31               6      0.02%     99.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::32             310      0.89%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::33               4      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::34               3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::35               1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::36               7      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::37               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::38               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::40               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::46               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        34776                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                   4512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               47093120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            20035776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             1101306711.24328661                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             468551129.62927860                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  42760980500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     40767.88                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst        20416                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data      8548640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      5504192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      5503168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      5501888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      5501056                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      5501120                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      5501376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      5501376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     20033952                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 477442.943188791513                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 199916136.454811453819                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 128719515.495503559709                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 128695568.514026999474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 128665634.787181317806                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 128646177.864731609821                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 128647674.551073893905                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 128653661.296443030238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 128653661.296443030238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 468508474.068523526192                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          696                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       267214                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data       172014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data       171974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data       171934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data       171908                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data       171910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data       171918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data       171918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       626118                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     24812500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data  13919017173                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst      1485000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   8609806259                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.inst      1382500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   8501771786                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.inst      1727000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   8464847156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.inst      1005500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   8846380746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.inst       971500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   8856250430                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.inst       840000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   8760377465                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst       814000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   8678468647                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 1010010315843                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     35650.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     52089.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     43676.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     50052.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.inst     40661.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     49436.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.inst     50794.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     49233.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.inst     55861.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     51459.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.inst     53972.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     51516.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.inst     46666.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     50956.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     45222.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     50480.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   1613130.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst        22208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data      8550848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      5504448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      5503168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      5501888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      5501056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      5501120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      5501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      5501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      47093056                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst        22208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu2.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu3.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu4.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu5.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu6.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total        27776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     20018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     20018304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          347                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data       133607                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data        86007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data        85987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data        85967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data        85954                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data        85955                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data        85959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data        85959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         735829                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       312786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        312786                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       519350                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data    199967772                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data    128725502                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data    128695569                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data    128665635                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data    128646178                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data    128647675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data    128653661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data    128653661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total       1101305215                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       519350                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu2.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu3.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu4.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu5.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu6.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       649562                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    468142534                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       468142534                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    468142534                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       519350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data    199967772                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data    128725502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data    128695569                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data    128665635                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data    128646178                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data    128647675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data    128653661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data    128653661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total      1569447749                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts             1471519                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             626061                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        92017                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        92206                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        92183                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        92538                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        91964                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        91836                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        91908                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        91880                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        91842                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        91852                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        92007                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        91834                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        91933                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        91921                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        91798                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        91800                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        39112                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        39108                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        39282                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        39436                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        39094                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        39091                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        39100                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        39116                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        39070                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        39050                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        39148                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        39078                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        39134                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        39152                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        39058                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        39032                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            45239577662                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           2943038000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       74669957662                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               30743.45                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          50743.45                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             735238                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            452684                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.96                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          72.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       909658                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    73.788787                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    69.493190                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    33.839502                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-63        13872      1.52%      1.52% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-127       815746     89.68%     91.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-191        36014      3.96%     95.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-255        37898      4.17%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-319         6023      0.66%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-383           92      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-447            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-575            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       909658                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             47088608                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          20033952                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW            1101.201195                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             468.508474                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  17237869112                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  23102601388                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    625992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       663.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    266859.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples    171970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples    171954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples    171890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.data::samples    171870.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.data::samples    171872.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.inst::samples        18.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.data::samples    171874.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.data::samples    171918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000017000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.030344166000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        34767                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        34767                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            2291178                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            592436                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     735602                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    313010                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                  1471204                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  626020                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                   164                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                   28                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     24.47                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5              1471204                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              626020                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 221002                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 231980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                 189371                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                 188125                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                 124314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                 122825                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                  68710                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                  66790                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                  44127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                  42767                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                 31670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                 30195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                 21375                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                 20413                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                 14881                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                 14058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                  9668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                  9018                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                  5522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                  5014                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                  2994                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                  2739                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                  1268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                  1141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                   518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                   382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                    85                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                    61                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                    17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 18694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 20222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 27046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 28354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 34011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 36728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 37679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 34998                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 35275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 35666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 36487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 36659                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 37123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 37220                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 37135                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 37234                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 37266                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 39011                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                  8189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                  4186                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                  2550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                  1740                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                  1030                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                   647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                   333                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                   195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                    94                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                    67                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                    28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        34767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     42.311330                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    35.711105                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev   500.279415                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-2047        34766    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        34767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        34767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     18.004861                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.842703                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     2.652343                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16           14351     41.28%     41.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             674      1.94%     43.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18           11598     33.36%     76.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             793      2.28%     78.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20            4065     11.69%     90.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21             309      0.89%     91.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22            1383      3.98%     95.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::23             160      0.46%     95.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24             462      1.33%     97.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::25              78      0.22%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::26             242      0.70%     98.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::27              34      0.10%     98.22% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::28             167      0.48%     98.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::29              32      0.09%     98.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::30             102      0.29%     99.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::31               3      0.01%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::32             289      0.83%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::33               5      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::34               8      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::35               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::36               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::38               3      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::40               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::44               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::48               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        34767                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                   5248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               47078528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            20032640                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             1100965466.75724578                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             468477791.99850667                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  42760674000                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     40778.36                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst        21216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data      8539488                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data      5503040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data      5502528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data      5500480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.data      5499840                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.data      5499904                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.inst          576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.data      5499968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.data      5501376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     20031200                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 496151.522467349132                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 199702110.307864755392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 25443.667818838418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 128692575.141342431307                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.inst 25443.667818838418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 128680601.650604158640                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.inst 25443.667818838418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 128632707.687651053071                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.data 128617740.824228212237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.inst 11973.490738276903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.data 128619237.510570496321                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.inst 13470.177080561516                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.data 128620734.196912780404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.inst 11973.490738276903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.data 128653661.296443030238                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 468444116.555805265903                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          768                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       266910                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data       171972                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data       171954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data       171890                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.data       171870                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.data       171872                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.data       171874                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.inst           16                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.data       171918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       626020                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     25414252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data  13962191928                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst      1693000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data   8624488240                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.inst      1466500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data   8481318445                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.inst      1488498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data   8454600268                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.inst       759000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.data   8852296806                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.inst       747500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.data   8845497959                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.inst       816500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.data   8723137498                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.inst       852500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.data   8696119526                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 1011351017178                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     33091.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     52310.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     47027.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     50150.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.inst     40736.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     49323.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.inst     41347.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     49186.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.inst     42166.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.data     51505.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.inst     46718.75                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.data     51465.61                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.inst     45361.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.data     50753.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.inst     53281.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.data     50582.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   1615525.09                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst        24576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data      8541120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data      5503104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data      5502528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data      5500480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.data      5499840                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.data      5499904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.data      5499968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.inst          512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.data      5501376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      47078528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst        24576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu2.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu3.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu4.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu5.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu6.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu7.inst          512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total        30208                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     20013440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     20013440                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data       133455                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data        85986                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data        85977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data        85945                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.data        85935                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.data        85936                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.data        85937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.inst            8                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.data        85959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         735602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       312710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        312710                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       574728                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data    199740276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data    128694072                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data    128680602                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data    128632708                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.data    128617741                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.inst        11973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.data    128619238                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.data    128620734                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.inst        11973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.data    128653661                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total       1100965467                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       574728                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu2.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu3.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu4.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu5.inst        11973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu6.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu7.inst        11973                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       706436                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    468028786                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       468028786                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    468028786                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       574728                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data    199740276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data    128694072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data    128680602                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data    128632708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.data    128617741                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.inst        11973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.data    128619238                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.data    128620734                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.inst        11973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.data    128653661                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total      1568994253                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts             1471040                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             625975                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        92026                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        91849                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        92124                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        92608                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        91940                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        91820                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        91954                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        91876                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        91838                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        91864                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        92026                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        91798                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        91843                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        91857                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        91818                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        91799                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        39114                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        39078                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        39245                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        39525                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        39090                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        39070                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        39126                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        39076                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        39072                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        39060                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        39196                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        39042                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        39082                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        39100                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        39062                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        39037                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            45252088420                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           2942080000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       74672888420                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               30761.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          50761.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             734793                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            452570                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           49.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          72.30                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       909650                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    73.769454                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    69.464265                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    33.859582                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-63        14369      1.58%      1.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-127       815161     89.61%     91.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-191        36146      3.97%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-255        37798      4.16%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-319         6052      0.67%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-383          113      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-447            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       909650                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             47073280                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          20031200                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW            1100.842738                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             468.444117                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  17253678875                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  23086791625                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    625857.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       631.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    266789.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.inst::samples        32.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples    172018.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.inst::samples        28.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples    171992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.data::samples    171912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.data::samples    171912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.data::samples    171912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.inst::samples        16.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.data::samples    171914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.030260915000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        34754                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        34754                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            2291431                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            592197                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     735680                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    312953                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                  1471360                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  625906                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                   176                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                   49                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     28.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5              1471360                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              625906                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 220957                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 231936                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                 189454                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                 188182                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                 124309                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                 122883                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                  68872                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                  66858                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                  43945                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                  42616                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                 31602                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                 30144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                 21522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                 20591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                 15019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                 14141                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                  9569                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                  8894                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                  5407                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                  4918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                  2982                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                  2743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                  1299                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                  1217                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                   548                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                   401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                    94                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                    55                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                    10                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 18778                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 20303                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 27152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 28440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 34175                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 36826                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 37648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 35039                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 35352                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 35633                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 36377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 36653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 36990                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 37044                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 37046                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 37229                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 37247                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 38910                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                  8035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                  4108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                  2527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                  1716                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                  1056                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                   690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                   380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                   227                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                   108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                    75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                    42                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                    25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        34754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     42.330897                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    35.732426                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev   500.269484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-2047        34753    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        34754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        34754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     18.007424                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    17.845960                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     2.647845                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16           14245     40.99%     40.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             707      2.03%     43.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18           11639     33.49%     76.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             831      2.39%     78.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20            4058     11.68%     90.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21             312      0.90%     91.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22            1386      3.99%     95.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::23             157      0.45%     95.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24             462      1.33%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::25              86      0.25%     97.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::26             230      0.66%     98.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::27              50      0.14%     98.30% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::28             146      0.42%     98.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::29              18      0.05%     98.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::30             100      0.29%     99.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::31               4      0.01%     99.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::32             292      0.84%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::33               4      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::34              10      0.03%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::35               1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::36               4      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::37               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::38               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::40               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::42               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::43               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::44               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::45               1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        34754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                   5632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               47083520                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            20028992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             1101082208.29194403                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             468392480.87699646                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  42759909250                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     40776.81                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst        20192                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data      8537248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.inst         1024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data      5504576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.inst          896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data      5503744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.data      5501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.data      5501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.data      5501184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.inst          512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.data      5501248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     20026560                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 472204.540990795358                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 199649726.285884797573                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 22450.295134269192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 128674614.905235022306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.inst 23946.981476553807                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 128728495.613557264209                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.inst 20953.608791984581                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 128709038.691107571125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.inst 11973.490738276903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.data 128649171.237416177988                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.inst 11973.490738276903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.data 128649171.237416177988                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.data 128649171.237416177988                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.inst 11973.490738276903                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.data 128650667.923758462071                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 468335606.795989632607                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          748                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       266818                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst           36                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data       172018                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data       171992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.data       171912                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.inst           18                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.data       171912                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.data       171912                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.data       171914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       625906                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     26522002                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data  14026134449                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst      1228500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data   8598320126                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.inst      1648500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data   8447440098                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.inst      1177500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data   8465762628                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.inst      1207000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.data   8895612101                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.inst       758000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.data   8849581475                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.inst      1041000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.data   8741446470                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.inst       886000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.data   8676222085                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 919716747589                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     35457.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     52568.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     34125.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     50005.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.inst     43381.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     49107.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.inst     34632.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     49221.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.inst     60350.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.data     51745.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.inst     42111.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.data     51477.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.inst     47318.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.data     50848.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.inst     44300.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.data     50468.39                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   1469416.73                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst        23936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data      8538176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst         1152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data      5504576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data      5503744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.data      5501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.inst          576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.data      5501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.data      5501184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.data      5501248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      47083520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst        23936                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst         1152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu2.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu3.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu4.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu5.inst          576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu6.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu7.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total        29952                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     20009920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     20009920                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          374                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data       133409                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst           18                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data        86009                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data        85996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.data        85956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.inst            9                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.data        85956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.data        85956                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.data        85957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         735680                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       312655                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        312655                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       559761                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data    199671428                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst        26940                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data    128674615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.inst        28437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data    128728496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data    128709039                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.data    128649171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.inst        13470                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.data    128649171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.inst        16464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.data    128649171                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.data    128650668                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total       1101082208                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       559761                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst        26940                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu2.inst        28437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu3.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu4.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu5.inst        13470                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu6.inst        16464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu7.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       700449                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    467946468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       467946468                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    467946468                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       559761                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data    199671428                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst        26940                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data    128674615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.inst        28437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data    128728496                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data    128709039                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.data    128649171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.inst        13470                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.data    128649171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.inst        16464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.data    128649171                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.data    128650668                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total      1569028677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts             1471184                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             625830                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        92072                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        91872                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        92138                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        92744                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        91926                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        91846                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        91927                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        91846                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        91836                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        91866                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        91992                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        91794                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        91874                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        91825                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        91810                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        91816                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        39128                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        39096                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        39230                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        39450                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        39090                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        39070                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        39101                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        39054                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        39065                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        39074                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        39176                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        39034                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        39090                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        39072                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        39058                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        39042                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            45311307934                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           2942368000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       74734987934                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               30799.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          50799.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             735112                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            452639                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          72.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       909263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    73.800922                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    69.492097                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    33.906588                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::32-63        13999      1.54%      1.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-95       801081     88.10%     89.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::96-127        14060      1.55%     91.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-159        21923      2.41%     93.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::160-191        14202      1.56%     95.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-223        34677      3.81%     98.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::224-255         3100      0.34%     99.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-287         5975      0.66%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::288-319          101      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-351          118      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::352-383            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-415           18      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::416-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       909263                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             47077888                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          20026560                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW            1100.950500                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             468.335607                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  17191062117                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  23149408383                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    625888.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       577.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    266856.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples    171966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.inst::samples        34.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples    171966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.inst::samples        30.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples    172036.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.data::samples    172002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.data::samples    171982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.inst::samples        22.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.inst::samples        20.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.030269856000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        34773                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        34773                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            2291468                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            592365                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     735823                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    312985                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                  1471646                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  625970                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                   193                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                   82                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5              1471646                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              625970                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 221120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 232017                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                 189269                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                 188047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                 124344                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                 122981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                  68773                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                  66776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                  44230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                  42887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                 31882                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                 30423                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                 21504                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                 20438                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                 14741                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                 13831                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                  9397                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                  8791                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                  5416                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                  5034                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                  3094                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                  2806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                  1312                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                  1230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                   546                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                   399                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                    86                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                    58                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 18773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 20240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 27185                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 28397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 34042                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 36756                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 37728                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 35136                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 35382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 35695                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 36461                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 36670                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 37028                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 37165                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 37151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 37152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 37167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 39071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                  8084                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                  4037                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                  2415                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                  1667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                  1027                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                   604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                   305                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                   201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                   104                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                    82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                    52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                    39                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                    21                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        34773                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     42.315158                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    35.755286                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev   500.285028                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-2047        34772    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        34773                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        34773                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     17.998476                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    17.837177                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     2.645082                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16           14343     41.25%     41.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             661      1.90%     43.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18           11725     33.72%     76.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             776      2.23%     79.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20            3996     11.49%     90.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21             313      0.90%     91.49% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22            1355      3.90%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23             173      0.50%     95.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24             475      1.37%     97.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::25              71      0.20%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::26             233      0.67%     98.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::27              36      0.10%     98.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::28             176      0.51%     98.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::29              24      0.07%     98.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::30             108      0.31%     99.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::31               9      0.03%     99.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::32             269      0.77%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::33               2      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::34               8      0.02%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::35               2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::36               9      0.03%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::38               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::39               1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::40               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::41               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::42               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::46               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        34773                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                   6176                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               47092672                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            20031040                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             1101296234.43889070                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             468440374.83994955                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  42760545750                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     40770.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst        18464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data      8539392                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data      5502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.inst         1088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data      5502912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.inst          960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data      5505152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.data      5504064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.data      5503424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.inst          704                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.inst          640                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     20027552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 431794.009749110788                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 199699865.278351336718                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 22450.295134269192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 128689581.768657863140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.inst 25443.667818838418                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 128689581.768657863140                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.inst 22450.295134269192                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 128741965.790637820959                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.data 128716522.122818991542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.data 128701555.259396150708                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.inst 16463.549765130741                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.data 128674614.905235022306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.inst 14966.863422846129                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.data 128674614.905235022306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 468358805.434295058250                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          712                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       266900                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data       171966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.inst           38                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data       171966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.inst           34                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data       172036                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.data       172002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.inst           20                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.data       171982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.inst           22                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       625970                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst     21571500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data  13910659242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst      1377000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data   8617944849                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.inst      1549500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data   8477173549                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.inst      1449000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data   8489962493                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.inst      1344500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.data   8844008109                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.inst      1055000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.data   8886008079                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.inst       961000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.data   8708149626                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.inst      1042500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.data   8719656654                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 1070773584611                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     30297.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     52119.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     40500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     50114.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.inst     40776.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     49295.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.inst     42617.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     49349.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.inst     67225.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.data     51418.05                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.inst     52750.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.data     51668.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.inst     43681.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.data     50644.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.inst     47386.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.data     50711.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   1710582.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst        22784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data      8540800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data      5502912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.inst         1216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data      5502912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.inst         1088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data      5505152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.data      5504064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.inst          640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.data      5503424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.inst          704                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      47092672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst        22784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu2.inst         1216                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu3.inst         1088                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu4.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu5.inst          640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu6.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu7.inst          704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total        28864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     20012736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     20012736                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          356                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data       133450                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data        85983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.inst           19                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data        85983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.inst           17                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data        86018                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.data        86001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.inst           10                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.data        85991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.inst           11                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         735823                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       312699                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        312699                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       532820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data    199732792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data    128689582                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.inst        28437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data    128689582                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.inst        25444                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data    128741966                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.data    128716522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.inst        14967                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.data    128701555                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.inst        16464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.data    128674615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.inst        16464                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.data    128674615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total       1101296234                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       532820                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu2.inst        28437                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu3.inst        25444                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu4.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu5.inst        14967                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu6.inst        16464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu7.inst        16464                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       675006                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    468012323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       468012323                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    468012323                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       532820                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data    199732792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data    128689582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.inst        28437                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data    128689582                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.inst        25444                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data    128741966                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.data    128716522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.inst        14967                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.data    128701555                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.inst        16464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.data    128674615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.inst        16464                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.data    128674615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total      1569308557                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts             1471453                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             625861                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        92025                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        92126                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        92426                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        92584                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        91916                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        91800                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        91896                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        91850                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        91870                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        91861                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        91984                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        91822                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        91858                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        91801                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        91826                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        91808                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        39143                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        39066                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        39241                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        39494                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        39090                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        39064                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        39089                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        39056                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        39082                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        39056                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        39182                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        39050                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        39090                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        39074                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        39054                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        39030                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            45254852601                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           2942906000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       74683912601                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               30755.21                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          50755.21                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             735238                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            452571                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          72.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       909505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    73.791841                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    69.488828                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    33.864285                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-63        14081      1.55%      1.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-127       815221     89.63%     91.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-191        36272      3.99%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-255        37875      4.16%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-319         5911      0.65%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-383          114      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-447           22      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-511            7      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       909505                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             47086496                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          20027552                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW            1101.151804                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             468.358805                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.63                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  17217489117                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  23122981383                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    625890.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       581.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    266815.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples        25.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples    171970.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.inst::samples        25.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples    171974.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.inst::samples        24.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples    172008.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.data::samples    172032.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.data::samples    172002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.data::samples    171948.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.inst::samples        12.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.data::samples    171946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000015000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.030339308000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        34808                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        34808                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            2291919                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            592405                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     735784                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    312961                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                  1471568                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  625922                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                   170                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                   32                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      5.55                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     27.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5              1471568                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              625922                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 221092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 232010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                 189427                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                 188106                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                 124496                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                 123497                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                  69010                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                  66726                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                  44433                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                  43077                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                 31637                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                 30228                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                 21325                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                 20337                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                 14730                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                 13756                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                  9313                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                  8703                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                  5355                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                  4920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                  2995                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                  2712                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                  1254                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                  1157                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                   521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                   396                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                    88                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                    53                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                    20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 18815                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 20277                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 27235                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 28441                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 34068                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 36838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 37827                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 35204                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 35452                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 35753                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 36564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 36773                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 37023                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 37059                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 37171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 37308                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 37198                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 38851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                  7762                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                  3852                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                  2321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                  1605                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                   983                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                   646                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                   379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                   232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                   101                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                    73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                    31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                    19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        34808                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     42.271087                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    35.758222                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev   500.130515                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-2047        34807    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::92160-94207            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        34808                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        34808                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     17.980378                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    17.823366                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     2.607009                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16           14307     41.10%     41.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             698      2.01%     43.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18           11793     33.88%     76.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             818      2.35%     79.34% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20            4011     11.52%     90.86% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21             285      0.82%     91.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22            1396      4.01%     95.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23             134      0.38%     96.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24             471      1.35%     97.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::25              69      0.20%     97.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26             220      0.63%     98.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::27              33      0.09%     98.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::28             150      0.43%     98.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::29              23      0.07%     98.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::30              93      0.27%     99.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::31               4      0.01%     99.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::32             265      0.76%     99.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::33               7      0.02%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::34              11      0.03%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::35               2      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::36               7      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::37               1      0.00%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::38               4      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::39               1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::40               3      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::46               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        34808                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                   5440                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               47090176                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            20029504                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             1101237863.67154169                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             468404454.36773473                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  42760555500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     40773.07                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst        18592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data      8538080                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst          800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data      5503040                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.inst          800                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data      5503168                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.inst          768                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data      5504256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.data      5505024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.data      5504064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.data      5502336                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.inst          384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.data      5502272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     20027552                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 434787.382433680061                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 199669183.208334475756                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 18708.579278557660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 128692575.141342431307                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.inst 18708.579278557660                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 128695568.514026999474                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.inst 17960.236107415356                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 128721012.181845843792                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.inst 8980.118053707678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.data 128738972.417953252792                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.inst 8980.118053707678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.data 128716522.122818991542                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.inst 8980.118053707678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.data 128676111.591577306390                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.inst 8980.118053707678                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.data 128674614.905235022306                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 468358805.434295058250                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          676                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       266862                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data       171970                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.inst           32                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data       171974                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.inst           30                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data       172008                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.data       172032                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.data       172002                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.data       171948                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.inst           14                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.data       171946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       625922                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst     22741502                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data  14068712549                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst      1215004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data   8618738947                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.inst      1199004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data   8492910294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.inst      1181504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data   8460660908                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.inst       827004                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.data   8845644294                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.inst      1036504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.data   8833230684                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.inst       770504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.data   8739662971                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.inst       849504                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.data   8691058955                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 1131289506362                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     33641.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     52719.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     37968.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     50117.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.inst     37468.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     49384.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.inst     39383.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     49187.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.inst     59071.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.data     51418.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.inst     74036.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.data     51355.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.inst     55036.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.data     50827.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.inst     60678.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.data     50545.28                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   1807396.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst        21632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data      8539584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data      5503040                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.inst         1024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data      5503168                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.inst          960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data      5504256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.data      5505024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.data      5504064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.data      5502336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.inst          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.data      5502272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      47090176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst        21632                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu2.inst         1024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu3.inst          960                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu4.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu5.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu6.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu7.inst          448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total        26432                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     20012416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     20012416                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          338                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data       133431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data        85985                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.inst           16                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data        85987                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.inst           15                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data        86004                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.data        86016                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.data        86001                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.data        85974                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.inst            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.data        85973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         735784                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       312694                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        312694                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       505880                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data    199704355                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst        23947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data    128692575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.inst        23947                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data    128695569                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.inst        22450                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data    128721012                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.inst        10477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.data    128738972                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.inst        10477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.data    128716522                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.inst        10477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.data    128676112                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.inst        10477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.data    128674615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total       1101237864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       505880                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst        23947                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu2.inst        23947                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu3.inst        22450                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu4.inst        10477                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu5.inst        10477                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu6.inst        10477                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu7.inst        10477                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       618131                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    468004839                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       468004839                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    468004839                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       505880                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data    199704355                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst        23947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data    128692575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.inst        23947                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data    128695569                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.inst        22450                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data    128721012                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.inst        10477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.data    128738972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.inst        10477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.data    128716522                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.inst        10477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.data    128676112                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.inst        10477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.data    128674615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total      1569242703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts             1471398                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             625861                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        92038                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        92134                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        92398                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        92510                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        91944                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        91832                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        91890                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        91850                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        91872                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        91834                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        91940                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        91796                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        91913                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        91852                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        91804                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        91791                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        39157                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        39075                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        39274                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        39412                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        39110                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        39088                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        39084                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        39062                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        39084                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        39054                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        39132                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        39036                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        39110                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        39092                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        39061                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        39030                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            45352480132                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           2942796000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       74780440132                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               30822.71                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          50822.71                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             735213                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            452282                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           49.97                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          72.27                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       909764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    73.768898                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    69.470126                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    33.831453                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::32-63        14249      1.57%      1.57% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-95       801274     88.07%     89.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::96-127        14142      1.55%     91.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-159        22044      2.42%     93.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::160-191        14097      1.55%     95.17% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-223        34804      3.83%     98.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::224-255         3087      0.34%     99.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-287         5833      0.64%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::288-319          104      0.01%     99.99% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-351          111      0.01%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::352-383            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-415           10      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::416-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::448-479            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       909764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             47084736                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          20027552                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW            1101.110645                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             468.358805                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   9.81                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               6.88                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              2.93                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.62                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  17223873148                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2420660000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  23116597352                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3510561                       # Transaction distribution (Count)
system.membus.transDist::ReadRespWithInvalidate            3                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501807                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean          2253                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3373429                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               306                       # Transaction distribution (Count)
system.membus.transDist::UpgradeResp              189                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2377645                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2377645                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            3539                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3507026                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port          894                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port          890                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port          861                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port          978                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls4.port         1089                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls5.port         1058                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls6.port         1004                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::system.mem_ctrls7.port          950                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.icache.mem_side_port::total         7724                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port       400634                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port       400263                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port       400726                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port       400952                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls4.port       400515                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls5.port       400370                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls6.port       400511                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::system.mem_ctrls7.port       400407                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu0.dcache.mem_side_port::total      3204378                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port           46                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port           42                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port           35                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls4.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls5.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls6.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::system.mem_ctrls7.port           32                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.icache.mem_side_port::total          301                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port       257842                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port       257788                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port       257814                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port       257955                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls4.port       257835                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls5.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls6.port       257841                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::system.mem_ctrls7.port       257875                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu1.dcache.mem_side_port::total      2062765                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port           46                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port           44                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port           35                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls4.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls5.port           39                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls6.port           38                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::system.mem_ctrls7.port           33                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.icache.mem_side_port::total          307                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port       257793                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port       257784                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port       257817                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port       257858                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls4.port       257843                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls5.port       257913                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls6.port       257837                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::system.mem_ctrls7.port       257879                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu2.dcache.mem_side_port::total      2062724                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port           44                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port           42                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port           35                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls4.port           36                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls5.port           35                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls6.port           34                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::system.mem_ctrls7.port           31                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.icache.mem_side_port::total          293                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port       257805                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port       257779                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port       257815                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls4.port       257718                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls5.port       257917                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls6.port       257940                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::system.mem_ctrls7.port       257916                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu3.dcache.mem_side_port::total      2062705                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port           25                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls4.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls5.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::system.mem_ctrls7.port           15                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.icache.mem_side_port::total          166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port       257761                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port       257762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port       257826                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port       257776                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls4.port       257689                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls5.port       257766                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls6.port       257928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::system.mem_ctrls7.port       257949                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu4.dcache.mem_side_port::total      2062457                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port           30                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port           25                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls4.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls5.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls6.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.icache.mem_side_port::total          161                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port       257871                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port       257762                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port       257804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port       257777                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls4.port       257688                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls5.port       257764                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls6.port       257846                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::system.mem_ctrls7.port       257953                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu5.dcache.mem_side_port::total      2062465                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port           29                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port           25                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls4.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls5.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls6.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.icache.mem_side_port::total          168                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port       257875                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port       257905                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port       257804                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port       257790                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls4.port       257692                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls5.port       257764                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls6.port       257805                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::system.mem_ctrls7.port       257836                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu6.dcache.mem_side_port::total      2062471                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port           31                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port           25                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port           18                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls4.port           16                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls5.port           20                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls6.port           22                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::system.mem_ctrls7.port           14                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.icache.mem_side_port::total          166                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port       257752                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port       257867                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port       257920                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port       257791                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls4.port       257743                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls5.port       257767                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls6.port       257806                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::system.mem_ctrls7.port       257833                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu7.dcache.mem_side_port::total      2062479                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17651730                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls0.port        36608                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls1.port        36480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls2.port        35328                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls3.port        40320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls4.port        45056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls5.port        43776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls6.port        41472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::system.mem_ctrls7.port        39168                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.icache.mem_side_port::total       318208                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls0.port     11063040                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls1.port     11049536                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls2.port     11064832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls3.port     11075840                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls4.port     11059712                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls5.port     11054336                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls6.port     11059776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::system.mem_ctrls7.port     11055552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu0.dcache.mem_side_port::total     88482624                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls0.port         1344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls1.port         1408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls2.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls3.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls4.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls5.port         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls6.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.icache.mem_side_port::total         9664                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls0.port      8003456                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls1.port      8000896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls2.port      8000640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls3.port      8004736                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls4.port      8003392                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls5.port      8001088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls6.port      8001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::system.mem_ctrls7.port      8002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu1.dcache.mem_side_port::total     64018176                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls0.port         1344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls1.port         1472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls3.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls4.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls5.port         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls6.port         1216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::system.mem_ctrls7.port         1024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.icache.mem_side_port::total         9792                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls0.port      8002240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls1.port      8000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls2.port      8000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls3.port      8002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls4.port      8002816                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls5.port      8004480                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls6.port      8001728                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::system.mem_ctrls7.port      8002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu2.dcache.mem_side_port::total     64017344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls0.port         1280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls1.port         1408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls2.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls3.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls4.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls5.port         1152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls6.port         1088                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::system.mem_ctrls7.port          960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.icache.mem_side_port::total         9344                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls0.port      8002432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls1.port      8000704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls2.port      8000768                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls3.port      8000832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls4.port      7999488                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls5.port      8003968                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls6.port      8005184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::system.mem_ctrls7.port      8003584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu3.dcache.mem_side_port::total     64016960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls0.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls1.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls2.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls3.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls4.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls5.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.icache.mem_side_port::total         5184                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls0.port      8001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls1.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls2.port      8001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls3.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls4.port      7998656                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls5.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls6.port      8004032                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::system.mem_ctrls7.port      8005120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu4.dcache.mem_side_port::total     64010304                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls0.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls1.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls2.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls3.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls4.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls5.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls6.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.icache.mem_side_port::total         5056                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls0.port      8004992                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls1.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls2.port      8000384                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls3.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls4.port      7998720                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls5.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls6.port      8002112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::system.mem_ctrls7.port      8004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu5.dcache.mem_side_port::total     64010688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls0.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls1.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls2.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls3.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls4.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls5.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls6.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.icache.mem_side_port::total         5312                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls0.port      8004544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls1.port      8004864                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls2.port      8000448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls3.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls4.port      7998784                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls5.port      7999872                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls6.port      8000960                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::system.mem_ctrls7.port      8001408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu6.dcache.mem_side_port::total     64011072                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls0.port          896                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls1.port          832                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls2.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls3.port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls4.port          512                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls5.port          640                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls6.port          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::system.mem_ctrls7.port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.icache.mem_side_port::total         5248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls0.port      8001152                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls1.port      8003200                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls2.port      8004288                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls3.port      8000128                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls4.port      8000192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls5.port      8000000                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls6.port      8001024                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::system.mem_ctrls7.port      8001280                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu7.dcache.mem_side_port::total     64011264                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536946240                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             2673                       # Total snoops (Count)
system.membus.snoopTraffic                     158976                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5888516                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean              0.003418                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev             0.109248                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5877107     99.81%     99.81% # Request fanout histogram (Count)
system.membus.snoopFanout::1                     9045      0.15%     99.96% # Request fanout histogram (Count)
system.membus.snoopFanout::2                      451      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::3                      420      0.01%     99.97% # Request fanout histogram (Count)
system.membus.snoopFanout::4                      265      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::5                      265      0.00%     99.98% # Request fanout histogram (Count)
system.membus.snoopFanout::6                      280      0.00%     99.99% # Request fanout histogram (Count)
system.membus.snoopFanout::7                      651      0.01%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::8                       17      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::9                        4      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::10                       4      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::11                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::12                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::13                       2      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::14                       1      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::15                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::16                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::17                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::18                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::19                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::20                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::21                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::22                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::23                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::24                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::25                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::26                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::27                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::28                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::29                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::30                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::31                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::32                       0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value               14                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5888516                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  42761130500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         3249281961                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         3248185064                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         3249213743                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         3249398310                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer20.occupancy         3248089847                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer20.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer21.occupancy         3247735140                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer21.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer22.occupancy         3248436967                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer22.utilization              0.1                       # Layer utilization (Ratio)
system.membus.reqLayer23.occupancy         3248492759                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer23.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           13839247                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer11.occupancy            833998                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer12.occupancy        3523108061                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer12.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer16.occupancy            798748                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer16.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer17.occupancy        3521896811                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy         5436511012                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer21.occupancy            460498                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer21.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer22.occupancy        3532223097                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer22.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer26.occupancy            444248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer27.occupancy        3532930181                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer27.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer31.occupancy            462248                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer31.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer32.occupancy        3532654562                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer32.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer36.occupancy            451998                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer36.utilization             0.0                       # Layer utilization (Ratio)
system.membus.respLayer37.occupancy        3533416818                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer37.utilization             0.1                       # Layer utilization (Ratio)
system.membus.respLayer6.occupancy             802246                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer7.occupancy         3528554093                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer7.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11766005                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5877846                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests        11241                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
