

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:51:58 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2055|     2055|  20.550 us|  20.550 us|  2055|  2055|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_3_VITIS_LOOP_142_4  |     2053|     2053|         7|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      75|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    12|     504|     520|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      72|    -|
|Register         |        -|     -|     275|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    12|     779|     731|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |hadd_16ns_16ns_16_2_full_dsp_1_U39  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U40  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U41  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hadd_16ns_16ns_16_2_full_dsp_1_U42  |hadd_16ns_16ns_16_2_full_dsp_1  |        0|   2|  94|  113|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U43   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    |hmul_16ns_16ns_16_2_max_dsp_1_U44   |hmul_16ns_16ns_16_2_max_dsp_1   |        0|   2|  64|   34|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+
    |Total                               |                                |        0|  12| 504|  520|    0|
    +------------------------------------+--------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_274_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln141_fu_246_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln142_fu_318_p2       |         +|   0|  0|  14|           7|           2|
    |icmp_ln141_fu_240_p2      |      icmp|   0|  0|  12|          12|          13|
    |select_ln145_1_fu_280_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln145_fu_266_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  75|          41|          27|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_5_load              |   9|          2|    7|         14|
    |i_fu_70                                |   9|          2|    7|         14|
    |indvar_flatten6_fu_74                  |   9|          2|   12|         24|
    |j_5_fu_66                              |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   54|        108|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_1_reg_459                     |  16|   0|   16|          0|
    |add_reg_454                       |  16|   0|   16|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   7|   0|    7|          0|
    |indvar_flatten6_fu_74             |  12|   0|   12|          0|
    |j_5_fu_66                         |   7|   0|    7|          0|
    |reg_file_5_0_addr_reg_422         |  11|   0|   11|          0|
    |reg_file_5_1_addr_reg_438         |  11|   0|   11|          0|
    |val1_1_reg_428                    |  16|   0|   16|          0|
    |val1_reg_412                      |  16|   0|   16|          0|
    |zext_ln145_reg_364                |  11|   0|   64|         53|
    |zext_ln145_reg_364_pp0_iter1_reg  |  11|   0|   64|         53|
    |reg_file_5_0_addr_reg_422         |  64|  32|   11|          0|
    |reg_file_5_1_addr_reg_438         |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 275|  64|  275|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4|  return value|
|reg_file_5_1_address0  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_we0       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_d0        |  out|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_address1  |  out|   11|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_ce1       |  out|    1|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_1_q1        |   in|   16|   ap_memory|                                        reg_file_5_1|         array|
|reg_file_5_0_address0  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_we0       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_d0        |  out|   16|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_address1  |  out|   11|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_ce1       |  out|    1|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_5_0_q1        |   in|   16|   ap_memory|                                        reg_file_5_0|         array|
|reg_file_4_1_address0  |  out|   11|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_ce0       |  out|    1|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_1_q0        |   in|   16|   ap_memory|                                        reg_file_4_1|         array|
|reg_file_4_0_address0  |  out|   11|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_ce0       |  out|    1|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_4_0_q0        |   in|   16|   ap_memory|                                        reg_file_4_0|         array|
|reg_file_3_1_address0  |  out|   11|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_1_ce0       |  out|    1|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_1_q0        |   in|   16|   ap_memory|                                        reg_file_3_1|         array|
|reg_file_3_0_address0  |  out|   11|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_3_0_ce0       |  out|    1|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_3_0_q0        |   in|   16|   ap_memory|                                        reg_file_3_0|         array|
|reg_file_2_1_address0  |  out|   11|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_ce0       |  out|    1|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_1_q0        |   in|   16|   ap_memory|                                        reg_file_2_1|         array|
|reg_file_2_0_address0  |  out|   11|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_ce0       |  out|    1|   ap_memory|                                        reg_file_2_0|         array|
|reg_file_2_0_q0        |   in|   16|   ap_memory|                                        reg_file_2_0|         array|
+-----------------------+-----+-----+------------+----------------------------------------------------+--------------+

