library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity FOC_BLDC_model is
    port(
        CLK: in std_logic
    );
end FOC_BLDC_model;

architecture Behavioral of FOC_BLDC_model is

begin


end Behavioral;
