// Seed: 2481161527
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  logic id_6 = 1, id_7;
  assign id_1 = $unsigned(92);
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd36,
    parameter id_4 = 32'd11
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  inout wire _id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  wire [id_4 : id_2] id_6;
  logic [1 'b0 !=  1 : id_4] id_7;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6
  );
endmodule
