<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <title>MPAMF_CCAP_IDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">MPAMF_CCAP_IDR, MPAM Features Cache Capacity Partitioning ID register</h1><p>The MPAMF_CCAP_IDR characteristics are:</p><h2>Purpose</h2>
        <p>Indicates the number of fractional bits in <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.CMAX.</p>

      
        <p>MPAMF_CCAP_IDR_s indicates the number of fractional bits in the Secure instance of <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.
MPAMF_CCAP_IDR_ns indicates the number of fractional bits in the Non-secure instance of <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.
MPAMF_CCAP_IDR_rt indicates the number of fractional bits in the Root cache capacity control settings register field, <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.CMAX.
MPAMF_CCAP_IDR_rl indicates the number of fractional bits in the Realm cache capacity control settings register field, <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.CMAX.</p>

      
        <p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, some fields in this register give information for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. The description of every field that is affected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS has information within the field description.</p>
      <h2>Configuration</h2><p>The power domain of MPAMF_CCAP_IDR is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.
    </p><p>This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_CCAP_PART == 1. Otherwise, direct accesses to MPAMF_CCAP_IDR are <span class="arm-defined-word">RES0</span>.</p>
        <p>The power and reset domain of each MSC component is specific to that component.</p>
      <h2>Attributes</h2>
        <p>MPAMF_CCAP_IDR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31-1">HAS_CMAX_SOFTLIM</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30-1">NO_CMAX</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29-1">HAS_CMIN</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28-1">HAS_CASSOC</a></td><td class="lr" colspan="15"><a href="#fieldset_0-27_13">RES0</a></td><td class="lr" colspan="5"><a href="#fieldset_0-12_8-1">CASSOC_WD</a></td><td class="lr" colspan="2"><a href="#fieldset_0-7_6">RES0</a></td><td class="lr" colspan="6"><a href="#fieldset_0-5_0">CMAX_WD</a></td></tr></tbody></table><h4 id="fieldset_0-31_31-1">HAS_CMAX_SOFTLIM, bit [31]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Has soft limiting selection field in <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.</p>
    <table class="valuetable"><tr><th>HAS_CMAX_SOFTLIM</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>If <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a> is implemented, it has no SOFTLIM field and the maximum capacity is controlled with a hard limit.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>If <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a> is implemented, that register has a SOFTLIMIT field to select between hard or soft limiting to the CMAX parameter.</p>
        </td></tr></table>
      <p>If RIS is implemented, this field indicates selectable limiting for the cache maximum capacity control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h4 id="fieldset_0-31_31-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-30_30-1">NO_CMAX, bit [30]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Does not have CMAX partitioning.</p>
    <table class="valuetable"><tr><th>NO_CMAX</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a> is implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a> is not implemented.</p>
        </td></tr></table>
      <p>If RIS is implemented, this field indicates the absence of a cache maximum capacity partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h4 id="fieldset_0-30_30-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-29_29-1">HAS_CMIN, bit [29]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Has cache minimum capacity partitioning.</p>
    <table class="valuetable"><tr><th>HAS_CMIN</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a> is implemented.</p>
        </td></tr></table>
      <p>If RIS is implemented, this field indicates the presence of a cache minimum capacity partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h4 id="fieldset_0-29_29-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-28_28-1">HAS_CASSOC, bit [28]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Has cache maximum associativity partitioning.</p>
    <table class="valuetable"><tr><th>HAS_CASSOC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a> is not implemented.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a> is implemented.</p>
        </td></tr></table>
      <p>If RIS is implemented, this field indicates the presence of a cache maximum associativity partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h4 id="fieldset_0-28_28-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-27_13">Bits [27:13]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-12_8-1">CASSOC_WD, bits [12:8]<span class="condition"><br/>When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:
                        </span></h4><div class="field">
      <p>Number of fractional bits implemented in the cache associativity partitioning control, <a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a>.CASSOC, of this MSC. See <a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a>.</p>
    
      <p>If RIS is implemented, this field indicates the number of fractional bits in the cache capacity partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h4 id="fieldset_0-12_8-2"><span class="condition"><br/>Otherwise:
                        </span></h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-7_6">Bits [7:6]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-5_0">CMAX_WD, bits [5:0]</h4><div class="field"><p>Number of fractional bits implemented in the cache capacity partitioning control, <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.CMAX, of this device. See <a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a>.</p>
<p>This field must contain a value from 1 to 16, inclusive.</p>
      <p>If RIS is implemented, this field indicates the number of fractional bits in the cache capacity partitioning control for the resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS.</p>
    </div><h2>Accessing MPAMF_CCAP_IDR</h2>
        <p>This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.</p>

      
        <p>MPAMF_CCAP_IDR is read-only.</p>

      
        <p>MPAMF_CCAP_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.</p>

      
        <p>MPAMF_CCAP_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:</p>

      
        <ul>
<li>MPAMF_CCAP_IDR_s is permitted to have either the same or different contents to MPAMF_CCAP_IDR_ns, MPAMF_CCAP_IDR_rt, or MPAMF_CCAP_IDR_rl.
</li><li>MPAMF_CCAP_IDR_ns is permitted to have either the same or different contents to MPAMF_CCAP_IDR_rt or MPAMF_CCAP_IDR_rl.
</li><li>MPAMF_CCAP_IDR_rt is permitted to have either the same or different contents to MPAMF_CCAP_IDR_rl.
</li></ul>

      
        <p>There must be separate registers in the Secure (MPAMF_CCAP_IDR_s), Non-secure (MPAMF_CCAP_IDR_ns), Root (MPAMF_CCAP_IDR_rt), and Realm (MPAMF_CCAP_IDR_rl) MPAM feature pages.</p>

      
        <p>When <a href="ext-mpamf_idr.html">MPAMF_IDR</a>.HAS_RIS is 1, MPAMF_CCAP_IDR shows the configuration of cache capacity partitioning for the cache resource instance selected by <a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.</p>
      <h4>MPAMF_CCAP_IDR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_s</td><td><span class="hexnumber">0x0038</span></td><td>MPAMF_CCAP_IDR_s</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_ns</td><td><span class="hexnumber">0x0038</span></td><td>MPAMF_CCAP_IDR_ns</td></tr></table><p>Accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rt</td><td><span class="hexnumber">0x0038</span></td><td>MPAMF_CCAP_IDR_rt</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><table class="info"><tr><th>Component</th><th>Frame</th><th>Offset</th><th>Instance</th></tr><tr><td>MPAM</td><td>MPAMF_BASE_rl</td><td><span class="hexnumber">0x0038</span></td><td>MPAMF_CCAP_IDR_rl</td></tr></table><p>When FEAT_RME is implemented, accesses on this interface are <span class="access_level">RO</span>.</p><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">30/03/2023 19:07; 997dd0cf3258cacf72aa7cf7a885f19a4758c3af</p><p class="copyconf">Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
