$date
	Sat Oct 22 18:46:36 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#350769
b10 !
1"
#350770
b10 &
b10 %
1$
#350771
0"
#350774
b1 &
1#
b1 %
#350778
b0 &
b0 %
0#
0$
#1279633
b11101 !
1"
#1279634
b11101 &
b11101 %
1$
#1279635
0"
#1279638
b1011000 &
b1011000 %
#1279642
b101100 &
b101100 %
#1279646
b10110 &
b10110 %
#1279650
b1011 &
b1011 %
#1279654
b100010 &
b100010 %
#1279658
b10001 &
b10001 %
#1279662
b110100 &
b110100 %
#1279666
b11010 &
b11010 %
#1279670
b1101 &
b1101 %
#1279674
b101000 &
b101000 %
#1279678
b10100 &
b10100 %
#1279682
b1010 &
b1010 %
#1279686
b101 &
b101 %
#1279690
b10000 &
b10000 %
#1279694
b1000 &
b1000 %
#1279698
b100 &
b100 %
#1279702
b10 &
b10 %
#1279706
b1 &
b1 %
1#
#1279710
b0 &
0#
b0 %
0$
#2284384
b101 !
1"
#2284386
b101 &
b101 %
1$
#2284387
0"
#2284390
b10000 &
b10000 %
#2284394
b1000 &
b1000 %
#2284398
b100 &
b100 %
#2284402
b10 &
b10 %
#2284406
b1 &
1#
b1 %
#2284410
b0 &
b0 %
0#
0$
#4500012
