(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param15 = (({((8'ha5) ? (8'ha9) : (8'ha6))} ? ((8'h9c) ? ((8'ha6) >> (8'ha8)) : {(8'ha0)}) : {((8'ha0) ? (8'hab) : (8'ha6))}) && ((((8'h9c) || (8'ha7)) ? ((8'h9d) ? (8'hae) : (8'hac)) : ((8'ha9) >> (8'hae))) ? (((8'ha0) < (8'ha6)) ? ((8'ha3) == (8'ha0)) : ((8'ha2) - (8'h9e))) : (((8'h9c) ? (8'hae) : (8'ha9)) ? ((8'hac) == (8'haf)) : ((8'had) ? (8'ha4) : (8'h9e))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h49):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h5):(1'h0)] wire3;
  input wire signed [(3'h6):(1'h0)] wire2;
  input wire signed [(4'h9):(1'h0)] wire1;
  input wire [(4'h9):(1'h0)] wire0;
  wire signed [(4'h8):(1'h0)] wire14;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(3'h6):(1'h0)] wire12;
  wire signed [(3'h6):(1'h0)] wire11;
  wire signed [(4'h8):(1'h0)] wire10;
  wire signed [(3'h6):(1'h0)] wire8;
  wire signed [(3'h5):(1'h0)] wire7;
  wire signed [(2'h2):(1'h0)] wire6;
  reg signed [(3'h7):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg5 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg4 = (1'h0);
  assign y = {wire14,
                 wire13,
                 wire12,
                 wire11,
                 wire10,
                 wire8,
                 wire7,
                 wire6,
                 reg9,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      if (wire1)
        begin
          reg4 <= ($unsigned({wire0}) ?
              $unsigned($signed((+wire2))) : $signed(($unsigned(wire1) + $unsigned(wire1))));
          reg5 <= (8'ha0);
        end
      else
        begin
          reg4 <= (^~(+reg4));
        end
    end
  assign wire6 = wire3;
  assign wire7 = (((|$unsigned(wire3)) <= $unsigned(wire2)) || $unsigned((~(wire2 * wire3))));
  assign wire8 = ({{$signed(wire7)}} < (|reg4[(2'h2):(2'h2)]));
  always
    @(posedge clk) begin
      reg9 <= (!((wire3 >>> (+(8'h9d))) ?
          wire8[(3'h5):(3'h4)] : $signed(reg4)));
    end
  assign wire10 = (wire3 ?
                      (({wire7} ? $unsigned(wire3) : (-reg9)) ?
                          wire2 : ((wire8 ? reg4 : reg9) ?
                              (&wire2) : {reg5})) : (8'haf));
  assign wire11 = (8'ha3);
  assign wire12 = $unsigned($unsigned($signed($unsigned(reg5))));
  assign wire13 = $unsigned((~|($unsigned(wire2) ?
                      $signed(wire6) : ((8'haf) ? wire10 : wire8))));
  assign wire14 = ((+(8'hb0)) && (8'ha4));
endmodule