<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:55.278+0530"/>
        <logs message="ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name &quot;xsim.dir/sequence/xsimk&quot; does not exist " projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:55.198+0530"/>
        <logs message="ERROR: [VRFC 10-8549] SystemVerilog keyword 'sequence' used in incorrect context [/home/vishal/Desktop/HLS/collatz_conjec/solution1/sim/verilog/sequence.v:12]" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:55.057+0530"/>
        <logs message="ERROR: [VRFC 10-4982] syntax error near 'sequence' [/home/vishal/Desktop/HLS/collatz_conjec/solution1/sim/verilog/sequence.v:12]" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:53.874+0530"/>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:42.681+0530"/>
        <logs message="ERROR: Please check the snapshot name which is created during 'xelab',the current snapshot name &quot;xsim.dir/sequence/xsimk&quot; does not exist " projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:42.654+0530"/>
        <logs message="ERROR: [VRFC 10-8549] SystemVerilog keyword 'sequence' used in incorrect context [/home/vishal/Desktop/HLS/collatz_conjec/solution1/sim/verilog/sequence.v:12]" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:42.645+0530"/>
        <logs message="ERROR: [VRFC 10-4982] syntax error near 'sequence' [/home/vishal/Desktop/HLS/collatz_conjec/solution1/sim/verilog/sequence.v:12]" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:41.525+0530"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SYNCHK 200-77] The top function 'sequence' (collatz_conjecture.cpp:6) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops." projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:16:47.031+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:53.770+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T20:18:37.919+0530" type="Warning"/>
        <logs message="WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the &quot;-mt off -v 1&quot; switches to see more information from the C compiler. The following environment variables have been detected:&#xA;    LIBRARY_PATH" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:41.166+0530" type="Warning"/>
        <logs message="WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined" projectName="collatz_conjec" solutionName="solution1" date="2023-01-31T18:24:21.606+0530" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
