# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Ex9_CMP_8Bit_Z/Ex9_CMP_8Bit_Z.srcs/sources_1/new/CMP.vhd" \
"../../../../Ex15_TestBench_CMP_Z.srcs/sim_1/new/Testbench.vhd" \

# Do not sort compile order
nosort
