#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x55b1ce4d34a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55b1ce5a0710 .scope module, "data_ram" "data_ram" 3 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f0debd0e018 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b1ce59cd60_0 .net "clk", 0 0, o0x7f0debd0e018;  0 drivers
o0x7f0debd0e048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b1ce5a1490_0 .net "data_address", 31 0, o0x7f0debd0e048;  0 drivers
o0x7f0debd0e078 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b1ce5a6750_0 .net "data_read", 0 0, o0x7f0debd0e078;  0 drivers
v0x55b1ce5a6a80_0 .var "data_readdata", 31 0;
o0x7f0debd0e0d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55b1ce5a7b90_0 .net "data_write", 0 0, o0x7f0debd0e0d8;  0 drivers
o0x7f0debd0e108 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b1ce5a9c10_0 .net "data_writedata", 31 0, o0x7f0debd0e108;  0 drivers
S_0x55b1ce57b050 .scope module, "instruction_ram" "instruction_ram" 4 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f0debd0e258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55b1ce5c0840_0 .net "instr_address", 31 0, o0x7f0debd0e258;  0 drivers
v0x55b1ce5c0940_0 .var "instr_readdata", 31 0;
S_0x55b1ce58d940 .scope module, "srl_tb" "srl_tb" 5 1;
 .timescale 0 0;
v0x55b1ce5ceeb0_0 .net "active", 0 0, L_0x55b1ce5e8e90;  1 drivers
v0x55b1ce5cef70_0 .var "clk", 0 0;
v0x55b1ce5cf010_0 .var "clk_enable", 0 0;
v0x55b1ce5cf100_0 .net "data_address", 31 0, L_0x55b1ce5e6de0;  1 drivers
v0x55b1ce5cf1a0_0 .net "data_read", 0 0, L_0x55b1ce5e4960;  1 drivers
v0x55b1ce5cf290_0 .var "data_readdata", 31 0;
v0x55b1ce5cf360_0 .net "data_write", 0 0, L_0x55b1ce5e4780;  1 drivers
v0x55b1ce5cf430_0 .net "data_writedata", 31 0, L_0x55b1ce5e6ad0;  1 drivers
v0x55b1ce5cf500_0 .net "instr_address", 31 0, L_0x55b1ce5e7dc0;  1 drivers
v0x55b1ce5cf660_0 .var "instr_readdata", 31 0;
v0x55b1ce5cf700_0 .net "register_v0", 31 0, L_0x55b1ce5e6a60;  1 drivers
v0x55b1ce5cf7f0_0 .var "reset", 0 0;
S_0x55b1ce58dd10 .scope begin, "$unm_blk_3" "$unm_blk_3" 5 36, 5 36 0, S_0x55b1ce58d940;
 .timescale 0 0;
v0x55b1ce5c0b10_0 .var "expected", 31 0;
v0x55b1ce5c0c10_0 .var "funct", 5 0;
v0x55b1ce5c0cf0_0 .var "i", 4 0;
v0x55b1ce5c0db0_0 .var "imm", 15 0;
v0x55b1ce5c0e90_0 .var "imm_instr", 31 0;
v0x55b1ce5c0fc0_0 .var "opcode", 5 0;
v0x55b1ce5c10a0_0 .var "r_instr", 31 0;
v0x55b1ce5c1180_0 .var "rd", 4 0;
v0x55b1ce5c1260_0 .var "rs", 4 0;
v0x55b1ce5c1340_0 .var "rt", 4 0;
v0x55b1ce5c1420_0 .var "shamt", 4 0;
v0x55b1ce5c1500_0 .var "test", 31 0;
E_0x55b1ce51b150 .event posedge, v0x55b1ce5c3380_0;
S_0x55b1ce58e140 .scope module, "dut" "mips_cpu_harvard" 5 125, 6 1 0, S_0x55b1ce58d940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x55b1ce59cc40 .functor OR 1, L_0x55b1ce5e0160, L_0x55b1ce5e03e0, C4<0>, C4<0>;
L_0x55b1ce5089a0 .functor BUFZ 1, L_0x55b1ce5dfbc0, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5a6960 .functor BUFZ 1, L_0x55b1ce5dfd60, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5a79f0 .functor BUFZ 1, L_0x55b1ce5dfd60, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5e0920 .functor AND 1, L_0x55b1ce5dfbc0, L_0x55b1ce5e0c20, C4<1>, C4<1>;
L_0x55b1ce5a9af0 .functor OR 1, L_0x55b1ce5e0920, L_0x55b1ce5e0800, C4<0>, C4<0>;
L_0x55b1ce54b9f0 .functor OR 1, L_0x55b1ce5a9af0, L_0x55b1ce5e0a30, C4<0>, C4<0>;
L_0x55b1ce5e0ec0 .functor OR 1, L_0x55b1ce54b9f0, L_0x55b1ce5e2520, C4<0>, C4<0>;
L_0x55b1ce5e0fd0 .functor OR 1, L_0x55b1ce5e0ec0, L_0x55b1ce5e1c80, C4<0>, C4<0>;
L_0x55b1ce5e1090 .functor BUFZ 1, L_0x55b1ce5dfe80, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5e1b70 .functor AND 1, L_0x55b1ce5e15e0, L_0x55b1ce5e1940, C4<1>, C4<1>;
L_0x55b1ce5e1c80 .functor OR 1, L_0x55b1ce5e12e0, L_0x55b1ce5e1b70, C4<0>, C4<0>;
L_0x55b1ce5e2520 .functor AND 1, L_0x55b1ce5e2050, L_0x55b1ce5e2300, C4<1>, C4<1>;
L_0x55b1ce5e2cd0 .functor OR 1, L_0x55b1ce5e2770, L_0x55b1ce5e2a90, C4<0>, C4<0>;
L_0x55b1ce5e1de0 .functor OR 1, L_0x55b1ce5e3240, L_0x55b1ce5e3540, C4<0>, C4<0>;
L_0x55b1ce5e3420 .functor AND 1, L_0x55b1ce5e2f50, L_0x55b1ce5e1de0, C4<1>, C4<1>;
L_0x55b1ce5e3d40 .functor OR 1, L_0x55b1ce5e39d0, L_0x55b1ce5e3c50, C4<0>, C4<0>;
L_0x55b1ce5e4040 .functor OR 1, L_0x55b1ce5e3d40, L_0x55b1ce5e3e50, C4<0>, C4<0>;
L_0x55b1ce5e41f0 .functor AND 1, L_0x55b1ce5dfbc0, L_0x55b1ce5e4040, C4<1>, C4<1>;
L_0x55b1ce5e43a0 .functor AND 1, L_0x55b1ce5dfbc0, L_0x55b1ce5e42b0, C4<1>, C4<1>;
L_0x55b1ce5e46c0 .functor AND 1, L_0x55b1ce5dfbc0, L_0x55b1ce5e4150, C4<1>, C4<1>;
L_0x55b1ce5e4960 .functor BUFZ 1, L_0x55b1ce5a6960, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5e55f0 .functor AND 1, L_0x55b1ce5e8e90, L_0x55b1ce5e0fd0, C4<1>, C4<1>;
L_0x55b1ce5e5700 .functor OR 1, L_0x55b1ce5e1c80, L_0x55b1ce5e2520, C4<0>, C4<0>;
L_0x55b1ce5e6ad0 .functor BUFZ 32, L_0x55b1ce5e6950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e6b90 .functor BUFZ 32, L_0x55b1ce5e58e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e6ce0 .functor BUFZ 32, L_0x55b1ce5e6950, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e6de0 .functor BUFZ 32, v0x55b1ce5c2590_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e7a60 .functor AND 1, v0x55b1ce5cf010_0, L_0x55b1ce5e41f0, C4<1>, C4<1>;
L_0x55b1ce5e7ad0 .functor AND 1, L_0x55b1ce5e7a60, v0x55b1ce5cc040_0, C4<1>, C4<1>;
L_0x55b1ce5e7dc0 .functor BUFZ 32, v0x55b1ce5c3440_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e8e90 .functor BUFZ 1, v0x55b1ce5cc040_0, C4<0>, C4<0>, C4<0>;
L_0x55b1ce5e90a0 .functor AND 1, v0x55b1ce5cf010_0, v0x55b1ce5cc040_0, C4<1>, C4<1>;
v0x55b1ce5c6130_0 .net *"_ivl_100", 31 0, L_0x55b1ce5e1e50;  1 drivers
L_0x7f0debcc5498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c6230_0 .net *"_ivl_103", 25 0, L_0x7f0debcc5498;  1 drivers
L_0x7f0debcc54e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c6310_0 .net/2u *"_ivl_104", 31 0, L_0x7f0debcc54e0;  1 drivers
v0x55b1ce5c63d0_0 .net *"_ivl_106", 0 0, L_0x55b1ce5e2050;  1 drivers
v0x55b1ce5c6490_0 .net *"_ivl_109", 5 0, L_0x55b1ce5e2260;  1 drivers
L_0x7f0debcc5528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c6570_0 .net/2u *"_ivl_110", 5 0, L_0x7f0debcc5528;  1 drivers
v0x55b1ce5c6650_0 .net *"_ivl_112", 0 0, L_0x55b1ce5e2300;  1 drivers
v0x55b1ce5c6710_0 .net *"_ivl_116", 31 0, L_0x55b1ce5e2680;  1 drivers
L_0x7f0debcc5570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c67f0_0 .net *"_ivl_119", 25 0, L_0x7f0debcc5570;  1 drivers
L_0x7f0debcc50a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c68d0_0 .net/2u *"_ivl_12", 5 0, L_0x7f0debcc50a8;  1 drivers
L_0x7f0debcc55b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c69b0_0 .net/2u *"_ivl_120", 31 0, L_0x7f0debcc55b8;  1 drivers
v0x55b1ce5c6a90_0 .net *"_ivl_122", 0 0, L_0x55b1ce5e2770;  1 drivers
v0x55b1ce5c6b50_0 .net *"_ivl_124", 31 0, L_0x55b1ce5e29a0;  1 drivers
L_0x7f0debcc5600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c6c30_0 .net *"_ivl_127", 25 0, L_0x7f0debcc5600;  1 drivers
L_0x7f0debcc5648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c6d10_0 .net/2u *"_ivl_128", 31 0, L_0x7f0debcc5648;  1 drivers
v0x55b1ce5c6df0_0 .net *"_ivl_130", 0 0, L_0x55b1ce5e2a90;  1 drivers
v0x55b1ce5c6eb0_0 .net *"_ivl_134", 31 0, L_0x55b1ce5e2e60;  1 drivers
L_0x7f0debcc5690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c70a0_0 .net *"_ivl_137", 25 0, L_0x7f0debcc5690;  1 drivers
L_0x7f0debcc56d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c7180_0 .net/2u *"_ivl_138", 31 0, L_0x7f0debcc56d8;  1 drivers
v0x55b1ce5c7260_0 .net *"_ivl_140", 0 0, L_0x55b1ce5e2f50;  1 drivers
v0x55b1ce5c7320_0 .net *"_ivl_143", 5 0, L_0x55b1ce5e31a0;  1 drivers
L_0x7f0debcc5720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c7400_0 .net/2u *"_ivl_144", 5 0, L_0x7f0debcc5720;  1 drivers
v0x55b1ce5c74e0_0 .net *"_ivl_146", 0 0, L_0x55b1ce5e3240;  1 drivers
v0x55b1ce5c75a0_0 .net *"_ivl_149", 5 0, L_0x55b1ce5e34a0;  1 drivers
L_0x7f0debcc5768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c7680_0 .net/2u *"_ivl_150", 5 0, L_0x7f0debcc5768;  1 drivers
v0x55b1ce5c7760_0 .net *"_ivl_152", 0 0, L_0x55b1ce5e3540;  1 drivers
v0x55b1ce5c7820_0 .net *"_ivl_155", 0 0, L_0x55b1ce5e1de0;  1 drivers
v0x55b1ce5c78e0_0 .net *"_ivl_159", 1 0, L_0x55b1ce5e38e0;  1 drivers
L_0x7f0debcc50f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c79c0_0 .net/2u *"_ivl_16", 5 0, L_0x7f0debcc50f0;  1 drivers
L_0x7f0debcc57b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c7aa0_0 .net/2u *"_ivl_160", 1 0, L_0x7f0debcc57b0;  1 drivers
v0x55b1ce5c7b80_0 .net *"_ivl_162", 0 0, L_0x55b1ce5e39d0;  1 drivers
L_0x7f0debcc57f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c7c40_0 .net/2u *"_ivl_164", 5 0, L_0x7f0debcc57f8;  1 drivers
v0x55b1ce5c7d20_0 .net *"_ivl_166", 0 0, L_0x55b1ce5e3c50;  1 drivers
v0x55b1ce5c7ff0_0 .net *"_ivl_169", 0 0, L_0x55b1ce5e3d40;  1 drivers
L_0x7f0debcc5840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c80b0_0 .net/2u *"_ivl_170", 5 0, L_0x7f0debcc5840;  1 drivers
v0x55b1ce5c8190_0 .net *"_ivl_172", 0 0, L_0x55b1ce5e3e50;  1 drivers
v0x55b1ce5c8250_0 .net *"_ivl_175", 0 0, L_0x55b1ce5e4040;  1 drivers
L_0x7f0debcc5888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c8310_0 .net/2u *"_ivl_178", 5 0, L_0x7f0debcc5888;  1 drivers
v0x55b1ce5c83f0_0 .net *"_ivl_180", 0 0, L_0x55b1ce5e42b0;  1 drivers
L_0x7f0debcc58d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c84b0_0 .net/2u *"_ivl_184", 5 0, L_0x7f0debcc58d0;  1 drivers
v0x55b1ce5c8590_0 .net *"_ivl_186", 0 0, L_0x55b1ce5e4150;  1 drivers
L_0x7f0debcc5918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c8650_0 .net/2u *"_ivl_190", 0 0, L_0x7f0debcc5918;  1 drivers
v0x55b1ce5c8730_0 .net *"_ivl_20", 31 0, L_0x55b1ce5e0020;  1 drivers
L_0x7f0debcc5960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c8810_0 .net/2u *"_ivl_200", 4 0, L_0x7f0debcc5960;  1 drivers
v0x55b1ce5c88f0_0 .net *"_ivl_203", 4 0, L_0x55b1ce5e4e80;  1 drivers
v0x55b1ce5c89d0_0 .net *"_ivl_205", 4 0, L_0x55b1ce5e50a0;  1 drivers
v0x55b1ce5c8ab0_0 .net *"_ivl_206", 4 0, L_0x55b1ce5e5140;  1 drivers
v0x55b1ce5c8b90_0 .net *"_ivl_213", 0 0, L_0x55b1ce5e5700;  1 drivers
L_0x7f0debcc59a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c8c50_0 .net/2u *"_ivl_214", 31 0, L_0x7f0debcc59a8;  1 drivers
v0x55b1ce5c8d30_0 .net *"_ivl_216", 31 0, L_0x55b1ce5e5840;  1 drivers
v0x55b1ce5c8e10_0 .net *"_ivl_218", 31 0, L_0x55b1ce5e5af0;  1 drivers
v0x55b1ce5c8ef0_0 .net *"_ivl_220", 31 0, L_0x55b1ce5e5c80;  1 drivers
v0x55b1ce5c8fd0_0 .net *"_ivl_222", 31 0, L_0x55b1ce5e5fc0;  1 drivers
L_0x7f0debcc5138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c90b0_0 .net *"_ivl_23", 25 0, L_0x7f0debcc5138;  1 drivers
v0x55b1ce5c9190_0 .net *"_ivl_235", 0 0, L_0x55b1ce5e7a60;  1 drivers
L_0x7f0debcc5b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c9250_0 .net/2u *"_ivl_238", 31 0, L_0x7f0debcc5b58;  1 drivers
L_0x7f0debcc5180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c9330_0 .net/2u *"_ivl_24", 31 0, L_0x7f0debcc5180;  1 drivers
v0x55b1ce5c9410_0 .net *"_ivl_243", 15 0, L_0x55b1ce5e7f20;  1 drivers
v0x55b1ce5c94f0_0 .net *"_ivl_244", 17 0, L_0x55b1ce5e8190;  1 drivers
L_0x7f0debcc5ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c95d0_0 .net *"_ivl_247", 1 0, L_0x7f0debcc5ba0;  1 drivers
v0x55b1ce5c96b0_0 .net *"_ivl_250", 15 0, L_0x55b1ce5e82d0;  1 drivers
L_0x7f0debcc5be8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c9790_0 .net *"_ivl_252", 1 0, L_0x7f0debcc5be8;  1 drivers
v0x55b1ce5c9870_0 .net *"_ivl_255", 0 0, L_0x55b1ce5e86e0;  1 drivers
L_0x7f0debcc5c30 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c9950_0 .net/2u *"_ivl_256", 13 0, L_0x7f0debcc5c30;  1 drivers
L_0x7f0debcc5c78 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c9a30_0 .net/2u *"_ivl_258", 13 0, L_0x7f0debcc5c78;  1 drivers
v0x55b1ce5c9f20_0 .net *"_ivl_26", 0 0, L_0x55b1ce5e0160;  1 drivers
v0x55b1ce5c9fe0_0 .net *"_ivl_260", 13 0, L_0x55b1ce5e89c0;  1 drivers
v0x55b1ce5ca0c0_0 .net *"_ivl_28", 31 0, L_0x55b1ce5e02f0;  1 drivers
L_0x7f0debcc51c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5ca1a0_0 .net *"_ivl_31", 25 0, L_0x7f0debcc51c8;  1 drivers
L_0x7f0debcc5210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5ca280_0 .net/2u *"_ivl_32", 31 0, L_0x7f0debcc5210;  1 drivers
v0x55b1ce5ca360_0 .net *"_ivl_34", 0 0, L_0x55b1ce5e03e0;  1 drivers
v0x55b1ce5ca420_0 .net *"_ivl_4", 31 0, L_0x55b1ce5cfa60;  1 drivers
v0x55b1ce5ca500_0 .net *"_ivl_45", 2 0, L_0x55b1ce5e06d0;  1 drivers
L_0x7f0debcc5258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5ca5e0_0 .net/2u *"_ivl_46", 2 0, L_0x7f0debcc5258;  1 drivers
v0x55b1ce5ca6c0_0 .net *"_ivl_51", 2 0, L_0x55b1ce5e0990;  1 drivers
L_0x7f0debcc52a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5ca7a0_0 .net/2u *"_ivl_52", 2 0, L_0x7f0debcc52a0;  1 drivers
v0x55b1ce5ca880_0 .net *"_ivl_57", 0 0, L_0x55b1ce5e0c20;  1 drivers
v0x55b1ce5ca940_0 .net *"_ivl_59", 0 0, L_0x55b1ce5e0920;  1 drivers
v0x55b1ce5caa00_0 .net *"_ivl_61", 0 0, L_0x55b1ce5a9af0;  1 drivers
v0x55b1ce5caac0_0 .net *"_ivl_63", 0 0, L_0x55b1ce54b9f0;  1 drivers
v0x55b1ce5cab80_0 .net *"_ivl_65", 0 0, L_0x55b1ce5e0ec0;  1 drivers
L_0x7f0debcc5018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cac40_0 .net *"_ivl_7", 25 0, L_0x7f0debcc5018;  1 drivers
v0x55b1ce5cad20_0 .net *"_ivl_70", 31 0, L_0x55b1ce5e11b0;  1 drivers
L_0x7f0debcc52e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cae00_0 .net *"_ivl_73", 25 0, L_0x7f0debcc52e8;  1 drivers
L_0x7f0debcc5330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5caee0_0 .net/2u *"_ivl_74", 31 0, L_0x7f0debcc5330;  1 drivers
v0x55b1ce5cafc0_0 .net *"_ivl_76", 0 0, L_0x55b1ce5e12e0;  1 drivers
v0x55b1ce5cb080_0 .net *"_ivl_78", 31 0, L_0x55b1ce5e1450;  1 drivers
L_0x7f0debcc5060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cb160_0 .net/2u *"_ivl_8", 31 0, L_0x7f0debcc5060;  1 drivers
L_0x7f0debcc5378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cb240_0 .net *"_ivl_81", 25 0, L_0x7f0debcc5378;  1 drivers
L_0x7f0debcc53c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cb320_0 .net/2u *"_ivl_82", 31 0, L_0x7f0debcc53c0;  1 drivers
v0x55b1ce5cb400_0 .net *"_ivl_84", 0 0, L_0x55b1ce5e15e0;  1 drivers
v0x55b1ce5cb4c0_0 .net *"_ivl_87", 0 0, L_0x55b1ce5e1750;  1 drivers
v0x55b1ce5cb5a0_0 .net *"_ivl_88", 31 0, L_0x55b1ce5e14f0;  1 drivers
L_0x7f0debcc5408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cb680_0 .net *"_ivl_91", 30 0, L_0x7f0debcc5408;  1 drivers
L_0x7f0debcc5450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5cb760_0 .net/2u *"_ivl_92", 31 0, L_0x7f0debcc5450;  1 drivers
v0x55b1ce5cb840_0 .net *"_ivl_94", 0 0, L_0x55b1ce5e1940;  1 drivers
v0x55b1ce5cb900_0 .net *"_ivl_97", 0 0, L_0x55b1ce5e1b70;  1 drivers
v0x55b1ce5cb9c0_0 .net "active", 0 0, L_0x55b1ce5e8e90;  alias, 1 drivers
v0x55b1ce5cba80_0 .net "alu_op1", 31 0, L_0x55b1ce5e6b90;  1 drivers
v0x55b1ce5cbb40_0 .net "alu_op2", 31 0, L_0x55b1ce5e6ce0;  1 drivers
v0x55b1ce5cbc00_0 .net "alui_instr", 0 0, L_0x55b1ce5e0800;  1 drivers
v0x55b1ce5cbcc0_0 .net "b_flag", 0 0, v0x55b1ce5c20c0_0;  1 drivers
v0x55b1ce5cbd60_0 .net "b_imm", 17 0, L_0x55b1ce5e85a0;  1 drivers
v0x55b1ce5cbe20_0 .net "b_offset", 31 0, L_0x55b1ce5e8b50;  1 drivers
v0x55b1ce5cbf00_0 .net "clk", 0 0, v0x55b1ce5cef70_0;  1 drivers
v0x55b1ce5cbfa0_0 .net "clk_enable", 0 0, v0x55b1ce5cf010_0;  1 drivers
v0x55b1ce5cc040_0 .var "cpu_active", 0 0;
v0x55b1ce5cc0e0_0 .net "curr_addr", 31 0, v0x55b1ce5c3440_0;  1 drivers
v0x55b1ce5cc1d0_0 .net "curr_addr_p4", 31 0, L_0x55b1ce5e7d20;  1 drivers
v0x55b1ce5cc290_0 .net "data_address", 31 0, L_0x55b1ce5e6de0;  alias, 1 drivers
v0x55b1ce5cc370_0 .net "data_read", 0 0, L_0x55b1ce5e4960;  alias, 1 drivers
v0x55b1ce5cc430_0 .net "data_readdata", 31 0, v0x55b1ce5cf290_0;  1 drivers
v0x55b1ce5cc510_0 .net "data_write", 0 0, L_0x55b1ce5e4780;  alias, 1 drivers
v0x55b1ce5cc5d0_0 .net "data_writedata", 31 0, L_0x55b1ce5e6ad0;  alias, 1 drivers
v0x55b1ce5cc6b0_0 .net "funct_code", 5 0, L_0x55b1ce5cf930;  1 drivers
v0x55b1ce5cc790_0 .net "hi_out", 31 0, v0x55b1ce5c3ad0_0;  1 drivers
v0x55b1ce5cc880_0 .net "hl_reg_enable", 0 0, L_0x55b1ce5e7ad0;  1 drivers
v0x55b1ce5cc920_0 .net "instr_address", 31 0, L_0x55b1ce5e7dc0;  alias, 1 drivers
v0x55b1ce5cc9e0_0 .net "instr_opcode", 5 0, L_0x55b1ce5cf890;  1 drivers
v0x55b1ce5ccac0_0 .net "instr_readdata", 31 0, v0x55b1ce5cf660_0;  1 drivers
v0x55b1ce5ccb80_0 .net "j_imm", 0 0, L_0x55b1ce5e2cd0;  1 drivers
v0x55b1ce5ccc20_0 .net "j_reg", 0 0, L_0x55b1ce5e3420;  1 drivers
v0x55b1ce5ccce0_0 .net "l_type", 0 0, L_0x55b1ce5e0a30;  1 drivers
v0x55b1ce5ccda0_0 .net "link_const", 0 0, L_0x55b1ce5e1c80;  1 drivers
v0x55b1ce5cce60_0 .net "link_reg", 0 0, L_0x55b1ce5e2520;  1 drivers
v0x55b1ce5ccf20_0 .net "lo_out", 31 0, v0x55b1ce5c4320_0;  1 drivers
v0x55b1ce5cd010_0 .net "lw", 0 0, L_0x55b1ce5dfd60;  1 drivers
v0x55b1ce5cd0b0_0 .net "mem_read", 0 0, L_0x55b1ce5a6960;  1 drivers
v0x55b1ce5cd170_0 .net "mem_to_reg", 0 0, L_0x55b1ce5a79f0;  1 drivers
v0x55b1ce5cda40_0 .net "mem_write", 0 0, L_0x55b1ce5e1090;  1 drivers
v0x55b1ce5cdb00_0 .net "memaddroffset", 31 0, v0x55b1ce5c2590_0;  1 drivers
v0x55b1ce5cdbf0_0 .net "mfhi", 0 0, L_0x55b1ce5e43a0;  1 drivers
v0x55b1ce5cdc90_0 .net "mflo", 0 0, L_0x55b1ce5e46c0;  1 drivers
v0x55b1ce5cdd50_0 .net "movefrom", 0 0, L_0x55b1ce59cc40;  1 drivers
v0x55b1ce5cde10_0 .net "muldiv", 0 0, L_0x55b1ce5e41f0;  1 drivers
v0x55b1ce5cded0_0 .var "next_instr_addr", 31 0;
v0x55b1ce5cdfc0_0 .net "pc_enable", 0 0, L_0x55b1ce5e90a0;  1 drivers
v0x55b1ce5ce090_0 .net "r_format", 0 0, L_0x55b1ce5dfbc0;  1 drivers
v0x55b1ce5ce130_0 .net "reg_a_read_data", 31 0, L_0x55b1ce5e58e0;  1 drivers
v0x55b1ce5ce200_0 .net "reg_a_read_index", 4 0, L_0x55b1ce5e4b30;  1 drivers
v0x55b1ce5ce2d0_0 .net "reg_b_read_data", 31 0, L_0x55b1ce5e6950;  1 drivers
v0x55b1ce5ce3a0_0 .net "reg_b_read_index", 4 0, L_0x55b1ce5e4d90;  1 drivers
v0x55b1ce5ce470_0 .net "reg_dst", 0 0, L_0x55b1ce5089a0;  1 drivers
v0x55b1ce5ce510_0 .net "reg_write", 0 0, L_0x55b1ce5e0fd0;  1 drivers
v0x55b1ce5ce5d0_0 .net "reg_write_data", 31 0, L_0x55b1ce5e6150;  1 drivers
v0x55b1ce5ce6c0_0 .net "reg_write_enable", 0 0, L_0x55b1ce5e55f0;  1 drivers
v0x55b1ce5ce790_0 .net "reg_write_index", 4 0, L_0x55b1ce5e5460;  1 drivers
v0x55b1ce5ce860_0 .net "register_v0", 31 0, L_0x55b1ce5e6a60;  alias, 1 drivers
v0x55b1ce5ce930_0 .net "reset", 0 0, v0x55b1ce5cf7f0_0;  1 drivers
v0x55b1ce5cea60_0 .net "result", 31 0, v0x55b1ce5c29f0_0;  1 drivers
v0x55b1ce5ceb30_0 .net "result_hi", 31 0, v0x55b1ce5c22f0_0;  1 drivers
v0x55b1ce5cebd0_0 .net "result_lo", 31 0, v0x55b1ce5c24b0_0;  1 drivers
v0x55b1ce5cec70_0 .net "sw", 0 0, L_0x55b1ce5dfe80;  1 drivers
E_0x55b1ce51dcd0/0 .event anyedge, v0x55b1ce5c20c0_0, v0x55b1ce5cc1d0_0, v0x55b1ce5cbe20_0, v0x55b1ce5ccb80_0;
E_0x55b1ce51dcd0/1 .event anyedge, v0x55b1ce5c23d0_0, v0x55b1ce5ccc20_0, v0x55b1ce5c5110_0;
E_0x55b1ce51dcd0 .event/or E_0x55b1ce51dcd0/0, E_0x55b1ce51dcd0/1;
L_0x55b1ce5cf890 .part v0x55b1ce5cf660_0, 26, 6;
L_0x55b1ce5cf930 .part v0x55b1ce5cf660_0, 0, 6;
L_0x55b1ce5cfa60 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5018;
L_0x55b1ce5dfbc0 .cmp/eq 32, L_0x55b1ce5cfa60, L_0x7f0debcc5060;
L_0x55b1ce5dfd60 .cmp/eq 6, L_0x55b1ce5cf890, L_0x7f0debcc50a8;
L_0x55b1ce5dfe80 .cmp/eq 6, L_0x55b1ce5cf890, L_0x7f0debcc50f0;
L_0x55b1ce5e0020 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5138;
L_0x55b1ce5e0160 .cmp/eq 32, L_0x55b1ce5e0020, L_0x7f0debcc5180;
L_0x55b1ce5e02f0 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc51c8;
L_0x55b1ce5e03e0 .cmp/eq 32, L_0x55b1ce5e02f0, L_0x7f0debcc5210;
L_0x55b1ce5e06d0 .part L_0x55b1ce5cf890, 3, 3;
L_0x55b1ce5e0800 .cmp/eq 3, L_0x55b1ce5e06d0, L_0x7f0debcc5258;
L_0x55b1ce5e0990 .part L_0x55b1ce5cf890, 3, 3;
L_0x55b1ce5e0a30 .cmp/eq 3, L_0x55b1ce5e0990, L_0x7f0debcc52a0;
L_0x55b1ce5e0c20 .reduce/nor L_0x55b1ce5e41f0;
L_0x55b1ce5e11b0 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc52e8;
L_0x55b1ce5e12e0 .cmp/eq 32, L_0x55b1ce5e11b0, L_0x7f0debcc5330;
L_0x55b1ce5e1450 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5378;
L_0x55b1ce5e15e0 .cmp/eq 32, L_0x55b1ce5e1450, L_0x7f0debcc53c0;
L_0x55b1ce5e1750 .part v0x55b1ce5cf660_0, 20, 1;
L_0x55b1ce5e14f0 .concat [ 1 31 0 0], L_0x55b1ce5e1750, L_0x7f0debcc5408;
L_0x55b1ce5e1940 .cmp/eq 32, L_0x55b1ce5e14f0, L_0x7f0debcc5450;
L_0x55b1ce5e1e50 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5498;
L_0x55b1ce5e2050 .cmp/eq 32, L_0x55b1ce5e1e50, L_0x7f0debcc54e0;
L_0x55b1ce5e2260 .part v0x55b1ce5cf660_0, 0, 6;
L_0x55b1ce5e2300 .cmp/eq 6, L_0x55b1ce5e2260, L_0x7f0debcc5528;
L_0x55b1ce5e2680 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5570;
L_0x55b1ce5e2770 .cmp/eq 32, L_0x55b1ce5e2680, L_0x7f0debcc55b8;
L_0x55b1ce5e29a0 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5600;
L_0x55b1ce5e2a90 .cmp/eq 32, L_0x55b1ce5e29a0, L_0x7f0debcc5648;
L_0x55b1ce5e2e60 .concat [ 6 26 0 0], L_0x55b1ce5cf890, L_0x7f0debcc5690;
L_0x55b1ce5e2f50 .cmp/eq 32, L_0x55b1ce5e2e60, L_0x7f0debcc56d8;
L_0x55b1ce5e31a0 .part v0x55b1ce5cf660_0, 0, 6;
L_0x55b1ce5e3240 .cmp/eq 6, L_0x55b1ce5e31a0, L_0x7f0debcc5720;
L_0x55b1ce5e34a0 .part v0x55b1ce5cf660_0, 0, 6;
L_0x55b1ce5e3540 .cmp/eq 6, L_0x55b1ce5e34a0, L_0x7f0debcc5768;
L_0x55b1ce5e38e0 .part L_0x55b1ce5cf930, 3, 2;
L_0x55b1ce5e39d0 .cmp/eq 2, L_0x55b1ce5e38e0, L_0x7f0debcc57b0;
L_0x55b1ce5e3c50 .cmp/eq 6, L_0x55b1ce5cf930, L_0x7f0debcc57f8;
L_0x55b1ce5e3e50 .cmp/eq 6, L_0x55b1ce5cf930, L_0x7f0debcc5840;
L_0x55b1ce5e42b0 .cmp/eq 6, L_0x55b1ce5cf930, L_0x7f0debcc5888;
L_0x55b1ce5e4150 .cmp/eq 6, L_0x55b1ce5cf930, L_0x7f0debcc58d0;
L_0x55b1ce5e4780 .functor MUXZ 1, L_0x7f0debcc5918, L_0x55b1ce5e1090, L_0x55b1ce5e8e90, C4<>;
L_0x55b1ce5e4b30 .part v0x55b1ce5cf660_0, 21, 5;
L_0x55b1ce5e4d90 .part v0x55b1ce5cf660_0, 16, 5;
L_0x55b1ce5e4e80 .part v0x55b1ce5cf660_0, 11, 5;
L_0x55b1ce5e50a0 .part v0x55b1ce5cf660_0, 16, 5;
L_0x55b1ce5e5140 .functor MUXZ 5, L_0x55b1ce5e50a0, L_0x55b1ce5e4e80, L_0x55b1ce5089a0, C4<>;
L_0x55b1ce5e5460 .functor MUXZ 5, L_0x55b1ce5e5140, L_0x7f0debcc5960, L_0x55b1ce5e1c80, C4<>;
L_0x55b1ce5e5840 .arith/sum 32, L_0x55b1ce5e7d20, L_0x7f0debcc59a8;
L_0x55b1ce5e5af0 .functor MUXZ 32, v0x55b1ce5c29f0_0, v0x55b1ce5cf290_0, L_0x55b1ce5a79f0, C4<>;
L_0x55b1ce5e5c80 .functor MUXZ 32, L_0x55b1ce5e5af0, v0x55b1ce5c4320_0, L_0x55b1ce5e46c0, C4<>;
L_0x55b1ce5e5fc0 .functor MUXZ 32, L_0x55b1ce5e5c80, v0x55b1ce5c3ad0_0, L_0x55b1ce5e43a0, C4<>;
L_0x55b1ce5e6150 .functor MUXZ 32, L_0x55b1ce5e5fc0, L_0x55b1ce5e5840, L_0x55b1ce5e5700, C4<>;
L_0x55b1ce5e7d20 .arith/sum 32, v0x55b1ce5c3440_0, L_0x7f0debcc5b58;
L_0x55b1ce5e7f20 .part v0x55b1ce5cf660_0, 0, 16;
L_0x55b1ce5e8190 .concat [ 16 2 0 0], L_0x55b1ce5e7f20, L_0x7f0debcc5ba0;
L_0x55b1ce5e82d0 .part L_0x55b1ce5e8190, 0, 16;
L_0x55b1ce5e85a0 .concat [ 2 16 0 0], L_0x7f0debcc5be8, L_0x55b1ce5e82d0;
L_0x55b1ce5e86e0 .part L_0x55b1ce5e85a0, 17, 1;
L_0x55b1ce5e89c0 .functor MUXZ 14, L_0x7f0debcc5c78, L_0x7f0debcc5c30, L_0x55b1ce5e86e0, C4<>;
L_0x55b1ce5e8b50 .concat [ 18 14 0 0], L_0x55b1ce5e85a0, L_0x55b1ce5e89c0;
S_0x55b1ce5a0340 .scope module, "cpu_alu" "alu" 6 158, 7 1 0, S_0x55b1ce58e140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x55b1ce5c1970_0 .net *"_ivl_10", 15 0, L_0x55b1ce5e7120;  1 drivers
v0x55b1ce5c1a70_0 .net *"_ivl_13", 15 0, L_0x55b1ce5e7260;  1 drivers
L_0x7f0debcc5b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c1b50_0 .net/2u *"_ivl_16", 15 0, L_0x7f0debcc5b10;  1 drivers
v0x55b1ce5c1c10_0 .net *"_ivl_19", 15 0, L_0x55b1ce5e7690;  1 drivers
v0x55b1ce5c1cf0_0 .net *"_ivl_5", 0 0, L_0x55b1ce5e7080;  1 drivers
L_0x7f0debcc5a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c1e20_0 .net/2u *"_ivl_6", 15 0, L_0x7f0debcc5a80;  1 drivers
L_0x7f0debcc5ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c1f00_0 .net/2u *"_ivl_8", 15 0, L_0x7f0debcc5ac8;  1 drivers
v0x55b1ce5c1fe0_0 .net "addr_rt", 4 0, L_0x55b1ce5e7960;  1 drivers
v0x55b1ce5c20c0_0 .var "b_flag", 0 0;
v0x55b1ce5c2210_0 .net "funct", 5 0, L_0x55b1ce5e6fe0;  1 drivers
v0x55b1ce5c22f0_0 .var "hi", 31 0;
v0x55b1ce5c23d0_0 .net "instructionword", 31 0, v0x55b1ce5cf660_0;  alias, 1 drivers
v0x55b1ce5c24b0_0 .var "lo", 31 0;
v0x55b1ce5c2590_0 .var "memaddroffset", 31 0;
v0x55b1ce5c2670_0 .var "multresult", 63 0;
v0x55b1ce5c2750_0 .net "op1", 31 0, L_0x55b1ce5e6b90;  alias, 1 drivers
v0x55b1ce5c2830_0 .net "op2", 31 0, L_0x55b1ce5e6ce0;  alias, 1 drivers
v0x55b1ce5c2910_0 .net "opcode", 5 0, L_0x55b1ce5e6f40;  1 drivers
v0x55b1ce5c29f0_0 .var "result", 31 0;
v0x55b1ce5c2ad0_0 .net "shamt", 4 0, L_0x55b1ce5e78c0;  1 drivers
v0x55b1ce5c2bb0_0 .net/s "sign_op1", 31 0, L_0x55b1ce5e6b90;  alias, 1 drivers
v0x55b1ce5c2c70_0 .net/s "sign_op2", 31 0, L_0x55b1ce5e6ce0;  alias, 1 drivers
v0x55b1ce5c2d10_0 .net "simmediatedata", 31 0, L_0x55b1ce5e7510;  1 drivers
v0x55b1ce5c2dd0_0 .net "uimmediatedata", 31 0, L_0x55b1ce5e7730;  1 drivers
v0x55b1ce5c2eb0_0 .net "unsign_op1", 31 0, L_0x55b1ce5e6b90;  alias, 1 drivers
v0x55b1ce5c2f70_0 .net "unsign_op2", 31 0, L_0x55b1ce5e6ce0;  alias, 1 drivers
E_0x55b1ce4f57b0/0 .event anyedge, v0x55b1ce5c2910_0, v0x55b1ce5c2210_0, v0x55b1ce5c2830_0, v0x55b1ce5c2ad0_0;
E_0x55b1ce4f57b0/1 .event anyedge, v0x55b1ce5c2750_0, v0x55b1ce5c2670_0, v0x55b1ce5c1fe0_0, v0x55b1ce5c2d10_0;
E_0x55b1ce4f57b0/2 .event anyedge, v0x55b1ce5c2dd0_0;
E_0x55b1ce4f57b0 .event/or E_0x55b1ce4f57b0/0, E_0x55b1ce4f57b0/1, E_0x55b1ce4f57b0/2;
L_0x55b1ce5e6f40 .part v0x55b1ce5cf660_0, 26, 6;
L_0x55b1ce5e6fe0 .part v0x55b1ce5cf660_0, 0, 6;
L_0x55b1ce5e7080 .part v0x55b1ce5cf660_0, 15, 1;
L_0x55b1ce5e7120 .functor MUXZ 16, L_0x7f0debcc5ac8, L_0x7f0debcc5a80, L_0x55b1ce5e7080, C4<>;
L_0x55b1ce5e7260 .part v0x55b1ce5cf660_0, 0, 16;
L_0x55b1ce5e7510 .concat [ 16 16 0 0], L_0x55b1ce5e7260, L_0x55b1ce5e7120;
L_0x55b1ce5e7690 .part v0x55b1ce5cf660_0, 0, 16;
L_0x55b1ce5e7730 .concat [ 16 16 0 0], L_0x55b1ce5e7690, L_0x7f0debcc5b10;
L_0x55b1ce5e78c0 .part v0x55b1ce5cf660_0, 6, 5;
L_0x55b1ce5e7960 .part v0x55b1ce5cf660_0, 16, 5;
S_0x55b1ce5c31d0 .scope module, "cpu_pc" "pc" 6 234, 8 1 0, S_0x55b1ce58e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x55b1ce5c3380_0 .net "clk", 0 0, v0x55b1ce5cef70_0;  alias, 1 drivers
v0x55b1ce5c3440_0 .var "curr_addr", 31 0;
v0x55b1ce5c3520_0 .net "enable", 0 0, L_0x55b1ce5e90a0;  alias, 1 drivers
v0x55b1ce5c35c0_0 .net "next_addr", 31 0, v0x55b1ce5cded0_0;  1 drivers
v0x55b1ce5c36a0_0 .net "reset", 0 0, v0x55b1ce5cf7f0_0;  alias, 1 drivers
S_0x55b1ce5c3850 .scope module, "hi" "hl_reg" 6 185, 9 1 0, S_0x55b1ce58e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b1ce5c3a30_0 .net "clk", 0 0, v0x55b1ce5cef70_0;  alias, 1 drivers
v0x55b1ce5c3ad0_0 .var "data", 31 0;
v0x55b1ce5c3b90_0 .net "data_in", 31 0, v0x55b1ce5c22f0_0;  alias, 1 drivers
v0x55b1ce5c3c90_0 .net "data_out", 31 0, v0x55b1ce5c3ad0_0;  alias, 1 drivers
v0x55b1ce5c3d50_0 .net "enable", 0 0, L_0x55b1ce5e7ad0;  alias, 1 drivers
v0x55b1ce5c3e60_0 .net "reset", 0 0, v0x55b1ce5cf7f0_0;  alias, 1 drivers
S_0x55b1ce5c3fb0 .scope module, "lo" "hl_reg" 6 177, 9 1 0, S_0x55b1ce58e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x55b1ce5c4210_0 .net "clk", 0 0, v0x55b1ce5cef70_0;  alias, 1 drivers
v0x55b1ce5c4320_0 .var "data", 31 0;
v0x55b1ce5c4400_0 .net "data_in", 31 0, v0x55b1ce5c24b0_0;  alias, 1 drivers
v0x55b1ce5c44d0_0 .net "data_out", 31 0, v0x55b1ce5c4320_0;  alias, 1 drivers
v0x55b1ce5c4590_0 .net "enable", 0 0, L_0x55b1ce5e7ad0;  alias, 1 drivers
v0x55b1ce5c4680_0 .net "reset", 0 0, v0x55b1ce5cf7f0_0;  alias, 1 drivers
S_0x55b1ce5c47f0 .scope module, "register" "regfile" 6 124, 10 1 0, S_0x55b1ce58e140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x55b1ce5e58e0 .functor BUFZ 32, L_0x55b1ce5e64f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55b1ce5e6950 .functor BUFZ 32, L_0x55b1ce5e6770, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b1ce5c5570_2 .array/port v0x55b1ce5c5570, 2;
L_0x55b1ce5e6a60 .functor BUFZ 32, v0x55b1ce5c5570_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55b1ce5c4a20_0 .net *"_ivl_0", 31 0, L_0x55b1ce5e64f0;  1 drivers
v0x55b1ce5c4b20_0 .net *"_ivl_10", 6 0, L_0x55b1ce5e6810;  1 drivers
L_0x7f0debcc5a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c4c00_0 .net *"_ivl_13", 1 0, L_0x7f0debcc5a38;  1 drivers
v0x55b1ce5c4cc0_0 .net *"_ivl_2", 6 0, L_0x55b1ce5e6590;  1 drivers
L_0x7f0debcc59f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55b1ce5c4da0_0 .net *"_ivl_5", 1 0, L_0x7f0debcc59f0;  1 drivers
v0x55b1ce5c4ed0_0 .net *"_ivl_8", 31 0, L_0x55b1ce5e6770;  1 drivers
v0x55b1ce5c4fb0_0 .net "r_clk", 0 0, v0x55b1ce5cef70_0;  alias, 1 drivers
v0x55b1ce5c5050_0 .net "r_clk_enable", 0 0, v0x55b1ce5cf010_0;  alias, 1 drivers
v0x55b1ce5c5110_0 .net "read_data1", 31 0, L_0x55b1ce5e58e0;  alias, 1 drivers
v0x55b1ce5c51f0_0 .net "read_data2", 31 0, L_0x55b1ce5e6950;  alias, 1 drivers
v0x55b1ce5c52d0_0 .net "read_reg1", 4 0, L_0x55b1ce5e4b30;  alias, 1 drivers
v0x55b1ce5c53b0_0 .net "read_reg2", 4 0, L_0x55b1ce5e4d90;  alias, 1 drivers
v0x55b1ce5c5490_0 .net "register_v0", 31 0, L_0x55b1ce5e6a60;  alias, 1 drivers
v0x55b1ce5c5570 .array "registers", 0 31, 31 0;
v0x55b1ce5c5b40_0 .net "reset", 0 0, v0x55b1ce5cf7f0_0;  alias, 1 drivers
v0x55b1ce5c5be0_0 .net "write_control", 0 0, L_0x55b1ce5e55f0;  alias, 1 drivers
v0x55b1ce5c5ca0_0 .net "write_data", 31 0, L_0x55b1ce5e6150;  alias, 1 drivers
v0x55b1ce5c5e90_0 .net "write_reg", 4 0, L_0x55b1ce5e5460;  alias, 1 drivers
L_0x55b1ce5e64f0 .array/port v0x55b1ce5c5570, L_0x55b1ce5e6590;
L_0x55b1ce5e6590 .concat [ 5 2 0 0], L_0x55b1ce5e4b30, L_0x7f0debcc59f0;
L_0x55b1ce5e6770 .array/port v0x55b1ce5c5570, L_0x55b1ce5e6810;
L_0x55b1ce5e6810 .concat [ 5 2 0 0], L_0x55b1ce5e4d90, L_0x7f0debcc5a38;
    .scope S_0x55b1ce5c47f0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55b1ce5c5570, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x55b1ce5c47f0;
T_1 ;
    %wait E_0x55b1ce51b150;
    %load/vec4 v0x55b1ce5c5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55b1ce5c5050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x55b1ce5c5be0_0;
    %load/vec4 v0x55b1ce5c5e90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x55b1ce5c5ca0_0;
    %load/vec4 v0x55b1ce5c5e90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55b1ce5c5570, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55b1ce5a0340;
T_2 ;
    %wait E_0x55b1ce4f57b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %load/vec4 v0x55b1ce5c2910_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x55b1ce5c2210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2ad0_0;
    %shiftl 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2ad0_0;
    %shiftr 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2ad0_0;
    %shiftr 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2eb0_0;
    %shiftl 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2eb0_0;
    %shiftr 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x55b1ce5c2f70_0;
    %ix/getv 4, v0x55b1ce5c2eb0_0;
    %shiftr 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %pad/s 64;
    %load/vec4 v0x55b1ce5c2c70_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x55b1ce5c2670_0, 0, 64;
    %load/vec4 v0x55b1ce5c2670_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b1ce5c22f0_0, 0, 32;
    %load/vec4 v0x55b1ce5c2670_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b1ce5c24b0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %pad/u 64;
    %load/vec4 v0x55b1ce5c2f70_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x55b1ce5c2670_0, 0, 64;
    %load/vec4 v0x55b1ce5c2670_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x55b1ce5c22f0_0, 0, 32;
    %load/vec4 v0x55b1ce5c2670_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x55b1ce5c24b0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2c70_0;
    %mod/s;
    %store/vec4 v0x55b1ce5c22f0_0, 0, 32;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2c70_0;
    %div/s;
    %store/vec4 v0x55b1ce5c24b0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %mod;
    %store/vec4 v0x55b1ce5c22f0_0, 0, 32;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %div;
    %store/vec4 v0x55b1ce5c24b0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %store/vec4 v0x55b1ce5c22f0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %store/vec4 v0x55b1ce5c24b0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2c70_0;
    %add;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %add;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2c70_0;
    %sub;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %sub;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %and;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %or;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %xor;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %or;
    %inv;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2c70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2f70_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x55b1ce5c1fe0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %load/vec4 v0x55b1ce5c2830_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %load/vec4 v0x55b1ce5c2830_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x55b1ce5c2750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5c20c0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x55b1ce5c2bb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2dd0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2dd0_0;
    %and;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2dd0_0;
    %or;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2dd0_0;
    %xor;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x55b1ce5c2dd0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x55b1ce5c29f0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x55b1ce5c2eb0_0;
    %load/vec4 v0x55b1ce5c2d10_0;
    %add;
    %store/vec4 v0x55b1ce5c2590_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55b1ce5c3fb0;
T_3 ;
    %wait E_0x55b1ce51b150;
    %load/vec4 v0x55b1ce5c4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b1ce5c4320_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55b1ce5c4590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55b1ce5c4400_0;
    %assign/vec4 v0x55b1ce5c4320_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55b1ce5c3850;
T_4 ;
    %wait E_0x55b1ce51b150;
    %load/vec4 v0x55b1ce5c3e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55b1ce5c3ad0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55b1ce5c3d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x55b1ce5c3b90_0;
    %assign/vec4 v0x55b1ce5c3ad0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55b1ce5c31d0;
T_5 ;
    %wait E_0x55b1ce51b150;
    %load/vec4 v0x55b1ce5c36a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x55b1ce5c3440_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55b1ce5c3520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55b1ce5c35c0_0;
    %assign/vec4 v0x55b1ce5c3440_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55b1ce58e140;
T_6 ;
    %wait E_0x55b1ce51b150;
    %vpi_call/w 6 115 "$display", "reset=%h", v0x55b1ce5ce930_0 {0 0 0};
    %vpi_call/w 6 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x55b1ce5ccac0_0, v0x55b1ce5cb9c0_0, v0x55b1ce5ce510_0 {0 0 0};
    %vpi_call/w 6 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x55b1ce5ce200_0, v0x55b1ce5ce3a0_0 {0 0 0};
    %vpi_call/w 6 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x55b1ce5ce130_0, v0x55b1ce5ce2d0_0 {0 0 0};
    %vpi_call/w 6 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x55b1ce5ce5d0_0, v0x55b1ce5cea60_0, v0x55b1ce5ce790_0 {0 0 0};
    %vpi_call/w 6 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x55b1ce5cde10_0, v0x55b1ce5cebd0_0, v0x55b1ce5ceb30_0, v0x55b1ce5ccf20_0, v0x55b1ce5cc790_0 {0 0 0};
    %vpi_call/w 6 121 "$display", "pc=%h", v0x55b1ce5cc0e0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x55b1ce58e140;
T_7 ;
    %wait E_0x55b1ce51dcd0;
    %load/vec4 v0x55b1ce5cbcc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55b1ce5cc1d0_0;
    %load/vec4 v0x55b1ce5cbe20_0;
    %add;
    %store/vec4 v0x55b1ce5cded0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55b1ce5ccb80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55b1ce5cc1d0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x55b1ce5ccac0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x55b1ce5cded0_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x55b1ce5ccc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55b1ce5ce130_0;
    %store/vec4 v0x55b1ce5cded0_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x55b1ce5cc1d0_0;
    %store/vec4 v0x55b1ce5cded0_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55b1ce58e140;
T_8 ;
    %wait E_0x55b1ce51b150;
    %load/vec4 v0x55b1ce5ce930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5cc040_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55b1ce5cc0e0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55b1ce5cc040_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55b1ce58d940;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5cef70_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x55b1ce5cef70_0;
    %inv;
    %store/vec4 v0x55b1ce5cef70_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x55b1ce58d940;
T_10 ;
    %fork t_1, S_0x55b1ce58dd10;
    %jmp t_0;
    .scope S_0x55b1ce58dd10;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5cf7f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55b1ce5cf010_0, 0, 1;
    %wait E_0x55b1ce51b150;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55b1ce5cf7f0_0, 0, 1;
    %wait E_0x55b1ce51b150;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b1ce5cf290_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x55b1ce5c0fc0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b1ce5c1260_0, 0, 5;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %store/vec4 v0x55b1ce5c1340_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b1ce5c0db0_0, 0, 16;
    %load/vec4 v0x55b1ce5c0fc0_0;
    %load/vec4 v0x55b1ce5c1260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c1340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c0db0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b1ce5c0e90_0, 0, 32;
    %load/vec4 v0x55b1ce5c0e90_0;
    %store/vec4 v0x55b1ce5cf660_0, 0, 32;
    %load/vec4 v0x55b1ce5cf290_0;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b1ce5cf290_0, 0, 32;
    %wait E_0x55b1ce51b150;
    %delay 2, 0;
    %load/vec4 v0x55b1ce5cf360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 5 79 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x55b1ce5cf1a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 5 80 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x55b1ce5c0fc0_0, 0, 6;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x55b1ce5c0c10_0, 0, 6;
    %pushi/vec4 33, 0, 7;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %pad/u 7;
    %sub;
    %pad/u 5;
    %store/vec4 v0x55b1ce5c1420_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55b1ce5c1260_0, 0, 5;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %store/vec4 v0x55b1ce5c1340_0, 0, 5;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b1ce5c1180_0, 0, 5;
    %load/vec4 v0x55b1ce5c0fc0_0;
    %load/vec4 v0x55b1ce5c1260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c1340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c1180_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c1420_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c0c10_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b1ce5c10a0_0, 0, 32;
    %load/vec4 v0x55b1ce5c10a0_0;
    %store/vec4 v0x55b1ce5cf660_0, 0, 32;
    %wait E_0x55b1ce51b150;
    %delay 2, 0;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55b1ce5c1500_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x55b1ce5c0fc0_0, 0, 6;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %addi 15, 0, 5;
    %store/vec4 v0x55b1ce5c1260_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55b1ce5c1340_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x55b1ce5c0db0_0, 0, 16;
    %load/vec4 v0x55b1ce5c0fc0_0;
    %load/vec4 v0x55b1ce5c1260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c1340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55b1ce5c0db0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55b1ce5c0e90_0, 0, 32;
    %load/vec4 v0x55b1ce5c0e90_0;
    %store/vec4 v0x55b1ce5cf660_0, 0, 32;
    %wait E_0x55b1ce51b150;
    %delay 2, 0;
    %load/vec4 v0x55b1ce5c1500_0;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x55b1ce5c1500_0, 0, 32;
    %load/vec4 v0x55b1ce5c1500_0;
    %pushi/vec4 33, 0, 32;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x55b1ce5c0b10_0, 0, 32;
    %load/vec4 v0x55b1ce5cf700_0;
    %load/vec4 v0x55b1ce5c0b10_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 5 120 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x55b1ce5c0b10_0, v0x55b1ce5cf700_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x55b1ce5c0cf0_0;
    %addi 1, 0, 5;
    %store/vec4 v0x55b1ce5c0cf0_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x55b1ce58d940;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
    "test/tb/srl_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
