// Seed: 720246387
module module_0 ();
  assign id_1 = id_1;
  wire id_4;
  tri0 id_5 = 1 == {1 ^ 1, 1, id_2, id_1 & id_3 - 1, id_2, id_4, id_4} < id_3;
  wire id_6 = id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    output supply0 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    input tri1 id_10,
    output supply0 id_11,
    output tri0 id_12,
    input wire id_13,
    inout wire id_14,
    input wire id_15,
    output wire id_16,
    output tri0 id_17
    , id_28,
    input supply1 id_18,
    output wire id_19,
    input uwire id_20,
    input uwire id_21,
    input tri id_22,
    output tri id_23,
    output tri0 id_24,
    output tri1 id_25,
    input tri0 id_26
);
  assign id_0 = id_21;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
