

================================================================
== Vivado HLS Report for 'linear_ap_fixed_ap_fixed_64_16_5_3_0_linear_config3_s'
================================================================
* Date:           Tue Oct 25 22:21:44 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     0.000|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       0|      0|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                     |    C Type    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> | return value |
|ap_return_0    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> | return value |
|ap_return_1    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> | return value |
|ap_return_2    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> | return value |
|ap_return_3    | out |   64| ap_ctrl_hs | linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> | return value |
|data_0_V_read  |  in |   23|   ap_none  |                     data_0_V_read                     |    scalar    |
|data_1_V_read  |  in |   23|   ap_none  |                     data_1_V_read                     |    scalar    |
|data_2_V_read  |  in |   23|   ap_none  |                     data_2_V_read                     |    scalar    |
|data_3_V_read  |  in |   23|   ap_none  |                     data_3_V_read                     |    scalar    |
+---------------+-----+-----+------------+-------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_3_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_3_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 2 'read' 'data_3_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_2_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_2_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 3 'read' 'data_2_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_1_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_1_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 4 'read' 'data_1_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_0_V_read_9 = call i23 @_ssdm_op_Read.ap_auto.i23(i23 %data_0_V_read)" [firmware/nnet_utils/nnet_activation.h:49]   --->   Operation 5 'read' 'data_0_V_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str42)" [firmware/nnet_utils/nnet_activation.h:51]   --->   Operation 6 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str15) nounwind" [firmware/nnet_utils/nnet_activation.h:52]   --->   Operation 7 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str42, i32 %tmp)" [firmware/nnet_utils/nnet_activation.h:53]   --->   Operation 8 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%res_0_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_0_V_read_9, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 9 'bitconcatenate' 'res_0_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i52 %res_0_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 10 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%res_1_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_1_V_read_9, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 11 'bitconcatenate' 'res_1_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln728_19 = sext i52 %res_1_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 12 'sext' 'sext_ln728_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%res_2_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_2_V_read_9, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 13 'bitconcatenate' 'res_2_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln728_20 = sext i52 %res_2_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 14 'sext' 'sext_ln728_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%res_3_V_write_assign = call i52 @_ssdm_op_BitConcatenate.i52.i23.i29(i23 %data_3_V_read_9, i29 0)" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 15 'bitconcatenate' 'res_3_V_write_assign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln728_21 = sext i52 %res_3_V_write_assign to i64" [firmware/nnet_utils/nnet_activation.h:59]   --->   Operation 16 'sext' 'sext_ln728_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i64, i64, i64, i64 } undef, i64 %sext_ln728, 0" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 17 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i64, i64, i64, i64 } %mrv, i64 %sext_ln728_19, 1" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 18 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i64, i64, i64, i64 } %mrv_1, i64 %sext_ln728_20, 2" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 19 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i64, i64, i64, i64 } %mrv_2, i64 %sext_ln728_21, 3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 20 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "ret { i64, i64, i64, i64 } %mrv_3" [firmware/nnet_utils/nnet_activation.h:61]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_3_V_read_9      (read           ) [ 00]
data_2_V_read_9      (read           ) [ 00]
data_1_V_read_9      (read           ) [ 00]
data_0_V_read_9      (read           ) [ 00]
tmp                  (specregionbegin) [ 00]
specpipeline_ln52    (specpipeline   ) [ 00]
empty                (specregionend  ) [ 00]
res_0_V_write_assign (bitconcatenate ) [ 00]
sext_ln728           (sext           ) [ 00]
res_1_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_19        (sext           ) [ 00]
res_2_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_20        (sext           ) [ 00]
res_3_V_write_assign (bitconcatenate ) [ 00]
sext_ln728_21        (sext           ) [ 00]
mrv                  (insertvalue    ) [ 00]
mrv_1                (insertvalue    ) [ 00]
mrv_2                (insertvalue    ) [ 00]
mrv_3                (insertvalue    ) [ 00]
ret_ln61             (ret            ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i23"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str42"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i52.i23.i29"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="data_3_V_read_9_read_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="23" slack="0"/>
<pin id="34" dir="0" index="1" bw="23" slack="0"/>
<pin id="35" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_9/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="data_2_V_read_9_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="23" slack="0"/>
<pin id="40" dir="0" index="1" bw="23" slack="0"/>
<pin id="41" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_9/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="data_1_V_read_9_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="23" slack="0"/>
<pin id="46" dir="0" index="1" bw="23" slack="0"/>
<pin id="47" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_9/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="data_0_V_read_9_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="23" slack="0"/>
<pin id="52" dir="0" index="1" bw="23" slack="0"/>
<pin id="53" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_9/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="res_0_V_write_assign_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="52" slack="0"/>
<pin id="58" dir="0" index="1" bw="23" slack="0"/>
<pin id="59" dir="0" index="2" bw="1" slack="0"/>
<pin id="60" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_0_V_write_assign/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln728_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="52" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="res_1_V_write_assign_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="52" slack="0"/>
<pin id="70" dir="0" index="1" bw="23" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_1_V_write_assign/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="sext_ln728_19_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="52" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_19/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="res_2_V_write_assign_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="52" slack="0"/>
<pin id="82" dir="0" index="1" bw="23" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_2_V_write_assign/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="sext_ln728_20_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="52" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_20/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="res_3_V_write_assign_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="52" slack="0"/>
<pin id="94" dir="0" index="1" bw="23" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="res_3_V_write_assign/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln728_21_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="52" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_21/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mrv_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="256" slack="0"/>
<pin id="106" dir="0" index="1" bw="52" slack="0"/>
<pin id="107" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="mrv_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="256" slack="0"/>
<pin id="112" dir="0" index="1" bw="52" slack="0"/>
<pin id="113" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mrv_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="256" slack="0"/>
<pin id="118" dir="0" index="1" bw="52" slack="0"/>
<pin id="119" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="mrv_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="256" slack="0"/>
<pin id="124" dir="0" index="1" bw="52" slack="0"/>
<pin id="125" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="36"><net_src comp="8" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="8" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="26" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="50" pin="2"/><net_sink comp="56" pin=1"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="56" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="44" pin="2"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="28" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="38" pin="2"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="91"><net_src comp="80" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="32" pin="2"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="92" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="30" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="64" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="104" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="76" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="110" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="88" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="100" pin="1"/><net_sink comp="122" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> : data_0_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> : data_1_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> : data_2_V_read | {1 }
	Port: linear<ap_fixed,ap_fixed<64,16,5,3,0>,linear_config3> : data_3_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		sext_ln728 : 1
		sext_ln728_19 : 1
		sext_ln728_20 : 1
		sext_ln728_21 : 1
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		ret_ln61 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          | data_3_V_read_9_read_fu_32 |
|   read   | data_2_V_read_9_read_fu_38 |
|          | data_1_V_read_9_read_fu_44 |
|          | data_0_V_read_9_read_fu_50 |
|----------|----------------------------|
|          | res_0_V_write_assign_fu_56 |
|bitconcatenate| res_1_V_write_assign_fu_68 |
|          | res_2_V_write_assign_fu_80 |
|          | res_3_V_write_assign_fu_92 |
|----------|----------------------------|
|          |      sext_ln728_fu_64      |
|   sext   |     sext_ln728_19_fu_76    |
|          |     sext_ln728_20_fu_88    |
|          |    sext_ln728_21_fu_100    |
|----------|----------------------------|
|          |         mrv_fu_104         |
|insertvalue|        mrv_1_fu_110        |
|          |        mrv_2_fu_116        |
|          |        mrv_3_fu_122        |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
