Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/xilinx/6/four_bit_adder_sub/test_isim_beh.exe -prj C:/Xilinx/xilinx/6/four_bit_adder_sub/test_beh.prj work.test work.glbl 
ISim P.28xd (signature 0x1048c146)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/xilinx/6/four_bit_adder_sub/half_adder.v" into library work
Analyzing Verilog file "C:/Xilinx/xilinx/6/four_bit_adder_sub/full_adder.v" into library work
Analyzing Verilog file "C:/Xilinx/xilinx/6/four_bit_adder_sub/fout_bit_adder_sub.v" into library work
Analyzing Verilog file "C:/Xilinx/xilinx/6/four_bit_adder_sub/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 78128 KB
Fuse CPU Usage: 671 ms
Compiling module half_adder
Compiling module full_adder
Compiling module fout_bit_adder_sub
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Xilinx/xilinx/6/four_bit_adder_sub/test_isim_beh.exe
Fuse Memory Usage: 81588 KB
Fuse CPU Usage: 749 ms
