VERILOG_SOURCES += $(SPINALROOT)/AhbLite3OnChipRamTester.v
TOPLEVEL=AhbLite3OnChipRamTester
MODULE=AhbLite3OnChipRamTester

include ../common/Makefile.sim