|Squares
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => CLOCK_50.IN1
HEX0[0] << squares:mysquares.port2
HEX0[1] << squares:mysquares.port2
HEX0[2] << squares:mysquares.port2
HEX0[3] << squares:mysquares.port2
HEX0[4] << squares:mysquares.port2
HEX0[5] << squares:mysquares.port2
HEX0[6] << squares:mysquares.port2
HEX1[0] << squares:mysquares.port2
HEX1[1] << squares:mysquares.port2
HEX1[2] << squares:mysquares.port2
HEX1[3] << squares:mysquares.port2
HEX1[4] << squares:mysquares.port2
HEX1[5] << squares:mysquares.port2
HEX1[6] << squares:mysquares.port2
HEX2[0] << squares:mysquares.port2
HEX2[1] << squares:mysquares.port2
HEX2[2] << squares:mysquares.port2
HEX2[3] << squares:mysquares.port2
HEX2[4] << squares:mysquares.port2
HEX2[5] << squares:mysquares.port2
HEX2[6] << squares:mysquares.port2
HEX3[0] << squares:mysquares.port2
HEX3[1] << squares:mysquares.port2
HEX3[2] << squares:mysquares.port2
HEX3[3] << squares:mysquares.port2
HEX3[4] << squares:mysquares.port2
HEX3[5] << squares:mysquares.port2
HEX3[6] << squares:mysquares.port2
HEX4[0] << squares:mysquares.port2
HEX4[1] << squares:mysquares.port2
HEX4[2] << squares:mysquares.port2
HEX4[3] << squares:mysquares.port2
HEX4[4] << squares:mysquares.port2
HEX4[5] << squares:mysquares.port2
HEX4[6] << squares:mysquares.port2
HEX5[0] << squares:mysquares.port2
HEX5[1] << squares:mysquares.port2
HEX5[2] << squares:mysquares.port2
HEX5[3] << squares:mysquares.port2
HEX5[4] << squares:mysquares.port2
HEX5[5] << squares:mysquares.port2
HEX5[6] << squares:mysquares.port2
KEY[0] => ~NO_FANOUT~
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
LEDR[0] << squares:mysquares.port1
LEDR[1] << squares:mysquares.port1
LEDR[2] << squares:mysquares.port1
LEDR[3] << squares:mysquares.port1
LEDR[4] << squares:mysquares.port1
LEDR[5] << squares:mysquares.port1
LEDR[6] << squares:mysquares.port1
LEDR[7] << squares:mysquares.port1
LEDR[8] << squares:mysquares.port1
LEDR[9] << squares:mysquares.port1
PS2_CLK <> squares:mysquares.port4
PS2_CLK2 <> <UNC>
PS2_DAT <> squares:mysquares.port5
PS2_DAT2 <> <UNC>
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
VGA_BLANK_N << squares:mysquares.port10
VGA_B[0] << squares:mysquares.port14
VGA_B[1] << squares:mysquares.port14
VGA_B[2] << squares:mysquares.port14
VGA_B[3] << squares:mysquares.port14
VGA_B[4] << squares:mysquares.port14
VGA_B[5] << squares:mysquares.port14
VGA_B[6] << squares:mysquares.port14
VGA_B[7] << squares:mysquares.port14
VGA_CLK << squares:mysquares.port7
VGA_G[0] << squares:mysquares.port13
VGA_G[1] << squares:mysquares.port13
VGA_G[2] << squares:mysquares.port13
VGA_G[3] << squares:mysquares.port13
VGA_G[4] << squares:mysquares.port13
VGA_G[5] << squares:mysquares.port13
VGA_G[6] << squares:mysquares.port13
VGA_G[7] << squares:mysquares.port13
VGA_HS << squares:mysquares.port8
VGA_R[0] << squares:mysquares.port12
VGA_R[1] << squares:mysquares.port12
VGA_R[2] << squares:mysquares.port12
VGA_R[3] << squares:mysquares.port12
VGA_R[4] << squares:mysquares.port12
VGA_R[5] << squares:mysquares.port12
VGA_R[6] << squares:mysquares.port12
VGA_R[7] << squares:mysquares.port12
VGA_SYNC_N << squares:mysquares.port11
VGA_VS << squares:mysquares.port9


|Squares|squares:mysquares
clk_clk => clk_clk.IN6
lights_leds[0] <= coordinator:coordinator_0.leds
lights_leds[1] <= coordinator:coordinator_0.leds
lights_leds[2] <= coordinator:coordinator_0.leds
lights_leds[3] <= coordinator:coordinator_0.leds
lights_leds[4] <= coordinator:coordinator_0.leds
lights_leds[5] <= coordinator:coordinator_0.leds
lights_leds[6] <= coordinator:coordinator_0.leds
lights_leds[7] <= coordinator:coordinator_0.leds
lights_leds[8] <= coordinator:coordinator_0.leds
lights_leds[9] <= coordinator:coordinator_0.leds
lights_hex[0] <= coordinator:coordinator_0.hex
lights_hex[1] <= coordinator:coordinator_0.hex
lights_hex[2] <= coordinator:coordinator_0.hex
lights_hex[3] <= coordinator:coordinator_0.hex
lights_hex[4] <= coordinator:coordinator_0.hex
lights_hex[5] <= coordinator:coordinator_0.hex
lights_hex[6] <= coordinator:coordinator_0.hex
lights_hex[7] <= coordinator:coordinator_0.hex
lights_hex[8] <= coordinator:coordinator_0.hex
lights_hex[9] <= coordinator:coordinator_0.hex
lights_hex[10] <= coordinator:coordinator_0.hex
lights_hex[11] <= coordinator:coordinator_0.hex
lights_hex[12] <= coordinator:coordinator_0.hex
lights_hex[13] <= coordinator:coordinator_0.hex
lights_hex[14] <= coordinator:coordinator_0.hex
lights_hex[15] <= coordinator:coordinator_0.hex
lights_hex[16] <= coordinator:coordinator_0.hex
lights_hex[17] <= coordinator:coordinator_0.hex
lights_hex[18] <= coordinator:coordinator_0.hex
lights_hex[19] <= coordinator:coordinator_0.hex
lights_hex[20] <= coordinator:coordinator_0.hex
lights_hex[21] <= coordinator:coordinator_0.hex
lights_hex[22] <= coordinator:coordinator_0.hex
lights_hex[23] <= coordinator:coordinator_0.hex
lights_hex[24] <= coordinator:coordinator_0.hex
lights_hex[25] <= coordinator:coordinator_0.hex
lights_hex[26] <= coordinator:coordinator_0.hex
lights_hex[27] <= coordinator:coordinator_0.hex
lights_hex[28] <= coordinator:coordinator_0.hex
lights_hex[29] <= coordinator:coordinator_0.hex
lights_hex[30] <= coordinator:coordinator_0.hex
lights_hex[31] <= coordinator:coordinator_0.hex
lights_hex[32] <= coordinator:coordinator_0.hex
lights_hex[33] <= coordinator:coordinator_0.hex
lights_hex[34] <= coordinator:coordinator_0.hex
lights_hex[35] <= coordinator:coordinator_0.hex
lights_hex[36] <= coordinator:coordinator_0.hex
lights_hex[37] <= coordinator:coordinator_0.hex
lights_hex[38] <= coordinator:coordinator_0.hex
lights_hex[39] <= coordinator:coordinator_0.hex
lights_hex[40] <= coordinator:coordinator_0.hex
lights_hex[41] <= coordinator:coordinator_0.hex
pll_0_locked_export <= squares_pll_0:pll_0.locked
ps2_ps2_clk => ps2_ps2_clk.IN1
ps2_ps2_data => ps2_ps2_data.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
reset_reset_n => _.IN1
vga_CLK <= squares_video_vga_controller_0:video_vga_controller_0.VGA_CLK
vga_HS <= squares_video_vga_controller_0:video_vga_controller_0.VGA_HS
vga_VS <= squares_video_vga_controller_0:video_vga_controller_0.VGA_VS
vga_BLANK <= squares_video_vga_controller_0:video_vga_controller_0.VGA_BLANK
vga_SYNC <= squares_video_vga_controller_0:video_vga_controller_0.VGA_SYNC
vga_R[0] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[1] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[2] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[3] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[4] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[5] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[6] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_R[7] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_R
vga_G[0] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[1] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[2] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[3] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[4] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[5] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[6] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_G[7] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_G
vga_B[0] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[1] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[2] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[3] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[4] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[5] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[6] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B
vga_B[7] <= squares_video_vga_controller_0:video_vga_controller_0.VGA_B


|Squares|squares:mysquares|coordinator:coordinator_0
avalon_streaming_source_data[0] <= avalon_streaming_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[1] <= avalon_streaming_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[2] <= avalon_streaming_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[3] <= avalon_streaming_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[4] <= avalon_streaming_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[5] <= avalon_streaming_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[6] <= avalon_streaming_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[7] <= avalon_streaming_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[8] <= avalon_streaming_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[9] <= avalon_streaming_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[10] <= avalon_streaming_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[11] <= avalon_streaming_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[12] <= avalon_streaming_source_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[13] <= avalon_streaming_source_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[14] <= avalon_streaming_source_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[15] <= avalon_streaming_source_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[16] <= avalon_streaming_source_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[17] <= avalon_streaming_source_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[18] <= avalon_streaming_source_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[19] <= avalon_streaming_source_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[20] <= avalon_streaming_source_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[21] <= avalon_streaming_source_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[22] <= avalon_streaming_source_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[23] <= avalon_streaming_source_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[24] <= avalon_streaming_source_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[25] <= avalon_streaming_source_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[26] <= avalon_streaming_source_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[27] <= avalon_streaming_source_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[28] <= avalon_streaming_source_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_data[29] <= avalon_streaming_source_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_valid <= <VCC>
avalon_streaming_source_ready => avalon_streaming_source_startofpacket.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_data.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => counter.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_width.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => cur_height.OUTPUTSELECT
avalon_streaming_source_ready => avalon_streaming_source_endofpacket.OUTPUTSELECT
avalon_streaming_source_ready => next1.OUTPUTSELECT
avalon_streaming_source_startofpacket <= avalon_streaming_source_startofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_streaming_source_endofpacket <= avalon_streaming_source_endofpacket~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_clk => clock_clk.IN2
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => counter.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_width.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => cur_height.OUTPUTSELECT
reset_reset => next1.OUTPUTSELECT
reset_reset => avalon_streaming_source_data[5]~reg0.ENA
reset_reset => avalon_streaming_source_data[4]~reg0.ENA
reset_reset => avalon_streaming_source_data[3]~reg0.ENA
reset_reset => avalon_streaming_source_data[2]~reg0.ENA
reset_reset => avalon_streaming_source_data[1]~reg0.ENA
reset_reset => avalon_streaming_source_data[0]~reg0.ENA
reset_reset => avalon_streaming_source_endofpacket~reg0.ENA
reset_reset => avalon_streaming_source_data[6]~reg0.ENA
reset_reset => avalon_streaming_source_data[7]~reg0.ENA
reset_reset => avalon_streaming_source_data[8]~reg0.ENA
reset_reset => avalon_streaming_source_data[9]~reg0.ENA
reset_reset => avalon_streaming_source_data[10]~reg0.ENA
reset_reset => avalon_streaming_source_data[11]~reg0.ENA
reset_reset => avalon_streaming_source_data[12]~reg0.ENA
reset_reset => avalon_streaming_source_data[13]~reg0.ENA
reset_reset => avalon_streaming_source_data[14]~reg0.ENA
reset_reset => avalon_streaming_source_data[15]~reg0.ENA
reset_reset => avalon_streaming_source_data[16]~reg0.ENA
reset_reset => avalon_streaming_source_data[17]~reg0.ENA
reset_reset => avalon_streaming_source_data[18]~reg0.ENA
reset_reset => avalon_streaming_source_data[19]~reg0.ENA
reset_reset => avalon_streaming_source_data[20]~reg0.ENA
reset_reset => avalon_streaming_source_data[21]~reg0.ENA
reset_reset => avalon_streaming_source_data[22]~reg0.ENA
reset_reset => avalon_streaming_source_data[23]~reg0.ENA
reset_reset => avalon_streaming_source_data[24]~reg0.ENA
reset_reset => avalon_streaming_source_data[25]~reg0.ENA
reset_reset => avalon_streaming_source_data[26]~reg0.ENA
reset_reset => avalon_streaming_source_data[27]~reg0.ENA
reset_reset => avalon_streaming_source_data[28]~reg0.ENA
reset_reset => avalon_streaming_source_data[29]~reg0.ENA
reset_reset => avalon_streaming_source_startofpacket~reg0.ENA
conduit_end_clk => conduit_end_clk.IN1
conduit_end_data => conduit_end_data.IN1
clock_50_clk => clock_50_clk.IN1
leds[0] <= <GND>
leds[1] <= <GND>
leds[2] <= <GND>
leds[3] <= <GND>
leds[4] <= <GND>
leds[5] <= <GND>
leds[6] <= <GND>
leds[7] <= <GND>
leds[8] <= <GND>
leds[9] <= <GND>
hex[0] <= hextoseg:h0.port0
hex[1] <= hextoseg:h0.port0
hex[2] <= hextoseg:h0.port0
hex[3] <= hextoseg:h0.port0
hex[4] <= hextoseg:h0.port0
hex[5] <= hextoseg:h0.port0
hex[6] <= hextoseg:h0.port0
hex[7] <= hextoseg:h1.port0
hex[8] <= hextoseg:h1.port0
hex[9] <= hextoseg:h1.port0
hex[10] <= hextoseg:h1.port0
hex[11] <= hextoseg:h1.port0
hex[12] <= hextoseg:h1.port0
hex[13] <= hextoseg:h1.port0
hex[14] <= hextoseg:h2.port0
hex[15] <= hextoseg:h2.port0
hex[16] <= hextoseg:h2.port0
hex[17] <= hextoseg:h2.port0
hex[18] <= hextoseg:h2.port0
hex[19] <= hextoseg:h2.port0
hex[20] <= hextoseg:h2.port0
hex[21] <= hextoseg:h3.port0
hex[22] <= hextoseg:h3.port0
hex[23] <= hextoseg:h3.port0
hex[24] <= hextoseg:h3.port0
hex[25] <= hextoseg:h3.port0
hex[26] <= hextoseg:h3.port0
hex[27] <= hextoseg:h3.port0
hex[28] <= hextoseg:h4.port0
hex[29] <= hextoseg:h4.port0
hex[30] <= hextoseg:h4.port0
hex[31] <= hextoseg:h4.port0
hex[32] <= hextoseg:h4.port0
hex[33] <= hextoseg:h4.port0
hex[34] <= hextoseg:h4.port0
hex[35] <= hextoseg:h5.port0
hex[36] <= hextoseg:h5.port0
hex[37] <= hextoseg:h5.port0
hex[38] <= hextoseg:h5.port0
hex[39] <= hextoseg:h5.port0
hex[40] <= hextoseg:h5.port0
hex[41] <= hextoseg:h5.port0
clock_25_clk => clock_25_clk.IN1
avalon_master_address[0] <= <GND>
avalon_master_address[1] <= avalon_master_address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[2] <= avalon_master_address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[3] <= avalon_master_address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[4] <= avalon_master_address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[5] <= avalon_master_address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[6] <= avalon_master_address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[7] <= avalon_master_address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[8] <= avalon_master_address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_address[9] <= avalon_master_address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_read <= avalon_master_read~reg0.DB_MAX_OUTPUT_PORT_TYPE
avalon_master_readdata[0] => memory.DATAB
avalon_master_readdata[1] => memory.DATAB
avalon_master_readdata[2] => memory.DATAB
avalon_master_readdata[3] => memory.DATAB
avalon_master_readdata[4] => memory.DATAB
avalon_master_readdata[5] => memory.DATAB
avalon_master_readdata[6] => memory.DATAB
avalon_master_readdata[7] => memory.DATAB
avalon_master_readdata[8] => memory.DATAB
avalon_master_readdata[9] => memory.DATAB
avalon_master_readdata[10] => memory.DATAB
avalon_master_readdata[11] => memory.DATAB
avalon_master_readdata[12] => memory.DATAB
avalon_master_readdata[13] => memory.DATAB
avalon_master_readdata[14] => memory.DATAB
avalon_master_readdata[15] => memory.DATAB
avalon_master_write <= <GND>
avalon_master_writedata[0] <= <GND>
avalon_master_writedata[1] <= <GND>
avalon_master_writedata[2] <= <GND>
avalon_master_writedata[3] <= <GND>
avalon_master_writedata[4] <= <GND>
avalon_master_writedata[5] <= <GND>
avalon_master_writedata[6] <= <GND>
avalon_master_writedata[7] <= <GND>
avalon_master_writedata[8] <= <GND>
avalon_master_writedata[9] <= <GND>
avalon_master_writedata[10] <= <GND>
avalon_master_writedata[11] <= <GND>
avalon_master_writedata[12] <= <GND>
avalon_master_writedata[13] <= <GND>
avalon_master_writedata[14] <= <GND>
avalon_master_writedata[15] <= <GND>
avalon_master_waitrequest => always0.IN1


|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1
outcolor[0] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[1] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[2] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[3] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[4] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[5] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[6] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[7] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[8] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[9] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[10] <= <VCC>
outcolor[11] <= <VCC>
outcolor[12] <= <VCC>
outcolor[13] <= <VCC>
outcolor[14] <= <VCC>
outcolor[15] <= <VCC>
outcolor[16] <= <VCC>
outcolor[17] <= <VCC>
outcolor[18] <= <VCC>
outcolor[19] <= <VCC>
outcolor[20] <= <VCC>
outcolor[21] <= <VCC>
outcolor[22] <= <VCC>
outcolor[23] <= <VCC>
outcolor[24] <= <VCC>
outcolor[25] <= <VCC>
outcolor[26] <= <VCC>
outcolor[27] <= <VCC>
outcolor[28] <= <VCC>
outcolor[29] <= <VCC>
cur_width[0] => LessThan2.IN10
cur_width[0] => LessThan3.IN10
cur_width[1] => LessThan2.IN9
cur_width[1] => LessThan3.IN9
cur_width[2] => LessThan2.IN8
cur_width[2] => LessThan3.IN8
cur_width[3] => LessThan2.IN7
cur_width[3] => LessThan3.IN7
cur_width[4] => LessThan2.IN6
cur_width[4] => LessThan3.IN6
cur_width[5] => LessThan2.IN5
cur_width[5] => LessThan3.IN5
cur_width[6] => LessThan2.IN4
cur_width[6] => LessThan3.IN4
cur_width[7] => LessThan2.IN3
cur_width[7] => LessThan3.IN3
cur_width[8] => LessThan2.IN2
cur_width[8] => LessThan3.IN2
cur_width[9] => LessThan2.IN1
cur_width[9] => LessThan3.IN1
cur_height[0] => LessThan0.IN10
cur_height[0] => LessThan1.IN10
cur_height[1] => LessThan0.IN9
cur_height[1] => LessThan1.IN9
cur_height[2] => LessThan0.IN8
cur_height[2] => LessThan1.IN8
cur_height[3] => LessThan0.IN7
cur_height[3] => LessThan1.IN7
cur_height[4] => LessThan0.IN6
cur_height[4] => LessThan1.IN6
cur_height[5] => LessThan0.IN5
cur_height[5] => LessThan1.IN5
cur_height[6] => LessThan0.IN4
cur_height[6] => LessThan1.IN4
cur_height[7] => LessThan0.IN3
cur_height[7] => LessThan1.IN3
cur_height[8] => LessThan0.IN2
cur_height[8] => LessThan1.IN2
cur_height[9] => LessThan0.IN1
cur_height[9] => LessThan1.IN1
clk => clk.IN1
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT


|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square
nl[0] <= bouncing_line:l1.port0
nl[1] <= bouncing_line:l1.port0
nl[2] <= bouncing_line:l1.port0
nl[3] <= bouncing_line:l1.port0
nl[4] <= bouncing_line:l1.port0
nl[5] <= bouncing_line:l1.port0
nl[6] <= bouncing_line:l1.port0
nl[7] <= bouncing_line:l1.port0
nl[8] <= bouncing_line:l1.port0
nl[9] <= bouncing_line:l1.port0
nr[0] <= bouncing_line:l1.port1
nr[1] <= bouncing_line:l1.port1
nr[2] <= bouncing_line:l1.port1
nr[3] <= bouncing_line:l1.port1
nr[4] <= bouncing_line:l1.port1
nr[5] <= bouncing_line:l1.port1
nr[6] <= bouncing_line:l1.port1
nr[7] <= bouncing_line:l1.port1
nr[8] <= bouncing_line:l1.port1
nr[9] <= bouncing_line:l1.port1
nu[0] <= bouncing_line:l2.port0
nu[1] <= bouncing_line:l2.port0
nu[2] <= bouncing_line:l2.port0
nu[3] <= bouncing_line:l2.port0
nu[4] <= bouncing_line:l2.port0
nu[5] <= bouncing_line:l2.port0
nu[6] <= bouncing_line:l2.port0
nu[7] <= bouncing_line:l2.port0
nu[8] <= bouncing_line:l2.port0
nu[9] <= bouncing_line:l2.port0
nd[0] <= bouncing_line:l2.port1
nd[1] <= bouncing_line:l2.port1
nd[2] <= bouncing_line:l2.port1
nd[3] <= bouncing_line:l2.port1
nd[4] <= bouncing_line:l2.port1
nd[5] <= bouncing_line:l2.port1
nd[6] <= bouncing_line:l2.port1
nd[7] <= bouncing_line:l2.port1
nd[8] <= bouncing_line:l2.port1
nd[9] <= bouncing_line:l2.port1
l[0] => l[0].IN1
l[1] => l[1].IN1
l[2] => l[2].IN1
l[3] => l[3].IN1
l[4] => l[4].IN1
l[5] => l[5].IN1
l[6] => l[6].IN1
l[7] => l[7].IN1
l[8] => l[8].IN1
l[9] => l[9].IN1
r[0] => r[0].IN1
r[1] => r[1].IN1
r[2] => r[2].IN1
r[3] => r[3].IN1
r[4] => r[4].IN1
r[5] => r[5].IN1
r[6] => r[6].IN1
r[7] => r[7].IN1
r[8] => r[8].IN1
r[9] => r[9].IN1
u[0] => u[0].IN1
u[1] => u[1].IN1
u[2] => u[2].IN1
u[3] => u[3].IN1
u[4] => u[4].IN1
u[5] => u[5].IN1
u[6] => u[6].IN1
u[7] => u[7].IN1
u[8] => u[8].IN1
u[9] => u[9].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
clk => clk.IN2
dirs[0] => dirs[0].IN1
dirs[1] => dirs[1].IN1
dirs[2] => dirs[2].IN1
dirs[3] => dirs[3].IN1


|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l1
nu[0] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[1] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[2] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[3] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[4] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[5] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[6] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[7] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[8] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[9] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nd[0] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[1] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[2] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[3] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[4] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[5] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[6] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[7] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[8] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[9] <= nd.DB_MAX_OUTPUT_PORT_TYPE
u[0] => Add0.IN19
u[0] => Add1.IN20
u[0] => Equal1.IN31
u[1] => Add0.IN18
u[1] => Add1.IN19
u[1] => Equal1.IN30
u[2] => Add0.IN17
u[2] => Add1.IN18
u[2] => Equal1.IN29
u[3] => Add0.IN16
u[3] => Add1.IN17
u[3] => Equal1.IN28
u[4] => Add0.IN15
u[4] => Add1.IN16
u[4] => Equal1.IN27
u[5] => Add0.IN14
u[5] => Add1.IN15
u[5] => Equal1.IN26
u[6] => Add0.IN13
u[6] => Add1.IN14
u[6] => Equal1.IN25
u[7] => Add0.IN12
u[7] => Add1.IN13
u[7] => Equal1.IN24
u[8] => Add0.IN11
u[8] => Add1.IN12
u[8] => Equal1.IN23
u[9] => Add0.IN10
u[9] => Add1.IN11
u[9] => Equal1.IN22
d[0] => Add2.IN19
d[0] => Add3.IN20
d[0] => Equal0.IN31
d[1] => Add2.IN18
d[1] => Add3.IN19
d[1] => Equal0.IN30
d[2] => Add2.IN17
d[2] => Add3.IN18
d[2] => Equal0.IN29
d[3] => Add2.IN16
d[3] => Add3.IN17
d[3] => Equal0.IN28
d[4] => Add2.IN15
d[4] => Add3.IN16
d[4] => Equal0.IN27
d[5] => Add2.IN14
d[5] => Add3.IN15
d[5] => Equal0.IN26
d[6] => Add2.IN13
d[6] => Add3.IN14
d[6] => Equal0.IN25
d[7] => Add2.IN12
d[7] => Add3.IN13
d[7] => Equal0.IN1
d[8] => Add2.IN11
d[8] => Add3.IN12
d[8] => Equal0.IN24
d[9] => Add2.IN10
d[9] => Add3.IN11
d[9] => Equal0.IN0
clk => prev_moving_down.CLK
clk => moving_down.CLK
ifup => Add1.IN10
ifup => Add3.IN10
ifdown => Add0.IN20
ifdown => Add2.IN20


|Squares|squares:mysquares|coordinator:coordinator_0|auto_square:square1|bouncing_square:square|bouncing_line:l2
nu[0] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[1] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[2] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[3] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[4] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[5] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[6] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[7] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[8] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[9] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nd[0] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[1] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[2] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[3] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[4] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[5] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[6] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[7] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[8] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[9] <= nd.DB_MAX_OUTPUT_PORT_TYPE
u[0] => Add0.IN19
u[0] => Add1.IN20
u[0] => Equal1.IN31
u[1] => Add0.IN18
u[1] => Add1.IN19
u[1] => Equal1.IN30
u[2] => Add0.IN17
u[2] => Add1.IN18
u[2] => Equal1.IN29
u[3] => Add0.IN16
u[3] => Add1.IN17
u[3] => Equal1.IN28
u[4] => Add0.IN15
u[4] => Add1.IN16
u[4] => Equal1.IN27
u[5] => Add0.IN14
u[5] => Add1.IN15
u[5] => Equal1.IN26
u[6] => Add0.IN13
u[6] => Add1.IN14
u[6] => Equal1.IN25
u[7] => Add0.IN12
u[7] => Add1.IN13
u[7] => Equal1.IN24
u[8] => Add0.IN11
u[8] => Add1.IN12
u[8] => Equal1.IN23
u[9] => Add0.IN10
u[9] => Add1.IN11
u[9] => Equal1.IN22
d[0] => Add2.IN19
d[0] => Add3.IN20
d[0] => Equal0.IN31
d[1] => Add2.IN18
d[1] => Add3.IN19
d[1] => Equal0.IN30
d[2] => Add2.IN17
d[2] => Add3.IN18
d[2] => Equal0.IN29
d[3] => Add2.IN16
d[3] => Add3.IN17
d[3] => Equal0.IN28
d[4] => Add2.IN15
d[4] => Add3.IN16
d[4] => Equal0.IN27
d[5] => Add2.IN14
d[5] => Add3.IN15
d[5] => Equal0.IN3
d[6] => Add2.IN13
d[6] => Add3.IN14
d[6] => Equal0.IN2
d[7] => Add2.IN12
d[7] => Add3.IN13
d[7] => Equal0.IN1
d[8] => Add2.IN11
d[8] => Add3.IN12
d[8] => Equal0.IN0
d[9] => Add2.IN10
d[9] => Add3.IN11
d[9] => Equal0.IN26
clk => prev_moving_down.CLK
clk => moving_down.CLK
ifup => Add1.IN10
ifup => Add3.IN10
ifdown => Add0.IN20
ifdown => Add2.IN20


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks
outcolor[0] <= <VCC>
outcolor[1] <= <VCC>
outcolor[2] <= <VCC>
outcolor[3] <= <VCC>
outcolor[4] <= <VCC>
outcolor[5] <= <VCC>
outcolor[6] <= <VCC>
outcolor[7] <= <VCC>
outcolor[8] <= <VCC>
outcolor[9] <= <VCC>
outcolor[10] <= <VCC>
outcolor[11] <= <VCC>
outcolor[12] <= <VCC>
outcolor[13] <= <VCC>
outcolor[14] <= <VCC>
outcolor[15] <= <VCC>
outcolor[16] <= <VCC>
outcolor[17] <= <VCC>
outcolor[18] <= <VCC>
outcolor[19] <= <VCC>
outcolor[20] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[21] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[22] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[23] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[24] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[25] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[26] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[27] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[28] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
outcolor[29] <= outcolor.DB_MAX_OUTPUT_PORT_TYPE
cur_width[0] => LessThan2.IN10
cur_width[0] => LessThan3.IN10
cur_width[1] => LessThan2.IN9
cur_width[1] => LessThan3.IN9
cur_width[2] => LessThan2.IN8
cur_width[2] => LessThan3.IN8
cur_width[3] => LessThan2.IN7
cur_width[3] => LessThan3.IN7
cur_width[4] => LessThan2.IN6
cur_width[4] => LessThan3.IN6
cur_width[5] => LessThan2.IN5
cur_width[5] => LessThan3.IN5
cur_width[6] => LessThan2.IN4
cur_width[6] => LessThan3.IN4
cur_width[7] => LessThan2.IN3
cur_width[7] => LessThan3.IN3
cur_width[8] => LessThan2.IN2
cur_width[8] => LessThan3.IN2
cur_width[9] => LessThan2.IN1
cur_width[9] => LessThan3.IN1
cur_height[0] => LessThan0.IN10
cur_height[0] => LessThan1.IN10
cur_height[1] => LessThan0.IN9
cur_height[1] => LessThan1.IN9
cur_height[2] => LessThan0.IN8
cur_height[2] => LessThan1.IN8
cur_height[3] => LessThan0.IN7
cur_height[3] => LessThan1.IN7
cur_height[4] => LessThan0.IN6
cur_height[4] => LessThan1.IN6
cur_height[5] => LessThan0.IN5
cur_height[5] => LessThan1.IN5
cur_height[6] => LessThan0.IN4
cur_height[6] => LessThan1.IN4
cur_height[7] => LessThan0.IN3
cur_height[7] => LessThan1.IN3
cur_height[8] => LessThan0.IN2
cur_height[8] => LessThan1.IN2
cur_height[9] => LessThan0.IN1
cur_height[9] => LessThan1.IN1
clk => clk.IN1
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => left.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => right.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => down.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
next => up.OUTPUTSELECT
ps2_clk => ps2_clk.IN1
ps2_data => ps2_data.IN1
clk_50 => clk_50.IN1
clk_25 => clk_25.IN1
leds[0] <= keys[0].DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= keys[1].DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= keys[2].DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= keys[3].DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= keyboard_controller:kc.port5
leds[5] <= keyboard_controller:kc.port5
leds[6] <= keyboard_controller:kc.port5
leds[7] <= keyboard_controller:kc.port5
leds[8] <= keyboard_controller:kc.port5
leds[9] <= keyboard_controller:kc.port5
hex[0] <= keyboard_controller:kc.port6
hex[1] <= keyboard_controller:kc.port6
hex[2] <= keyboard_controller:kc.port6
hex[3] <= keyboard_controller:kc.port6
hex[4] <= keyboard_controller:kc.port6
hex[5] <= keyboard_controller:kc.port6
hex[6] <= keyboard_controller:kc.port6
hex[7] <= keyboard_controller:kc.port6
hex[8] <= keyboard_controller:kc.port6
hex[9] <= keyboard_controller:kc.port6
hex[10] <= keyboard_controller:kc.port6
hex[11] <= keyboard_controller:kc.port6
hex[12] <= keyboard_controller:kc.port6
hex[13] <= keyboard_controller:kc.port6
hex[14] <= keyboard_controller:kc.port6
hex[15] <= keyboard_controller:kc.port6
hex[16] <= keyboard_controller:kc.port6
hex[17] <= keyboard_controller:kc.port6
hex[18] <= keyboard_controller:kc.port6
hex[19] <= keyboard_controller:kc.port6
hex[20] <= keyboard_controller:kc.port6
hex[21] <= keyboard_controller:kc.port6
hex[22] <= keyboard_controller:kc.port6
hex[23] <= keyboard_controller:kc.port6
hex[24] <= keyboard_controller:kc.port6
hex[25] <= keyboard_controller:kc.port6
hex[26] <= keyboard_controller:kc.port6
hex[27] <= keyboard_controller:kc.port6
hex[28] <= keyboard_controller:kc.port6
hex[29] <= keyboard_controller:kc.port6
hex[30] <= keyboard_controller:kc.port6
hex[31] <= keyboard_controller:kc.port6
hex[32] <= keyboard_controller:kc.port6
hex[33] <= keyboard_controller:kc.port6
hex[34] <= keyboard_controller:kc.port6
hex[35] <= keyboard_controller:kc.port6
hex[36] <= keyboard_controller:kc.port6
hex[37] <= keyboard_controller:kc.port6
hex[38] <= keyboard_controller:kc.port6
hex[39] <= keyboard_controller:kc.port6
hex[40] <= keyboard_controller:kc.port6
hex[41] <= keyboard_controller:kc.port6


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc
keys[0] <= keys[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys[1] <= keys[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys[2] <= keys[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
keys[3] <= keys[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clk_50 => clk_50.IN1
clk_25 => clk_25.IN1
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
leds[0] <= leds[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[1] <= leds[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[2] <= leds[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[3] <= leds[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[4] <= leds[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
leds[5] <= leds[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] <= hextoseg:h0.port0
hex[1] <= hextoseg:h0.port0
hex[2] <= hextoseg:h0.port0
hex[3] <= hextoseg:h0.port0
hex[4] <= hextoseg:h0.port0
hex[5] <= hextoseg:h0.port0
hex[6] <= hextoseg:h0.port0
hex[7] <= hextoseg:h1.port0
hex[8] <= hextoseg:h1.port0
hex[9] <= hextoseg:h1.port0
hex[10] <= hextoseg:h1.port0
hex[11] <= hextoseg:h1.port0
hex[12] <= hextoseg:h1.port0
hex[13] <= hextoseg:h1.port0
hex[14] <= hextoseg:h2.port0
hex[15] <= hextoseg:h2.port0
hex[16] <= hextoseg:h2.port0
hex[17] <= hextoseg:h2.port0
hex[18] <= hextoseg:h2.port0
hex[19] <= hextoseg:h2.port0
hex[20] <= hextoseg:h2.port0
hex[21] <= hextoseg:h3.port0
hex[22] <= hextoseg:h3.port0
hex[23] <= hextoseg:h3.port0
hex[24] <= hextoseg:h3.port0
hex[25] <= hextoseg:h3.port0
hex[26] <= hextoseg:h3.port0
hex[27] <= hextoseg:h3.port0
hex[28] <= hextoseg:h4.port0
hex[29] <= hextoseg:h4.port0
hex[30] <= hextoseg:h4.port0
hex[31] <= hextoseg:h4.port0
hex[32] <= hextoseg:h4.port0
hex[33] <= hextoseg:h4.port0
hex[34] <= hextoseg:h4.port0
hex[35] <= hextoseg:h5.port0
hex[36] <= hextoseg:h5.port0
hex[37] <= hextoseg:h5.port0
hex[38] <= hextoseg:h5.port0
hex[39] <= hextoseg:h5.port0
hex[40] <= hextoseg:h5.port0
hex[41] <= hextoseg:h5.port0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h0
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h1
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h2
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h3
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h4
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|hextoseg:h5
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd
CLOCK_50 => makeBreak~reg0.CLK
CLOCK_50 => filter_scan[0].CLK
CLOCK_50 => filter_scan[1].CLK
CLOCK_50 => filter_scan[2].CLK
CLOCK_50 => filter_scan[3].CLK
CLOCK_50 => filter_scan[4].CLK
CLOCK_50 => filter_scan[5].CLK
CLOCK_50 => filter_scan[6].CLK
CLOCK_50 => filter_scan[7].CLK
CLOCK_50 => state.CLK
CLOCK_50 => outCode[0]~reg0.CLK
CLOCK_50 => outCode[1]~reg0.CLK
CLOCK_50 => outCode[2]~reg0.CLK
CLOCK_50 => outCode[3]~reg0.CLK
CLOCK_50 => outCode[4]~reg0.CLK
CLOCK_50 => outCode[5]~reg0.CLK
CLOCK_50 => outCode[6]~reg0.CLK
CLOCK_50 => outCode[7]~reg0.CLK
CLOCK_50 => valid~reg0.CLK
CLOCK_50 => read.CLK
CLOCK_50 => count~5.DATAIN
CLOCK_25 => CLOCK_25.IN1
valid <= valid~reg0.DB_MAX_OUTPUT_PORT_TYPE
makeBreak <= makeBreak~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[0] <= outCode[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[1] <= outCode[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[2] <= outCode[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[3] <= outCode[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[4] <= outCode[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[5] <= outCode[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[6] <= outCode[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outCode[7] <= outCode[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PS2_DAT => PS2_DAT.IN1
PS2_CLK => PS2_CLK.IN1
reset => reset.IN1


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|keyboard_controller:kc|keyboard_press_driver:kpd|keyboard_inner_driver:kbd
keyboard_clk => filter[7].DATAIN
keyboard_data => shiftin.DATAB
keyboard_data => always2.IN1
clock => keyboard_clk_filtered.CLK
clock => filter[0].CLK
clock => filter[1].CLK
clock => filter[2].CLK
clock => filter[3].CLK
clock => filter[4].CLK
clock => filter[5].CLK
clock => filter[6].CLK
clock => filter[7].CLK
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => incnt.OUTPUTSELECT
reset => read_char.OUTPUTSELECT
reset => scan_code[1]~reg0.ENA
reset => scan_code[0]~reg0.ENA
reset => scan_code[2]~reg0.ENA
reset => scan_code[3]~reg0.ENA
reset => scan_code[4]~reg0.ENA
reset => scan_code[5]~reg0.ENA
reset => scan_code[6]~reg0.ENA
reset => scan_code[7]~reg0.ENA
reset => shiftin[0].ENA
reset => shiftin[1].ENA
reset => shiftin[2].ENA
reset => shiftin[3].ENA
reset => shiftin[4].ENA
reset => shiftin[5].ENA
reset => shiftin[6].ENA
reset => shiftin[7].ENA
reset => shiftin[8].ENA
reset => ready_set.ENA
read => scan_ready~reg0.ACLR
scan_ready <= scan_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[0] <= scan_code[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[1] <= scan_code[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[2] <= scan_code[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[3] <= scan_code[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[4] <= scan_code[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[5] <= scan_code[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[6] <= scan_code[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scan_code[7] <= scan_code[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square
nl[0] <= bouncing_line:l1.port0
nl[1] <= bouncing_line:l1.port0
nl[2] <= bouncing_line:l1.port0
nl[3] <= bouncing_line:l1.port0
nl[4] <= bouncing_line:l1.port0
nl[5] <= bouncing_line:l1.port0
nl[6] <= bouncing_line:l1.port0
nl[7] <= bouncing_line:l1.port0
nl[8] <= bouncing_line:l1.port0
nl[9] <= bouncing_line:l1.port0
nr[0] <= bouncing_line:l1.port1
nr[1] <= bouncing_line:l1.port1
nr[2] <= bouncing_line:l1.port1
nr[3] <= bouncing_line:l1.port1
nr[4] <= bouncing_line:l1.port1
nr[5] <= bouncing_line:l1.port1
nr[6] <= bouncing_line:l1.port1
nr[7] <= bouncing_line:l1.port1
nr[8] <= bouncing_line:l1.port1
nr[9] <= bouncing_line:l1.port1
nu[0] <= bouncing_line:l2.port0
nu[1] <= bouncing_line:l2.port0
nu[2] <= bouncing_line:l2.port0
nu[3] <= bouncing_line:l2.port0
nu[4] <= bouncing_line:l2.port0
nu[5] <= bouncing_line:l2.port0
nu[6] <= bouncing_line:l2.port0
nu[7] <= bouncing_line:l2.port0
nu[8] <= bouncing_line:l2.port0
nu[9] <= bouncing_line:l2.port0
nd[0] <= bouncing_line:l2.port1
nd[1] <= bouncing_line:l2.port1
nd[2] <= bouncing_line:l2.port1
nd[3] <= bouncing_line:l2.port1
nd[4] <= bouncing_line:l2.port1
nd[5] <= bouncing_line:l2.port1
nd[6] <= bouncing_line:l2.port1
nd[7] <= bouncing_line:l2.port1
nd[8] <= bouncing_line:l2.port1
nd[9] <= bouncing_line:l2.port1
l[0] => l[0].IN1
l[1] => l[1].IN1
l[2] => l[2].IN1
l[3] => l[3].IN1
l[4] => l[4].IN1
l[5] => l[5].IN1
l[6] => l[6].IN1
l[7] => l[7].IN1
l[8] => l[8].IN1
l[9] => l[9].IN1
r[0] => r[0].IN1
r[1] => r[1].IN1
r[2] => r[2].IN1
r[3] => r[3].IN1
r[4] => r[4].IN1
r[5] => r[5].IN1
r[6] => r[6].IN1
r[7] => r[7].IN1
r[8] => r[8].IN1
r[9] => r[9].IN1
u[0] => u[0].IN1
u[1] => u[1].IN1
u[2] => u[2].IN1
u[3] => u[3].IN1
u[4] => u[4].IN1
u[5] => u[5].IN1
u[6] => u[6].IN1
u[7] => u[7].IN1
u[8] => u[8].IN1
u[9] => u[9].IN1
d[0] => d[0].IN1
d[1] => d[1].IN1
d[2] => d[2].IN1
d[3] => d[3].IN1
d[4] => d[4].IN1
d[5] => d[5].IN1
d[6] => d[6].IN1
d[7] => d[7].IN1
d[8] => d[8].IN1
d[9] => d[9].IN1
clk => clk.IN2
dirs[0] => dirs[0].IN1
dirs[1] => dirs[1].IN1
dirs[2] => dirs[2].IN1
dirs[3] => dirs[3].IN1


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l1
nu[0] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[1] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[2] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[3] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[4] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[5] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[6] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[7] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[8] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[9] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nd[0] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[1] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[2] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[3] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[4] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[5] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[6] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[7] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[8] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[9] <= nd.DB_MAX_OUTPUT_PORT_TYPE
u[0] => Add0.IN19
u[0] => Add1.IN20
u[0] => Equal1.IN31
u[1] => Add0.IN18
u[1] => Add1.IN19
u[1] => Equal1.IN30
u[2] => Add0.IN17
u[2] => Add1.IN18
u[2] => Equal1.IN29
u[3] => Add0.IN16
u[3] => Add1.IN17
u[3] => Equal1.IN28
u[4] => Add0.IN15
u[4] => Add1.IN16
u[4] => Equal1.IN27
u[5] => Add0.IN14
u[5] => Add1.IN15
u[5] => Equal1.IN26
u[6] => Add0.IN13
u[6] => Add1.IN14
u[6] => Equal1.IN25
u[7] => Add0.IN12
u[7] => Add1.IN13
u[7] => Equal1.IN24
u[8] => Add0.IN11
u[8] => Add1.IN12
u[8] => Equal1.IN23
u[9] => Add0.IN10
u[9] => Add1.IN11
u[9] => Equal1.IN22
d[0] => Add3.IN19
d[0] => Add4.IN20
d[0] => Equal0.IN31
d[1] => Add3.IN18
d[1] => Add4.IN19
d[1] => Equal0.IN30
d[2] => Add3.IN17
d[2] => Add4.IN18
d[2] => Equal0.IN29
d[3] => Add3.IN16
d[3] => Add4.IN17
d[3] => Equal0.IN28
d[4] => Add3.IN15
d[4] => Add4.IN16
d[4] => Equal0.IN27
d[5] => Add3.IN14
d[5] => Add4.IN15
d[5] => Equal0.IN26
d[6] => Add3.IN13
d[6] => Add4.IN14
d[6] => Equal0.IN25
d[7] => Add3.IN12
d[7] => Add4.IN13
d[7] => Equal0.IN1
d[8] => Add3.IN11
d[8] => Add4.IN12
d[8] => Equal0.IN24
d[9] => Add3.IN10
d[9] => Add4.IN11
d[9] => Equal0.IN0
clk => ~NO_FANOUT~
ifup => Add1.IN10
ifup => Add4.IN10
ifdown => Add0.IN20
ifdown => Add2.IN20
ifdown => Add3.IN20
ifdown => Add5.IN20


|Squares|squares:mysquares|coordinator:coordinator_0|keyboard_square:ks|bouncing_square:square|bouncing_line:l2
nu[0] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[1] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[2] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[3] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[4] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[5] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[6] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[7] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[8] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nu[9] <= nu.DB_MAX_OUTPUT_PORT_TYPE
nd[0] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[1] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[2] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[3] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[4] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[5] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[6] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[7] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[8] <= nd.DB_MAX_OUTPUT_PORT_TYPE
nd[9] <= nd.DB_MAX_OUTPUT_PORT_TYPE
u[0] => Add0.IN19
u[0] => Add1.IN20
u[0] => Equal1.IN31
u[1] => Add0.IN18
u[1] => Add1.IN19
u[1] => Equal1.IN30
u[2] => Add0.IN17
u[2] => Add1.IN18
u[2] => Equal1.IN29
u[3] => Add0.IN16
u[3] => Add1.IN17
u[3] => Equal1.IN28
u[4] => Add0.IN15
u[4] => Add1.IN16
u[4] => Equal1.IN27
u[5] => Add0.IN14
u[5] => Add1.IN15
u[5] => Equal1.IN26
u[6] => Add0.IN13
u[6] => Add1.IN14
u[6] => Equal1.IN25
u[7] => Add0.IN12
u[7] => Add1.IN13
u[7] => Equal1.IN24
u[8] => Add0.IN11
u[8] => Add1.IN12
u[8] => Equal1.IN23
u[9] => Add0.IN10
u[9] => Add1.IN11
u[9] => Equal1.IN22
d[0] => Add3.IN19
d[0] => Add4.IN20
d[0] => Equal0.IN31
d[1] => Add3.IN18
d[1] => Add4.IN19
d[1] => Equal0.IN30
d[2] => Add3.IN17
d[2] => Add4.IN18
d[2] => Equal0.IN29
d[3] => Add3.IN16
d[3] => Add4.IN17
d[3] => Equal0.IN28
d[4] => Add3.IN15
d[4] => Add4.IN16
d[4] => Equal0.IN27
d[5] => Add3.IN14
d[5] => Add4.IN15
d[5] => Equal0.IN3
d[6] => Add3.IN13
d[6] => Add4.IN14
d[6] => Equal0.IN2
d[7] => Add3.IN12
d[7] => Add4.IN13
d[7] => Equal0.IN1
d[8] => Add3.IN11
d[8] => Add4.IN12
d[8] => Equal0.IN0
d[9] => Add3.IN10
d[9] => Add4.IN11
d[9] => Equal0.IN26
clk => ~NO_FANOUT~
ifup => Add1.IN10
ifup => Add4.IN10
ifdown => Add0.IN20
ifdown => Add2.IN20
ifdown => Add3.IN20
ifdown => Add5.IN20


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h0
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h1
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h2
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h3
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h4
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|coordinator:coordinator_0|hextoseg:h5
digit[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
digit[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
digit[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
digit[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
digit[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
digit[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
digit[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
hex[0] => Decoder0.IN3
hex[1] => Decoder0.IN2
hex[2] => Decoder0.IN1
hex[3] => Decoder0.IN0


|Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
byteenable[0] => byteenable[0].IN1
byteenable[1] => byteenable[1].IN1
chipselect => wren.IN0
clk => clk.IN1
clken => clocken0.IN0
freeze => ~NO_FANOUT~
reset => ~NO_FANOUT~
reset_req => clocken0.IN1
write => wren.IN1
writedata[0] => writedata[0].IN1
writedata[1] => writedata[1].IN1
writedata[2] => writedata[2].IN1
writedata[3] => writedata[3].IN1
writedata[4] => writedata[4].IN1
writedata[5] => writedata[5].IN1
writedata[6] => writedata[6].IN1
writedata[7] => writedata[7].IN1
writedata[8] => writedata[8].IN1
writedata[9] => writedata[9].IN1
writedata[10] => writedata[10].IN1
writedata[11] => writedata[11].IN1
writedata[12] => writedata[12].IN1
writedata[13] => writedata[13].IN1
writedata[14] => writedata[14].IN1
writedata[15] => writedata[15].IN1
readdata[0] <= altsyncram:the_altsyncram.q_a
readdata[1] <= altsyncram:the_altsyncram.q_a
readdata[2] <= altsyncram:the_altsyncram.q_a
readdata[3] <= altsyncram:the_altsyncram.q_a
readdata[4] <= altsyncram:the_altsyncram.q_a
readdata[5] <= altsyncram:the_altsyncram.q_a
readdata[6] <= altsyncram:the_altsyncram.q_a
readdata[7] <= altsyncram:the_altsyncram.q_a
readdata[8] <= altsyncram:the_altsyncram.q_a
readdata[9] <= altsyncram:the_altsyncram.q_a
readdata[10] <= altsyncram:the_altsyncram.q_a
readdata[11] <= altsyncram:the_altsyncram.q_a
readdata[12] <= altsyncram:the_altsyncram.q_a
readdata[13] <= altsyncram:the_altsyncram.q_a
readdata[14] <= altsyncram:the_altsyncram.q_a
readdata[15] <= altsyncram:the_altsyncram.q_a


|Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
wren_a => altsyncram_i3t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i3t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i3t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i3t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i3t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i3t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i3t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i3t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i3t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i3t1:auto_generated.data_a[8]
data_a[9] => altsyncram_i3t1:auto_generated.data_a[9]
data_a[10] => altsyncram_i3t1:auto_generated.data_a[10]
data_a[11] => altsyncram_i3t1:auto_generated.data_a[11]
data_a[12] => altsyncram_i3t1:auto_generated.data_a[12]
data_a[13] => altsyncram_i3t1:auto_generated.data_a[13]
data_a[14] => altsyncram_i3t1:auto_generated.data_a[14]
data_a[15] => altsyncram_i3t1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_i3t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i3t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i3t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i3t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i3t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i3t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i3t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i3t1:auto_generated.address_a[7]
address_a[8] => altsyncram_i3t1:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i3t1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => altsyncram_i3t1:auto_generated.clocken0
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_i3t1:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_i3t1:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_i3t1:auto_generated.q_a[0]
q_a[1] <= altsyncram_i3t1:auto_generated.q_a[1]
q_a[2] <= altsyncram_i3t1:auto_generated.q_a[2]
q_a[3] <= altsyncram_i3t1:auto_generated.q_a[3]
q_a[4] <= altsyncram_i3t1:auto_generated.q_a[4]
q_a[5] <= altsyncram_i3t1:auto_generated.q_a[5]
q_a[6] <= altsyncram_i3t1:auto_generated.q_a[6]
q_a[7] <= altsyncram_i3t1:auto_generated.q_a[7]
q_a[8] <= altsyncram_i3t1:auto_generated.q_a[8]
q_a[9] <= altsyncram_i3t1:auto_generated.q_a[9]
q_a[10] <= altsyncram_i3t1:auto_generated.q_a[10]
q_a[11] <= altsyncram_i3t1:auto_generated.q_a[11]
q_a[12] <= altsyncram_i3t1:auto_generated.q_a[12]
q_a[13] <= altsyncram_i3t1:auto_generated.q_a[13]
q_a[14] <= altsyncram_i3t1:auto_generated.q_a[14]
q_a[15] <= altsyncram_i3t1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Squares|squares:mysquares|squares_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_i3t1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken0 => ram_block1a13.ENA0
clocken0 => ram_block1a14.ENA0
clocken0 => ram_block1a15.ENA0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.IN0
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Squares|squares:mysquares|squares_pll_0:pll_0
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Squares|squares:mysquares|squares_pll_0:pll_0|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
zdbfbclk <> <GND>


|Squares|squares:mysquares|squares_video_pll_0:video_pll_0
ref_clk_clk => ref_clk_clk.IN1
ref_reset_reset => ref_reset_reset.IN1
vga_clk_clk <= squares_video_pll_0_video_pll:video_pll.outclk_1
reset_source_reset <= altera_up_avalon_reset_from_locked_signal:reset_from_locked.reset


|Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll
refclk => refclk.IN1
rst => rst.IN1
outclk_0 <= altera_pll:altera_pll_i.outclk
outclk_1 <= altera_pll:altera_pll_i.outclk
outclk_2 <= altera_pll:altera_pll_i.outclk
locked <= altera_pll:altera_pll_i.locked


|Squares|squares:mysquares|squares_video_pll_0:video_pll_0|squares_video_pll_0_video_pll:video_pll|altera_pll:altera_pll_i
refclk => general[0].gpll.I_REFCLK
refclk => general[1].gpll.I_REFCLK
refclk => general[2].gpll.I_REFCLK
refclk1 => ~NO_FANOUT~
fbclk => ~NO_FANOUT~
rst => general[0].gpll.I_RST
rst => general[1].gpll.I_RST
rst => general[2].gpll.I_RST
phase_en => ~NO_FANOUT~
updn => ~NO_FANOUT~
num_phase_shifts[0] => ~NO_FANOUT~
num_phase_shifts[1] => ~NO_FANOUT~
num_phase_shifts[2] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
cntsel[0] => ~NO_FANOUT~
cntsel[1] => ~NO_FANOUT~
cntsel[2] => ~NO_FANOUT~
cntsel[3] => ~NO_FANOUT~
cntsel[4] => ~NO_FANOUT~
reconfig_to_pll[0] => ~NO_FANOUT~
reconfig_to_pll[1] => ~NO_FANOUT~
reconfig_to_pll[2] => ~NO_FANOUT~
reconfig_to_pll[3] => ~NO_FANOUT~
reconfig_to_pll[4] => ~NO_FANOUT~
reconfig_to_pll[5] => ~NO_FANOUT~
reconfig_to_pll[6] => ~NO_FANOUT~
reconfig_to_pll[7] => ~NO_FANOUT~
reconfig_to_pll[8] => ~NO_FANOUT~
reconfig_to_pll[9] => ~NO_FANOUT~
reconfig_to_pll[10] => ~NO_FANOUT~
reconfig_to_pll[11] => ~NO_FANOUT~
reconfig_to_pll[12] => ~NO_FANOUT~
reconfig_to_pll[13] => ~NO_FANOUT~
reconfig_to_pll[14] => ~NO_FANOUT~
reconfig_to_pll[15] => ~NO_FANOUT~
reconfig_to_pll[16] => ~NO_FANOUT~
reconfig_to_pll[17] => ~NO_FANOUT~
reconfig_to_pll[18] => ~NO_FANOUT~
reconfig_to_pll[19] => ~NO_FANOUT~
reconfig_to_pll[20] => ~NO_FANOUT~
reconfig_to_pll[21] => ~NO_FANOUT~
reconfig_to_pll[22] => ~NO_FANOUT~
reconfig_to_pll[23] => ~NO_FANOUT~
reconfig_to_pll[24] => ~NO_FANOUT~
reconfig_to_pll[25] => ~NO_FANOUT~
reconfig_to_pll[26] => ~NO_FANOUT~
reconfig_to_pll[27] => ~NO_FANOUT~
reconfig_to_pll[28] => ~NO_FANOUT~
reconfig_to_pll[29] => ~NO_FANOUT~
reconfig_to_pll[30] => ~NO_FANOUT~
reconfig_to_pll[31] => ~NO_FANOUT~
reconfig_to_pll[32] => ~NO_FANOUT~
reconfig_to_pll[33] => ~NO_FANOUT~
reconfig_to_pll[34] => ~NO_FANOUT~
reconfig_to_pll[35] => ~NO_FANOUT~
reconfig_to_pll[36] => ~NO_FANOUT~
reconfig_to_pll[37] => ~NO_FANOUT~
reconfig_to_pll[38] => ~NO_FANOUT~
reconfig_to_pll[39] => ~NO_FANOUT~
reconfig_to_pll[40] => ~NO_FANOUT~
reconfig_to_pll[41] => ~NO_FANOUT~
reconfig_to_pll[42] => ~NO_FANOUT~
reconfig_to_pll[43] => ~NO_FANOUT~
reconfig_to_pll[44] => ~NO_FANOUT~
reconfig_to_pll[45] => ~NO_FANOUT~
reconfig_to_pll[46] => ~NO_FANOUT~
reconfig_to_pll[47] => ~NO_FANOUT~
reconfig_to_pll[48] => ~NO_FANOUT~
reconfig_to_pll[49] => ~NO_FANOUT~
reconfig_to_pll[50] => ~NO_FANOUT~
reconfig_to_pll[51] => ~NO_FANOUT~
reconfig_to_pll[52] => ~NO_FANOUT~
reconfig_to_pll[53] => ~NO_FANOUT~
reconfig_to_pll[54] => ~NO_FANOUT~
reconfig_to_pll[55] => ~NO_FANOUT~
reconfig_to_pll[56] => ~NO_FANOUT~
reconfig_to_pll[57] => ~NO_FANOUT~
reconfig_to_pll[58] => ~NO_FANOUT~
reconfig_to_pll[59] => ~NO_FANOUT~
reconfig_to_pll[60] => ~NO_FANOUT~
reconfig_to_pll[61] => ~NO_FANOUT~
reconfig_to_pll[62] => ~NO_FANOUT~
reconfig_to_pll[63] => ~NO_FANOUT~
extswitch => ~NO_FANOUT~
adjpllin => ~NO_FANOUT~
cclk => ~NO_FANOUT~
outclk[0] <= general[0].gpll.O_OUTCLK
outclk[1] <= general[1].gpll.O_OUTCLK
outclk[2] <= general[2].gpll.O_OUTCLK
fboutclk <= general[0].gpll.O_FBOUTCLK
locked <= general[0].gpll.LOCKED
phase_done <= <GND>
reconfig_from_pll[0] <= <GND>
reconfig_from_pll[1] <= <GND>
reconfig_from_pll[2] <= <GND>
reconfig_from_pll[3] <= <GND>
reconfig_from_pll[4] <= <GND>
reconfig_from_pll[5] <= <GND>
reconfig_from_pll[6] <= <GND>
reconfig_from_pll[7] <= <GND>
reconfig_from_pll[8] <= <GND>
reconfig_from_pll[9] <= <GND>
reconfig_from_pll[10] <= <GND>
reconfig_from_pll[11] <= <GND>
reconfig_from_pll[12] <= <GND>
reconfig_from_pll[13] <= <GND>
reconfig_from_pll[14] <= <GND>
reconfig_from_pll[15] <= <GND>
reconfig_from_pll[16] <= <GND>
reconfig_from_pll[17] <= <GND>
reconfig_from_pll[18] <= <GND>
reconfig_from_pll[19] <= <GND>
reconfig_from_pll[20] <= <GND>
reconfig_from_pll[21] <= <GND>
reconfig_from_pll[22] <= <GND>
reconfig_from_pll[23] <= <GND>
reconfig_from_pll[24] <= <GND>
reconfig_from_pll[25] <= <GND>
reconfig_from_pll[26] <= <GND>
reconfig_from_pll[27] <= <GND>
reconfig_from_pll[28] <= <GND>
reconfig_from_pll[29] <= <GND>
reconfig_from_pll[30] <= <GND>
reconfig_from_pll[31] <= <GND>
reconfig_from_pll[32] <= <GND>
reconfig_from_pll[33] <= <GND>
reconfig_from_pll[34] <= <GND>
reconfig_from_pll[35] <= <GND>
reconfig_from_pll[36] <= <GND>
reconfig_from_pll[37] <= <GND>
reconfig_from_pll[38] <= <GND>
reconfig_from_pll[39] <= <GND>
reconfig_from_pll[40] <= <GND>
reconfig_from_pll[41] <= <GND>
reconfig_from_pll[42] <= <GND>
reconfig_from_pll[43] <= <GND>
reconfig_from_pll[44] <= <GND>
reconfig_from_pll[45] <= <GND>
reconfig_from_pll[46] <= <GND>
reconfig_from_pll[47] <= <GND>
reconfig_from_pll[48] <= <GND>
reconfig_from_pll[49] <= <GND>
reconfig_from_pll[50] <= <GND>
reconfig_from_pll[51] <= <GND>
reconfig_from_pll[52] <= <GND>
reconfig_from_pll[53] <= <GND>
reconfig_from_pll[54] <= <GND>
reconfig_from_pll[55] <= <GND>
reconfig_from_pll[56] <= <GND>
reconfig_from_pll[57] <= <GND>
reconfig_from_pll[58] <= <GND>
reconfig_from_pll[59] <= <GND>
reconfig_from_pll[60] <= <GND>
reconfig_from_pll[61] <= <GND>
reconfig_from_pll[62] <= <GND>
reconfig_from_pll[63] <= <GND>
activeclk <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
phout[0] <= <GND>
phout[1] <= <GND>
phout[2] <= <GND>
phout[3] <= <GND>
phout[4] <= <GND>
phout[5] <= <GND>
phout[6] <= <GND>
phout[7] <= <GND>
lvds_clk[0] <= <GND>
lvds_clk[1] <= <GND>
loaden[0] <= <GND>
loaden[1] <= <GND>
extclk_out[0] <= <GND>
extclk_out[1] <= <GND>
cascade_out[0] <= <GND>
cascade_out[1] <= <GND>
cascade_out[2] <= <GND>
zdbfbclk <> <GND>


|Squares|squares:mysquares|squares_video_pll_0:video_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked
locked => reset.DATAIN
reset <= locked.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0
clk => clk.IN1
reset => reset.IN1
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => ~NO_FANOUT~
data[21] => ~NO_FANOUT~
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
startofpacket => always1.IN0
startofpacket => ready.IN0
endofpacket => ~NO_FANOUT~
empty[0] => ~NO_FANOUT~
empty[1] => ~NO_FANOUT~
valid => always1.IN1
valid => ready.IN1
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE
VGA_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= VGA_SYNC~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= VGA_R[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= VGA_R[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= VGA_R[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= VGA_R[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= VGA_R[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= VGA_R[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= VGA_R[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= VGA_R[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= VGA_G[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= VGA_G[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= VGA_G[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= VGA_G[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= VGA_G[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= VGA_G[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= VGA_G[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= VGA_G[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= VGA_B[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|squares_video_vga_controller_0:video_vga_controller_0|altera_up_avalon_video_vga_timing:VGA_Timing
clk => blanking_pulse.CLK
clk => vblanking_pulse.CLK
clk => hblanking_pulse.CLK
clk => csync_pulse.CLK
clk => vsync_pulse.CLK
clk => hsync_pulse.CLK
clk => early_vsync_pulse.CLK
clk => early_hsync_pulse.CLK
clk => end_of_frame~reg0.CLK
clk => end_of_active_frame~reg0.CLK
clk => line_counter[1].CLK
clk => line_counter[2].CLK
clk => line_counter[3].CLK
clk => line_counter[4].CLK
clk => line_counter[5].CLK
clk => line_counter[6].CLK
clk => line_counter[7].CLK
clk => line_counter[8].CLK
clk => line_counter[9].CLK
clk => line_counter[10].CLK
clk => pixel_counter[1].CLK
clk => pixel_counter[2].CLK
clk => pixel_counter[3].CLK
clk => pixel_counter[4].CLK
clk => pixel_counter[5].CLK
clk => pixel_counter[6].CLK
clk => pixel_counter[7].CLK
clk => pixel_counter[8].CLK
clk => pixel_counter[9].CLK
clk => pixel_counter[10].CLK
clk => vga_data_enable~reg0.CLK
clk => vga_color_data[0]~reg0.CLK
clk => vga_color_data[1]~reg0.CLK
clk => vga_color_data[2]~reg0.CLK
clk => vga_color_data[3]~reg0.CLK
clk => vga_color_data[4]~reg0.CLK
clk => vga_color_data[5]~reg0.CLK
clk => vga_color_data[6]~reg0.CLK
clk => vga_color_data[7]~reg0.CLK
clk => vga_blue[0]~reg0.CLK
clk => vga_blue[1]~reg0.CLK
clk => vga_blue[2]~reg0.CLK
clk => vga_blue[3]~reg0.CLK
clk => vga_blue[4]~reg0.CLK
clk => vga_blue[5]~reg0.CLK
clk => vga_blue[6]~reg0.CLK
clk => vga_blue[7]~reg0.CLK
clk => vga_green[0]~reg0.CLK
clk => vga_green[1]~reg0.CLK
clk => vga_green[2]~reg0.CLK
clk => vga_green[3]~reg0.CLK
clk => vga_green[4]~reg0.CLK
clk => vga_green[5]~reg0.CLK
clk => vga_green[6]~reg0.CLK
clk => vga_green[7]~reg0.CLK
clk => vga_red[0]~reg0.CLK
clk => vga_red[1]~reg0.CLK
clk => vga_red[2]~reg0.CLK
clk => vga_red[3]~reg0.CLK
clk => vga_red[4]~reg0.CLK
clk => vga_red[5]~reg0.CLK
clk => vga_red[6]~reg0.CLK
clk => vga_red[7]~reg0.CLK
clk => vga_v_sync~reg0.CLK
clk => vga_h_sync~reg0.CLK
clk => vga_blank~reg0.CLK
clk => vga_c_sync~reg0.CLK
reset => vga_c_sync.OUTPUTSELECT
reset => vga_blank.OUTPUTSELECT
reset => vga_h_sync.OUTPUTSELECT
reset => vga_v_sync.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_red.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_green.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_blue.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => vga_color_data.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => pixel_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => line_counter.OUTPUTSELECT
reset => end_of_active_frame.OUTPUTSELECT
reset => end_of_frame.OUTPUTSELECT
reset => early_hsync_pulse.OUTPUTSELECT
reset => early_vsync_pulse.OUTPUTSELECT
reset => hsync_pulse.OUTPUTSELECT
reset => vsync_pulse.OUTPUTSELECT
reset => csync_pulse.OUTPUTSELECT
reset => hblanking_pulse.OUTPUTSELECT
reset => vblanking_pulse.OUTPUTSELECT
reset => blanking_pulse.OUTPUTSELECT
reset => vga_data_enable~reg0.ENA
red_to_vga_display[0] => vga_color_data.IN0
red_to_vga_display[0] => vga_red.DATAA
red_to_vga_display[1] => vga_color_data.IN0
red_to_vga_display[1] => vga_red.DATAA
red_to_vga_display[2] => vga_color_data.IN0
red_to_vga_display[2] => vga_red.DATAA
red_to_vga_display[3] => vga_color_data.IN0
red_to_vga_display[3] => vga_red.DATAA
red_to_vga_display[4] => vga_color_data.IN0
red_to_vga_display[4] => vga_red.DATAA
red_to_vga_display[5] => vga_color_data.IN0
red_to_vga_display[5] => vga_red.DATAA
red_to_vga_display[6] => vga_color_data.IN0
red_to_vga_display[6] => vga_red.DATAA
red_to_vga_display[7] => vga_color_data.IN0
red_to_vga_display[7] => vga_red.DATAA
green_to_vga_display[0] => vga_color_data.IN0
green_to_vga_display[0] => vga_green.DATAA
green_to_vga_display[1] => vga_color_data.IN0
green_to_vga_display[1] => vga_green.DATAA
green_to_vga_display[2] => vga_color_data.IN0
green_to_vga_display[2] => vga_green.DATAA
green_to_vga_display[3] => vga_color_data.IN0
green_to_vga_display[3] => vga_green.DATAA
green_to_vga_display[4] => vga_color_data.IN0
green_to_vga_display[4] => vga_green.DATAA
green_to_vga_display[5] => vga_color_data.IN0
green_to_vga_display[5] => vga_green.DATAA
green_to_vga_display[6] => vga_color_data.IN0
green_to_vga_display[6] => vga_green.DATAA
green_to_vga_display[7] => vga_color_data.IN0
green_to_vga_display[7] => vga_green.DATAA
blue_to_vga_display[0] => vga_color_data.IN0
blue_to_vga_display[0] => vga_blue.DATAA
blue_to_vga_display[1] => vga_color_data.IN0
blue_to_vga_display[1] => vga_blue.DATAA
blue_to_vga_display[2] => vga_color_data.IN0
blue_to_vga_display[2] => vga_blue.DATAA
blue_to_vga_display[3] => vga_color_data.IN0
blue_to_vga_display[3] => vga_blue.DATAA
blue_to_vga_display[4] => vga_color_data.IN0
blue_to_vga_display[4] => vga_blue.DATAA
blue_to_vga_display[5] => vga_color_data.IN0
blue_to_vga_display[5] => vga_blue.DATAA
blue_to_vga_display[6] => vga_color_data.IN0
blue_to_vga_display[6] => vga_blue.DATAA
blue_to_vga_display[7] => vga_color_data.IN0
blue_to_vga_display[7] => vga_blue.DATAA
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[0] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[1] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[2] => vga_color_data.IN1
color_select[3] => ~NO_FANOUT~
read_enable <= blanking_pulse.DB_MAX_OUTPUT_PORT_TYPE
end_of_active_frame <= end_of_active_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_frame <= end_of_frame~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blank <= vga_blank~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_c_sync <= vga_c_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_h_sync <= vga_h_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v_sync <= vga_v_sync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_data_enable <= vga_data_enable~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[0] <= vga_red[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[1] <= vga_red[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[2] <= vga_red[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[3] <= vga_red[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[4] <= vga_red[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[5] <= vga_red[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[6] <= vga_red[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_red[7] <= vga_red[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[0] <= vga_green[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[1] <= vga_green[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[2] <= vga_green[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[3] <= vga_green[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[4] <= vga_green[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[5] <= vga_green[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[6] <= vga_green[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_green[7] <= vga_green[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[0] <= vga_blue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[1] <= vga_blue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[2] <= vga_blue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[3] <= vga_blue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[4] <= vga_blue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[5] <= vga_blue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[6] <= vga_blue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_blue[7] <= vga_blue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[0] <= vga_color_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[1] <= vga_color_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[2] <= vga_color_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[3] <= vga_color_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[4] <= vga_color_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[5] <= vga_color_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[6] <= vga_color_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_color_data[7] <= vga_color_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0
clk_0_clk_clk => clk_0_clk_clk.IN2
coordinator_0_reset_reset_bridge_in_reset_reset => coordinator_0_reset_reset_bridge_in_reset_reset.IN2
coordinator_0_avalon_master_address[0] => coordinator_0_avalon_master_address[0].IN1
coordinator_0_avalon_master_address[1] => coordinator_0_avalon_master_address[1].IN1
coordinator_0_avalon_master_address[2] => coordinator_0_avalon_master_address[2].IN1
coordinator_0_avalon_master_address[3] => coordinator_0_avalon_master_address[3].IN1
coordinator_0_avalon_master_address[4] => coordinator_0_avalon_master_address[4].IN1
coordinator_0_avalon_master_address[5] => coordinator_0_avalon_master_address[5].IN1
coordinator_0_avalon_master_address[6] => coordinator_0_avalon_master_address[6].IN1
coordinator_0_avalon_master_address[7] => coordinator_0_avalon_master_address[7].IN1
coordinator_0_avalon_master_address[8] => coordinator_0_avalon_master_address[8].IN1
coordinator_0_avalon_master_address[9] => coordinator_0_avalon_master_address[9].IN1
coordinator_0_avalon_master_waitrequest <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_waitrequest
coordinator_0_avalon_master_read => coordinator_0_avalon_master_read.IN1
coordinator_0_avalon_master_readdata[0] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[1] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[2] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[3] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[4] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[5] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[6] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[7] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[8] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[9] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[10] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[11] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[12] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[13] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[14] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_readdata[15] <= altera_merlin_master_translator:coordinator_0_avalon_master_translator.av_readdata
coordinator_0_avalon_master_write => coordinator_0_avalon_master_write.IN1
coordinator_0_avalon_master_writedata[0] => coordinator_0_avalon_master_writedata[0].IN1
coordinator_0_avalon_master_writedata[1] => coordinator_0_avalon_master_writedata[1].IN1
coordinator_0_avalon_master_writedata[2] => coordinator_0_avalon_master_writedata[2].IN1
coordinator_0_avalon_master_writedata[3] => coordinator_0_avalon_master_writedata[3].IN1
coordinator_0_avalon_master_writedata[4] => coordinator_0_avalon_master_writedata[4].IN1
coordinator_0_avalon_master_writedata[5] => coordinator_0_avalon_master_writedata[5].IN1
coordinator_0_avalon_master_writedata[6] => coordinator_0_avalon_master_writedata[6].IN1
coordinator_0_avalon_master_writedata[7] => coordinator_0_avalon_master_writedata[7].IN1
coordinator_0_avalon_master_writedata[8] => coordinator_0_avalon_master_writedata[8].IN1
coordinator_0_avalon_master_writedata[9] => coordinator_0_avalon_master_writedata[9].IN1
coordinator_0_avalon_master_writedata[10] => coordinator_0_avalon_master_writedata[10].IN1
coordinator_0_avalon_master_writedata[11] => coordinator_0_avalon_master_writedata[11].IN1
coordinator_0_avalon_master_writedata[12] => coordinator_0_avalon_master_writedata[12].IN1
coordinator_0_avalon_master_writedata[13] => coordinator_0_avalon_master_writedata[13].IN1
coordinator_0_avalon_master_writedata[14] => coordinator_0_avalon_master_writedata[14].IN1
coordinator_0_avalon_master_writedata[15] => coordinator_0_avalon_master_writedata[15].IN1
onchip_memory2_0_s1_address[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[2] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[3] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[4] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[5] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[6] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[7] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_address[8] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_address
onchip_memory2_0_s1_write <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_write
onchip_memory2_0_s1_readdata[0] => onchip_memory2_0_s1_readdata[0].IN1
onchip_memory2_0_s1_readdata[1] => onchip_memory2_0_s1_readdata[1].IN1
onchip_memory2_0_s1_readdata[2] => onchip_memory2_0_s1_readdata[2].IN1
onchip_memory2_0_s1_readdata[3] => onchip_memory2_0_s1_readdata[3].IN1
onchip_memory2_0_s1_readdata[4] => onchip_memory2_0_s1_readdata[4].IN1
onchip_memory2_0_s1_readdata[5] => onchip_memory2_0_s1_readdata[5].IN1
onchip_memory2_0_s1_readdata[6] => onchip_memory2_0_s1_readdata[6].IN1
onchip_memory2_0_s1_readdata[7] => onchip_memory2_0_s1_readdata[7].IN1
onchip_memory2_0_s1_readdata[8] => onchip_memory2_0_s1_readdata[8].IN1
onchip_memory2_0_s1_readdata[9] => onchip_memory2_0_s1_readdata[9].IN1
onchip_memory2_0_s1_readdata[10] => onchip_memory2_0_s1_readdata[10].IN1
onchip_memory2_0_s1_readdata[11] => onchip_memory2_0_s1_readdata[11].IN1
onchip_memory2_0_s1_readdata[12] => onchip_memory2_0_s1_readdata[12].IN1
onchip_memory2_0_s1_readdata[13] => onchip_memory2_0_s1_readdata[13].IN1
onchip_memory2_0_s1_readdata[14] => onchip_memory2_0_s1_readdata[14].IN1
onchip_memory2_0_s1_readdata[15] => onchip_memory2_0_s1_readdata[15].IN1
onchip_memory2_0_s1_writedata[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[2] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[3] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[4] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[5] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[6] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[7] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[8] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[9] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[10] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[11] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[12] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[13] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[14] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_writedata[15] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_writedata
onchip_memory2_0_s1_byteenable[0] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_byteenable[1] <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_byteenable
onchip_memory2_0_s1_chipselect <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_chipselect
onchip_memory2_0_s1_clken <= altera_merlin_slave_translator:onchip_memory2_0_s1_translator.av_clken


|Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:coordinator_0_avalon_master_translator
clk => read_accepted.CLK
reset => read_accepted.ACLR
uav_write <= av_write.DB_MAX_OUTPUT_PORT_TYPE
uav_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
uav_address[0] <= av_address[0].DB_MAX_OUTPUT_PORT_TYPE
uav_address[1] <= av_address[1].DB_MAX_OUTPUT_PORT_TYPE
uav_address[2] <= av_address[2].DB_MAX_OUTPUT_PORT_TYPE
uav_address[3] <= av_address[3].DB_MAX_OUTPUT_PORT_TYPE
uav_address[4] <= av_address[4].DB_MAX_OUTPUT_PORT_TYPE
uav_address[5] <= av_address[5].DB_MAX_OUTPUT_PORT_TYPE
uav_address[6] <= av_address[6].DB_MAX_OUTPUT_PORT_TYPE
uav_address[7] <= av_address[7].DB_MAX_OUTPUT_PORT_TYPE
uav_address[8] <= av_address[8].DB_MAX_OUTPUT_PORT_TYPE
uav_address[9] <= av_address[9].DB_MAX_OUTPUT_PORT_TYPE
uav_burstcount[0] <= <GND>
uav_burstcount[1] <= <VCC>
uav_byteenable[0] <= av_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
uav_byteenable[1] <= av_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[0] <= av_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[1] <= av_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[2] <= av_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[3] <= av_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[4] <= av_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[5] <= av_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[6] <= av_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[7] <= av_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[8] <= av_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[9] <= av_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[10] <= av_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[11] <= av_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[12] <= av_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[13] <= av_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[14] <= av_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_writedata[15] <= av_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_lock <= av_lock.DB_MAX_OUTPUT_PORT_TYPE
uav_debugaccess <= av_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
uav_clken <= av_clken.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] => av_readdata[0].DATAIN
uav_readdata[1] => av_readdata[1].DATAIN
uav_readdata[2] => av_readdata[2].DATAIN
uav_readdata[3] => av_readdata[3].DATAIN
uav_readdata[4] => av_readdata[4].DATAIN
uav_readdata[5] => av_readdata[5].DATAIN
uav_readdata[6] => av_readdata[6].DATAIN
uav_readdata[7] => av_readdata[7].DATAIN
uav_readdata[8] => av_readdata[8].DATAIN
uav_readdata[9] => av_readdata[9].DATAIN
uav_readdata[10] => av_readdata[10].DATAIN
uav_readdata[11] => av_readdata[11].DATAIN
uav_readdata[12] => av_readdata[12].DATAIN
uav_readdata[13] => av_readdata[13].DATAIN
uav_readdata[14] => av_readdata[14].DATAIN
uav_readdata[15] => av_readdata[15].DATAIN
uav_readdatavalid => always6.IN1
uav_readdatavalid => av_readdatavalid.DATAIN
uav_readdatavalid => av_waitrequest.DATAB
uav_waitrequest => av_waitrequest.DATAA
uav_waitrequest => read_accepted.IN0
uav_response[0] => ~NO_FANOUT~
uav_response[1] => ~NO_FANOUT~
uav_writeresponsevalid => ~NO_FANOUT~
av_write => uav_write.DATAIN
av_read => read_accepted.IN1
av_read => av_waitrequest.OUTPUTSELECT
av_read => uav_read.IN1
av_address[0] => uav_address[0].DATAIN
av_address[1] => uav_address[1].DATAIN
av_address[2] => uav_address[2].DATAIN
av_address[3] => uav_address[3].DATAIN
av_address[4] => uav_address[4].DATAIN
av_address[5] => uav_address[5].DATAIN
av_address[6] => uav_address[6].DATAIN
av_address[7] => uav_address[7].DATAIN
av_address[8] => uav_address[8].DATAIN
av_address[9] => uav_address[9].DATAIN
av_byteenable[0] => uav_byteenable[0].DATAIN
av_byteenable[1] => uav_byteenable[1].DATAIN
av_burstcount[0] => ~NO_FANOUT~
av_writedata[0] => uav_writedata[0].DATAIN
av_writedata[1] => uav_writedata[1].DATAIN
av_writedata[2] => uav_writedata[2].DATAIN
av_writedata[3] => uav_writedata[3].DATAIN
av_writedata[4] => uav_writedata[4].DATAIN
av_writedata[5] => uav_writedata[5].DATAIN
av_writedata[6] => uav_writedata[6].DATAIN
av_writedata[7] => uav_writedata[7].DATAIN
av_writedata[8] => uav_writedata[8].DATAIN
av_writedata[9] => uav_writedata[9].DATAIN
av_writedata[10] => uav_writedata[10].DATAIN
av_writedata[11] => uav_writedata[11].DATAIN
av_writedata[12] => uav_writedata[12].DATAIN
av_writedata[13] => uav_writedata[13].DATAIN
av_writedata[14] => uav_writedata[14].DATAIN
av_writedata[15] => uav_writedata[15].DATAIN
av_begintransfer => ~NO_FANOUT~
av_beginbursttransfer => ~NO_FANOUT~
av_lock => uav_lock.DATAIN
av_chipselect => ~NO_FANOUT~
av_debugaccess => uav_debugaccess.DATAIN
av_clken => uav_clken.DATAIN
av_readdata[0] <= uav_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[1] <= uav_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[2] <= uav_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[3] <= uav_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[4] <= uav_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[5] <= uav_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[6] <= uav_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[7] <= uav_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[8] <= uav_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[9] <= uav_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[10] <= uav_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[11] <= uav_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[12] <= uav_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[13] <= uav_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[14] <= uav_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
av_readdata[15] <= uav_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
av_readdatavalid <= uav_readdatavalid.DB_MAX_OUTPUT_PORT_TYPE
av_waitrequest <= av_waitrequest.DB_MAX_OUTPUT_PORT_TYPE
av_response[0] <= <GND>
av_response[1] <= <GND>
av_writeresponsevalid <= <GND>


|Squares|squares:mysquares|squares_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
clk => in_transfer.CLK
clk => end_beginbursttransfer.CLK
clk => end_begintransfer.CLK
clk => av_chipselect_pre.CLK
clk => av_outputenable_pre.CLK
clk => read_latency_shift_reg[0].CLK
clk => waitrequest_reset_override.CLK
reset => in_transfer.ACLR
reset => end_beginbursttransfer.ACLR
reset => end_begintransfer.ACLR
reset => av_chipselect_pre.ACLR
reset => av_outputenable_pre.ACLR
reset => read_latency_shift_reg[0].ACLR
reset => waitrequest_reset_override.PRESET
uav_address[0] => ~NO_FANOUT~
uav_address[1] => av_address[0].DATAIN
uav_address[2] => av_address[1].DATAIN
uav_address[3] => av_address[2].DATAIN
uav_address[4] => av_address[3].DATAIN
uav_address[5] => av_address[4].DATAIN
uav_address[6] => av_address[5].DATAIN
uav_address[7] => av_address[6].DATAIN
uav_address[8] => av_address[7].DATAIN
uav_address[9] => av_address[8].DATAIN
uav_writedata[0] => av_writedata[0].DATAIN
uav_writedata[1] => av_writedata[1].DATAIN
uav_writedata[2] => av_writedata[2].DATAIN
uav_writedata[3] => av_writedata[3].DATAIN
uav_writedata[4] => av_writedata[4].DATAIN
uav_writedata[5] => av_writedata[5].DATAIN
uav_writedata[6] => av_writedata[6].DATAIN
uav_writedata[7] => av_writedata[7].DATAIN
uav_writedata[8] => av_writedata[8].DATAIN
uav_writedata[9] => av_writedata[9].DATAIN
uav_writedata[10] => av_writedata[10].DATAIN
uav_writedata[11] => av_writedata[11].DATAIN
uav_writedata[12] => av_writedata[12].DATAIN
uav_writedata[13] => av_writedata[13].DATAIN
uav_writedata[14] => av_writedata[14].DATAIN
uav_writedata[15] => av_writedata[15].DATAIN
uav_write => av_writebyteenable.IN0
uav_write => av_writebyteenable.IN0
uav_write => av_begintransfer.IN0
uav_write => end_beginbursttransfer.IN1
uav_write => always21.IN1
uav_write => in_transfer.OUTPUTSELECT
uav_write => av_write.DATAIN
uav_read => read_latency_shift_reg.IN1
uav_read => av_outputenable.OUTPUTSELECT
uav_read => av_begintransfer.IN1
uav_read => av_beginbursttransfer.OUTPUTSELECT
uav_read => av_read.DATAIN
uav_read => av_outputenable_pre.DATAIN
uav_burstcount[0] => Equal0.IN1
uav_burstcount[1] => av_burstcount[0].DATAIN
uav_burstcount[1] => Equal0.IN0
uav_byteenable[0] => av_writebyteenable.IN1
uav_byteenable[0] => av_byteenable[0].DATAIN
uav_byteenable[1] => av_writebyteenable.IN1
uav_byteenable[1] => av_byteenable[1].DATAIN
uav_lock => av_lock.DATAIN
uav_debugaccess => av_debugaccess.DATAIN
uav_clken => ~NO_FANOUT~
uav_readdatavalid <= read_latency_shift_reg[0].DB_MAX_OUTPUT_PORT_TYPE
uav_waitrequest <= waitrequest_reset_override.DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[0] <= av_readdata[0].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[1] <= av_readdata[1].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[2] <= av_readdata[2].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[3] <= av_readdata[3].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[4] <= av_readdata[4].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[5] <= av_readdata[5].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[6] <= av_readdata[6].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[7] <= av_readdata[7].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[8] <= av_readdata[8].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[9] <= av_readdata[9].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[10] <= av_readdata[10].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[11] <= av_readdata[11].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[12] <= av_readdata[12].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[13] <= av_readdata[13].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[14] <= av_readdata[14].DB_MAX_OUTPUT_PORT_TYPE
uav_readdata[15] <= av_readdata[15].DB_MAX_OUTPUT_PORT_TYPE
uav_response[0] <= <GND>
uav_response[1] <= <GND>
uav_writeresponsevalid <= av_writeresponsevalid.DB_MAX_OUTPUT_PORT_TYPE
av_address[0] <= uav_address[1].DB_MAX_OUTPUT_PORT_TYPE
av_address[1] <= uav_address[2].DB_MAX_OUTPUT_PORT_TYPE
av_address[2] <= uav_address[3].DB_MAX_OUTPUT_PORT_TYPE
av_address[3] <= uav_address[4].DB_MAX_OUTPUT_PORT_TYPE
av_address[4] <= uav_address[5].DB_MAX_OUTPUT_PORT_TYPE
av_address[5] <= uav_address[6].DB_MAX_OUTPUT_PORT_TYPE
av_address[6] <= uav_address[7].DB_MAX_OUTPUT_PORT_TYPE
av_address[7] <= uav_address[8].DB_MAX_OUTPUT_PORT_TYPE
av_address[8] <= uav_address[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[0] <= uav_writedata[0].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[1] <= uav_writedata[1].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[2] <= uav_writedata[2].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[3] <= uav_writedata[3].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[4] <= uav_writedata[4].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[5] <= uav_writedata[5].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[6] <= uav_writedata[6].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[7] <= uav_writedata[7].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[8] <= uav_writedata[8].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[9] <= uav_writedata[9].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[10] <= uav_writedata[10].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[11] <= uav_writedata[11].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[12] <= uav_writedata[12].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[13] <= uav_writedata[13].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[14] <= uav_writedata[14].DB_MAX_OUTPUT_PORT_TYPE
av_writedata[15] <= uav_writedata[15].DB_MAX_OUTPUT_PORT_TYPE
av_write <= uav_write.DB_MAX_OUTPUT_PORT_TYPE
av_read <= uav_read.DB_MAX_OUTPUT_PORT_TYPE
av_burstcount[0] <= uav_burstcount[1].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[0] <= uav_byteenable[0].DB_MAX_OUTPUT_PORT_TYPE
av_byteenable[1] <= uav_byteenable[1].DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[0] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_writebyteenable[1] <= av_writebyteenable.DB_MAX_OUTPUT_PORT_TYPE
av_begintransfer <= av_begintransfer.DB_MAX_OUTPUT_PORT_TYPE
av_chipselect <= av_chipselect.DB_MAX_OUTPUT_PORT_TYPE
av_beginbursttransfer <= av_beginbursttransfer.DB_MAX_OUTPUT_PORT_TYPE
av_lock <= uav_lock.DB_MAX_OUTPUT_PORT_TYPE
av_clken <= <VCC>
av_debugaccess <= uav_debugaccess.DB_MAX_OUTPUT_PORT_TYPE
av_outputenable <= av_outputenable.DB_MAX_OUTPUT_PORT_TYPE
av_readdata[0] => uav_readdata[0].DATAIN
av_readdata[1] => uav_readdata[1].DATAIN
av_readdata[2] => uav_readdata[2].DATAIN
av_readdata[3] => uav_readdata[3].DATAIN
av_readdata[4] => uav_readdata[4].DATAIN
av_readdata[5] => uav_readdata[5].DATAIN
av_readdata[6] => uav_readdata[6].DATAIN
av_readdata[7] => uav_readdata[7].DATAIN
av_readdata[8] => uav_readdata[8].DATAIN
av_readdata[9] => uav_readdata[9].DATAIN
av_readdata[10] => uav_readdata[10].DATAIN
av_readdata[11] => uav_readdata[11].DATAIN
av_readdata[12] => uav_readdata[12].DATAIN
av_readdata[13] => uav_readdata[13].DATAIN
av_readdata[14] => uav_readdata[14].DATAIN
av_readdata[15] => uav_readdata[15].DATAIN
av_readdatavalid => ~NO_FANOUT~
av_waitrequest => ~NO_FANOUT~
av_response[0] => ~NO_FANOUT~
av_response[1] => ~NO_FANOUT~
av_writeresponsevalid => uav_writeresponsevalid.DATAIN


|Squares|squares:mysquares|altera_reset_controller:rst_controller
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Squares|squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|altera_reset_controller:rst_controller_001
reset_in0 => merged_reset.IN0
reset_in1 => merged_reset.IN1
reset_in2 => merged_reset.IN1
reset_in3 => merged_reset.IN1
reset_in4 => merged_reset.IN1
reset_in5 => merged_reset.IN1
reset_in6 => merged_reset.IN1
reset_in7 => merged_reset.IN1
reset_in8 => merged_reset.IN1
reset_in9 => merged_reset.IN1
reset_in10 => merged_reset.IN1
reset_in11 => merged_reset.IN1
reset_in12 => merged_reset.IN1
reset_in13 => merged_reset.IN1
reset_in14 => merged_reset.IN1
reset_in15 => merged_reset.IN1
reset_req_in0 => ~NO_FANOUT~
reset_req_in1 => ~NO_FANOUT~
reset_req_in2 => ~NO_FANOUT~
reset_req_in3 => ~NO_FANOUT~
reset_req_in4 => ~NO_FANOUT~
reset_req_in5 => ~NO_FANOUT~
reset_req_in6 => ~NO_FANOUT~
reset_req_in7 => ~NO_FANOUT~
reset_req_in8 => ~NO_FANOUT~
reset_req_in9 => ~NO_FANOUT~
reset_req_in10 => ~NO_FANOUT~
reset_req_in11 => ~NO_FANOUT~
reset_req_in12 => ~NO_FANOUT~
reset_req_in13 => ~NO_FANOUT~
reset_req_in14 => ~NO_FANOUT~
reset_req_in15 => ~NO_FANOUT~
clk => clk.IN2
reset_out <= altera_reset_synchronizer:alt_rst_sync_uq1.reset_out
reset_req <= altera_reset_synchronizer:alt_rst_req_sync_uq1.reset_out


|Squares|squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
reset_in => altera_reset_synchronizer_int_chain_out.PRESET
reset_in => altera_reset_synchronizer_int_chain[0].PRESET
reset_in => altera_reset_synchronizer_int_chain[1].PRESET
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


|Squares|squares:mysquares|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
reset_in => altera_reset_synchronizer_int_chain[1].DATAIN
clk => altera_reset_synchronizer_int_chain_out.CLK
clk => altera_reset_synchronizer_int_chain[0].CLK
clk => altera_reset_synchronizer_int_chain[1].CLK
reset_out <= altera_reset_synchronizer_int_chain_out.DB_MAX_OUTPUT_PORT_TYPE


