<?xml version='1.0' encoding='ASCII'?>
<device xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.1" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
  <vendor>Freescale Semiconductor, Inc.</vendor>
  <vendorID>Freescale</vendorID>
  <name>E200Z335</name>
  <series>Qorivva</series>
  <version>1.6</version>
  <description>E200Z335 Core</description>
  <licenseText>Redistribution and use in source and binary forms, with or without modification,
are permitted provided that the following conditions are met:
 o Redistributions of source code must retain the above copyright notice, this list
   of conditions and the following disclaimer.
 o Redistributions in binary form must reproduce the above copyright notice, this
   list of conditions and the following disclaimer in the documentation and/or
   other materials provided with the distribution.
 o Neither the name of Freescale Semiconductor, Inc. nor the names of its
   contributors may be used to endorse or promote products derived from this
   software without specific prior written permission.
 THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &amp;quot;AS IS&amp;quot; AND
 ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
 WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
 DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
 ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
 (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
 LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON
 ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
 SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</licenseText>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <peripherals>  

    <peripheral>
      <name>SPR_General</name>
      <description>SPR General</description>
      <prependToName>SPR_General_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>USPRG0</name>
          <description>SPR 256</description>
          <addressOffset>1010</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>USPRG4</name>
          <description>SPR 260</description>
          <addressOffset>1118</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>USPRG5</name>
          <description>SPR 261</description>
          <addressOffset>1119</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>USPRG6</name>
          <description>SPR 262</description>
          <addressOffset>1120</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>USPRG7</name>
          <description>SPR 263</description>
          <addressOffset>1121</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG0</name>
          <description>SPR 272</description>
          <addressOffset>1013</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG1</name>
          <description>SPR 273</description>
          <addressOffset>1014</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG2</name>
          <description>SPR 274</description>
          <addressOffset>1015</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG3</name>
          <description>SPR 275</description>
          <addressOffset>1016</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG4</name>
          <description>SPR 276</description>
          <addressOffset>1017</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG5</name>
          <description>SPR 277</description>
          <addressOffset>1018</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG6</name>
          <description>SPR 278</description>
          <addressOffset>1019</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SPRG7</name>
          <description>SPR 279</description>
          <addressOffset>1020</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>                
      </registers>
    </peripheral>
  	  	  	
    <peripheral>
      <name>Processor_Control_Registers</name>
      <description>Processor Control Registers</description>
      <prependToName>Processor_Control_Registers_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PIR</name>
          <description>SPR 286</description>
          <addressOffset>1023</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CPUID</name>
              <description>Processor ID.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
            </field>
          </fields>                                        
        </register>
        <register>
          <name>PVR</name>
          <description>SPR 287</description>
          <addressOffset>1024</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MBG_ID</name>
              <description>These bits identify the Freescale Business Group responsible for a particular mask set.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MAJ_REV</name>
              <description>Major revision number</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MIN_REV</name>
              <description>Minor revision number</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>VERSION</name>
              <description>Processor version. For e200z3, this field has a value of 0010</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>TYPE</name>
              <description>Processor type. For the e200z3, this field has a value of 0b01_0001</description>
              <bitOffset>20</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>MANUFID</name>
              <description>Manufacturer ID. Freescale is 0b1000</description>
              <bitOffset>28</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
          </fields>                    
        </register>
        <register>
          <name>HID0</name>
          <description>SPR 1008</description>
          <addressOffset>1091</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAPUEN</name>
              <description>Debug APU enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Debug APU enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Debug APU disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>MCCLRDE</name>
              <description>Machine Check Interrupt Clears MSRDE</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>MSRDE cleared by Machine Check interrupt</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>MSRDE unaffected by Machine Check interrupt</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>CICLRDE</name>
              <description>Critical Interrupt Clears MSRDE</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>MSRDE cleared by Critical class interrupt</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>MSRDE unaffected by Critical class interrupt</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>DCLRCE</name>
              <description>Debug Interrupt Clears MSRCE</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>MSRCE cleared by Debug Interrupt</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>MSRCE unaffected by Debug Interrupt</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>DCLREE</name>
              <description>Debug Interrupt Clears MSREE</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>MSREE cleared by Debug Interrupt</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>MSREEunaffected by Debug Interrupt</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>SEL_TBCLK</name>
              <description>Select TimeBase Clock</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>TimeBase is based on p_tbclk input</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>TimeBase is based on processor clock</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>TBEN</name>
              <description>TimeBase Enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>TimeBase is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>TimeBase is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	          	          	
            <field>
              <name>NHR</name>
              <description>Not hardware reset</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Indicates to a reset exception handler that no reset occurred if software had previously set this bit</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Indicates to a reset exception handler that a reset occurred if software had previously set this bit</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	          	          	
            <field>
              <name>ICR</name>
              <description>Interrupt Inputs Clear Reservation</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>External Input, Critical Input, and Non-Maskable Interrupts clear an outstanding reservation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>External Input, Critical Input, and Non-Maskable Interrupts do not affect reservation status</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	          	          	          	
            <field>
              <name>SLEEP</name>
              <description>Configure for Sleep power management mode</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Sleep mode is enabled.</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Sleep mode is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>          	          	
            <field>
              <name>NAP</name>
              <description>Configure for Nap power management mode</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Nap mode is enabled.</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Nap mode is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DOZE</name>
              <description>Configure for Doze power management mode</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Doze mode is enabled.</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Doze mode is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BPRED</name>
              <description>Branch prediction (acceleration) control</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Branch acceleration is disabled for both branch directions</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Branch acceleration is disabled for forward branches</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Branch acceleration is disabled for backward branches</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Branch acceleration is enabled</description>
                  <value>#00</value>
                </enumeratedValue>                                                
              </enumeratedValues>
            </field>          	          	                                  	          	
            <field>
              <name>EMCP</name>
              <description>Enable machine check pin.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>pin is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>pin is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>                    
        </register>
        <register>
          <name>HID1</name>
          <description>SPR 1009</description>
          <addressOffset>1092</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>ARD</name>
              <description>Address retraction disable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Address retraction disabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Address retraction enabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>                      	          	
            <field>
              <name>ATS</name>
              <description>Atomic status (read-only)</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>          	          	
          </fields>                                        
        </register>
        <register>
          <name>SVR</name>
          <description>SPR 1023</description>
          <addressOffset>1099</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
      
    <peripheral>
      <name>Exception_Handling_Control_Registers</name>
      <description>Exception Handling/Control Registers</description>
      <prependToName>Exception_Handling_Control_Registers_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SRR0</name>
          <description>SPR 26</description>
          <addressOffset>1001</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>SRR1</name>
          <description>SPR 27</description>
          <addressOffset>1002</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>CSRR0</name>
          <description>SPR 58</description>
          <addressOffset>1005</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>CSRR1</name>
          <description>SPR 59</description>
          <addressOffset>1006</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DEAR</name>
          <description>SPR 61</description>
          <addressOffset>1007</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>ESR</name>
          <description>SPR 62</description>
          <addressOffset>1008</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>XTE</name>
              <description>External termination error (precise)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>          	          	
            <field>
              <name>MIF</name>
              <description>Misaligned Instruction Fetch</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VLEMI</name>
              <description>VLE Mode Instruction</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPE</name>
              <description>SPE/EFPU APU Operation</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PIE</name>
              <description>Program Imprecise exception (Reserved)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BO</name>
              <description>Byte Ordering exception</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PUO</name>
              <description>Unimplemented Operation exception</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>AP</name>
              <description>Auxiliary Processor operation</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ILK</name>
              <description>Instruction Cache Locking</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DLK</name>
              <description>Data Cache Locking</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ST</name>
              <description>Store operation</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FP</name>
              <description>Floating-point operation</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PTR</name>
              <description>Trap exception</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PPR</name>
              <description>Privileged Instruction exception</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>PIL</name>
              <description>Illegal Instruction exception</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                                                                                                                                                                  	          	          	          	          	          	          	          	          	
          </fields>                    
        </register>
        <register>
          <name>IVPR</name>
          <description>SPR 63</description>
          <addressOffset>1009</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>Vec_Base</name>
              <description>Vector Base</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-write</access>
            </field>
          </fields>                    
        </register>
        <register>
          <name>IVOR0</name>
          <description>SPR 400</description>
          <addressOffset>1039</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR1</name>
          <description>SPR 401</description>
          <addressOffset>1040</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR2</name>
          <description>SPR 402</description>
          <addressOffset>1041</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR3</name>
          <description>SPR 403</description>
          <addressOffset>1042</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR4</name>
          <description>SPR 404</description>
          <addressOffset>1043</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR5</name>
          <description>SPR 405</description>
          <addressOffset>1044</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR6</name>
          <description>SPR 406</description>
          <addressOffset>1045</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR7</name>
          <description>SPR 407</description>
          <addressOffset>1046</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR8</name>
          <description>SPR 408</description>
          <addressOffset>1047</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR9</name>
          <description>SPR 409</description>
          <addressOffset>1048</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR10</name>
          <description>SPR 410</description>
          <addressOffset>1049</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR11</name>
          <description>SPR 411</description>
          <addressOffset>1050</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR12</name>
          <description>SPR 412</description>
          <addressOffset>1051</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR13</name>
          <description>SPR 413</description>
          <addressOffset>1052</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR14</name>
          <description>SPR 414</description>
          <addressOffset>1053</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR15</name>
          <description>SPR 415</description>
          <addressOffset>1054</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR32</name>
          <description>SPR 528</description>
          <addressOffset>1058</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR33</name>
          <description>SPR 529</description>
          <addressOffset>1059</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IVOR34</name>
          <description>SPR 530</description>
          <addressOffset>1060</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>MCSR</name>
          <description>SPR 572</description>
          <addressOffset>1075</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BUS_WRERR</name>
              <description>Write bus error on store or cache line push</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BUS_DRERR</name>
              <description>Read bus error on data load or linefill</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BUS_IRERR</name>
              <description>Read bus error on Instruction fetch or linefill</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>EXCP_ERR</name>
              <description>ISI, ITLB, or Bus Error on first instruction fetch for an exception handler</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CPERR</name>
              <description>Cache parity error1</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CP_PERR</name>
              <description>Cache push parity error1</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                        
            <field>
              <name>MCP</name>
              <description>Machine check input pin</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                                                                                                                                                                                                                                
          </fields>                    
        </register>
        <register>
          <name>DSRR0</name>
          <description>SPR 574</description>
          <addressOffset>1077</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DSRR1</name>
          <description>SPR 575</description>
          <addressOffset>1078</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
          
    <peripheral>
      <name>BTB</name>
      <description>Branch Target Buffer Registers</description>
      <prependToName>BTB_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>BUCSR</name>
          <description>SPR 1013</description>
          <addressOffset>1096</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>BPEN</name>
              <description>Branch target buffer prediction enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Branch target buffer prediction enabled (enables BTB to predict branches)</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Branch target buffer prediction disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>BBFI</name>
              <description>When set, BBFI flash clears the valid bit of all BTB entries; clearing
                           occurs regardless of the value of the enable bit (BPEN).
                           Note: BBFI is always read as 0.</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>          	          	                                                                        
          </fields>                                                            
        </register>
      </registers>
    </peripheral>
      
    <peripheral>
      <name>Timers</name>
      <description>Timers Registers</description>
      <prependToName>Timers_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DEC</name>
          <description>SPR 22</description>
          <addressOffset>1000</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DECAR</name>
          <description>SPR 54</description>
          <addressOffset>1004</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>UTBL</name>
          <description>SPR 268</description>
          <addressOffset>1011</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>UTBU</name>
          <description>SPR 269</description>
          <addressOffset>1012</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>TBL</name>
          <description>SPR 284</description>
          <addressOffset>1021</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>TBU</name>
          <description>SPR 285</description>
          <addressOffset>1022</addressOffset>
          <size>32</size>
          <access>write-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>TSR</name>
          <description>SPR 336</description>
          <addressOffset>1037</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FIS</name>
              <description>Fixed-Interval Timer interrupt status</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DIS</name>
              <description>Decrementer interrupt status</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WRS</name>
              <description>Watchdog timer reset status</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Assertion of watchdog reset status outputs 0 and 1 (p_wrs[0], p_wrs[1]) on second time-out of Watchdog Timer has occurred</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Assertion of watchdog reset status output 0 (p_wrs[0]) on second time-out of Watchdog Timer has occurred</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Assertion of watchdog reset status output 1 (p_wrs[1]) on second time-out of Watchdog Timer has occurred</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>No second time-out of Watchdog Timer has occurred</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>WIS</name>
              <description>Watchdog timer interrupt status</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ENW</name>
              <description>Enable Next Watchdog</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                                            
          </fields>                    
        </register>
        <register>
          <name>TCR</name>
          <description>SPR 340</description>
          <addressOffset>1038</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FPEXT</name>
              <description>Fixed-Interval Timer Period Extension</description>
              <bitOffset>13</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WPEXT</name>
              <description>Watchdog Timer Period Extension</description>
              <bitOffset>17</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ARE</name>
              <description>Auto-reload Enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FIE</name>
              <description>Fixed-Interval Timer Interrupt Enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FP</name>
              <description>Fixed-Interval Timer Period</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DIE</name>
              <description>Decrementer Interrupt Enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WIE</name>
              <description>Watchdog Timer Interrupt Enable</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>WRC</name>
              <description>Watchdog Timer Reset Control</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Assert watchdog reset status outputs 0 and 1 (p_wrs[0], p_wrs[1]) on second time-out of Watchdog Timer</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Assert watchdog reset status output 0 (p_wrs[0]) on second time-out of Watchdog Timer</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Assert watchdog reset status output 1 (p_wrs[1]) on second time-out of Watchdog Timer</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>No Watchdog Timer reset will occur</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>WP</name>
              <description>Watchdog Timer Period</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>
          </fields>                    
        </register>
      </registers>
    </peripheral>
          
    <peripheral>
      <name>SPE</name>
      <description>SPE Register</description>
      <prependToName>SPE_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>SPEFSCR</name>
          <description>SPR 512</description>
          <addressOffset>1055</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FRMC</name>
              <description>Embedded Floating-point Rounding Mode Control</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Round toward -Infinity</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Round toward +Infinity</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Round toward Zero</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Round to Nearest</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FOVFE</name>
              <description>Embedded Floating-point Overflow Exception Enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Exception enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Exception disabled</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FUNFE</name>
              <description>Embedded Floating-point Underflow Exception Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Exception enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Exception disabled</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FDBZE</name>
              <description>Embedded Floating-point Divide by Zero Exception Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Exception enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Exception disabled</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FINVE</name>
              <description>Embedded Floating-point Invalid Operation / Input Error Exception Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Exception enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Exception disabled</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FINXE</name>
              <description>Embedded Floating-point Inexact Exception Enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Exception enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Exception disabled</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>FOVF</name>
              <description>Embedded Floating-point Overflow</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FUNF</name>
              <description>Embedded Floating-point Underflow</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FDBZ</name>
              <description>Embedded Floating-point Divide by Zero</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FINV</name>
              <description>Embedded Floating-point Invalid Operation / Input error</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FX</name>
              <description>Embedded Floating-point Sticky bit</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FG</name>
              <description>Embedded Floating-point Guard bit</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OV</name>
              <description>Integer overflow</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOV</name>
              <description>Summary integer overflow</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MODE</name>
              <description>Embedded Floating-point Operating Mode</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IEEE754 hardware results operating mode (not supported by Zen)</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Default hardware results operating mode</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>FOVFS</name>
              <description>Embedded Floating-point Overflow Sticky Flag</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FUNFS</name>
              <description>Embedded Floating-point Underflow Sticky Flag</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FDBZS</name>
              <description>Embedded Floating-point Divide by Zero Sticky Flag</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FINVS</name>
              <description>Embedded Floating-point Invalid Operation Sticky Flag</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FINXS</name>
              <description>Embedded Floating-point Inexact Sticky Flag</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FOVFH</name>
              <description>Embedded Floating-point Overflow High</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FUNFH</name>
              <description>Embedded Floating-point Underflow High</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FDBZH</name>
              <description>Embedded Floating-point Divide by Zero High</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FINVH</name>
              <description>Embedded Floating-point Invalid Operation / Input error High</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FXH</name>
              <description>Embedded Floating-point Sticky bit High</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>FGH</name>
              <description>Embedded Floating-point Guard bit High</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>OVH</name>
              <description>Integer Overflow High</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SOVH</name>
              <description>Summary Integer Overflow High</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                                                                                                                                                                                                                                                                                                                                
          </fields>                    
        </register>
      </registers>
    </peripheral>
      
    <peripheral>
      <name>MMU</name>
      <description>Memory Management Registers</description>
      <prependToName>MMU_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>PID0</name>
          <description>SPR 48</description>
          <addressOffset>1003</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>MAS0</name>
          <description>SPR 624</description>
          <addressOffset>1082</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NV</name>
              <description>Next replacement victim for TLB1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ESEL</name>
              <description>Entry select for TLB</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TLBSEL</name>
              <description>Selects TLB for access.
              	           01 TLB1 (ignored by the e200z3, should be written to 01 for future compatibility).</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>                                    
          </fields>                    
        </register>
        <register>
          <name>MAS1</name>
          <description>SPR 625</description>
          <addressOffset>1083</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TSIZE</name>
              <description>Entry's page size</description>
              <bitOffset>7</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1001</name>
                  <description>256 MB</description>
                  <value>#1001</value>
                </enumeratedValue>                                
                <enumeratedValue>
                  <name>1000</name>
                  <description>64 MB</description>
                  <value>#1000</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0111</name>
                  <description>16 MB</description>
                  <value>#0111</value>
                </enumeratedValue>                                
                <enumeratedValue>
                  <name>0110</name>
                  <description>4 MB</description>
                  <value>#0110</value>
                </enumeratedValue>                                
                <enumeratedValue>
                  <name>0101</name>
                  <description>1 MB</description>
                  <value>#0101</value>
                </enumeratedValue>                                                                                                              	              	
                <enumeratedValue>
                  <name>0100</name>
                  <description>256 KB</description>
                  <value>#0100</value>
                </enumeratedValue>                                
                <enumeratedValue>
                  <name>0011</name>
                  <description>64 KB</description>
                  <value>#0011</value>
                </enumeratedValue>              	              	
                <enumeratedValue>
                  <name>0010</name>
                  <description>16 KB</description>
                  <value>#0010</value>
                </enumeratedValue>                                
                <enumeratedValue>
                  <name>0001</name>
                  <description>4 KB</description>
                  <value>#0001</value>
                </enumeratedValue>                                
              </enumeratedValues>   
            </field>                                                                   
            <field>
              <name>TS</name>
              <description>Translation address space</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                    
            <field>
              <name>TID</name>
              <description>Translation ID bits</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>                                    
            <field>
              <name>IPROT</name>
              <description>Invalidation Protect</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Entry is protected from invalidation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Entry is not protected from invalidation</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                           
            </field>                                    
            <field>
              <name>VALID</name>
              <description>TLB Entry Valid</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>This TLB entry is valid</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>This TLB entry is invalid</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>                                                                                                                        
          </fields>                    
        </register>
        <register>
          <name>MAS2</name>
          <description>SPR 626</description>
          <addressOffset>1084</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>E</name>
              <description>Endianness</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>The page is accessed in true little-endian byte order</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>The page is accessed in big-endian byte order</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>G</name>
              <description>Guarded</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>All loads and stores to this page are performed without speculation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Access to this page are not guarded</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>M</name>
              <description>Memory Coherence Required</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Memory Coherence is required</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Memory Coherence is not required</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>I</name>
              <description>Cache Inhibited</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>This page is considered cache-inhibited</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>This page is considered cacheable</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>W</name>
              <description>Write-through Required</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>All stores performed to this page are written through to main memory</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>This page is considered write-back with respect to the caches in the system</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>VLE</name>
              <description>VLE mode.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Instructions fetched from the page are decoded and executed as VLE or EIS instructions</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Instructions fetched from the page are decoded and executed as PowerPC or EIS instructions</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>EPN</name>
              <description>Effective page number</description>
              <bitOffset>10</bitOffset>
              <bitWidth>22</bitWidth>
              <access>read-write</access>
            </field>                                                                                    
          </fields>                    
        </register>
        <register>
          <name>MAS3</name>
          <description>SPR 627</description>
          <addressOffset>1085</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>PERMIS</name>
              <description>Permission bits (UX, SX, UW, SW, UR, SR)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>U0_U3</name>
              <description>User bits</description>
              <bitOffset>6</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RPN</name>
              <description>Real page number</description>
              <bitOffset>10</bitOffset>
              <bitWidth>22</bitWidth>
              <access>read-write</access>
            </field>                                    
          </fields>                    
        </register>
        <register>
          <name>MAS4</name>
          <description>SPR 628</description>
          <addressOffset>1086</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DWIMGE</name>
              <description>Default WIMGE values</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>VLED</name>
              <description>Default VLE value</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TSIZED</name>
              <description>Default TSIZE value</description>
              <bitOffset>7</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TIDSELD</name>
              <description>TID default selection value</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1110</name>
                  <description>PID14</description>
                  <value>#1110</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1101</name>
                  <description>PID13</description>
                  <value>#1101</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1100</name>
                  <description>PID12</description>
                  <value>#1100</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1011</name>
                  <description>PID11</description>
                  <value>#1011</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1010</name>
                  <description>PID10</description>
                  <value>#1010</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1001</name>
                  <description>PID9</description>
                  <value>#1001</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>1000</name>
                  <description>PID8</description>
                  <value>#1000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0111</name>
                  <description>PID7</description>
                  <value>#0111</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0110</name>
                  <description>PID6</description>
                  <value>#0110</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0101</name>
                  <description>PID5</description>
                  <value>#0101</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0100</name>
                  <description>PID4</description>
                  <value>#0100</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0011</name>
                  <description>PID3</description>
                  <value>#0011</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0010</name>
                  <description>PID2</description>
                  <value>#0010</value>
                </enumeratedValue>                                                                
                <enumeratedValue>
                  <name>0001</name>
                  <description>PID1</description>
                  <value>#0001</value>
                </enumeratedValue>                                                                                
                <enumeratedValue>
                  <name>0000</name>
                  <description>PID0</description>
                  <value>#0000</value>
                </enumeratedValue>                                                                                                                                                                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>TLBSELD</name>
              <description>Default TLB selected.
              	           01 TLB1 (ignored by the e200z3, should be written to 01 for future compatibility)</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
            </field>                                                            
          </fields>                    
        </register>
        <register>
          <name>MAS6</name>
          <description>SPR 630</description>
          <addressOffset>1087</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>SAS</name>
              <description>AS value for searches</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>SPID</name>
              <description>PID value for searches</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
            </field>                        
          </fields>                    
        </register>
        <register>
          <name>TLB0CFG</name>
          <description>SPR 688</description>
          <addressOffset>1088</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NENTRY</name>
              <description>Number of Entries</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>AVAIL</name>
              <description>Page Size Availability</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>IPROT</name>
              <description>Invalidate Protect Capability</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>MAXSIZE</name>
              <description>Maximum Page Size</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>MINSIZE</name>
              <description>Minimum Page Size</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>ASSOC</name>
              <description>Associativity</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
            </field>                                                                                                                        
          </fields>                                        
        </register>
        <register>
          <name>TLB1CFG</name>
          <description>SPR 689</description>
          <addressOffset>1089</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>NENTRY</name>
              <description>Number of Entries</description>
              <bitOffset>0</bitOffset>
              <bitWidth>12</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>AVAIL</name>
              <description>Page Size Availability</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>IPROT</name>
              <description>Invalidate Protect Capability</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>MAXSIZE</name>
              <description>Maximum Page Size</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>MINSIZE</name>
              <description>Minimum Page Size</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>                        
            <field>
              <name>ASSOC</name>
              <description>Associativity</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-only</access>
            </field>                                                                                                                        
          </fields>                                                            
        </register>
        <register>
          <name>MMUCSR0</name>
          <description>SPR 1012</description>
          <addressOffset>1095</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>TLB1_FI</name>
              <description>TLB1 flash invalidate</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>TLB1 invalidation operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No flash invalidate</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                                                        
            </field>
          </fields>                                        
        </register>
        <register>
          <name>MMUCFG</name>
          <description>SPR 1015</description>
          <addressOffset>1097</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>MAVN</name>
              <description>MMU Architecture Version Number</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>NTLBS</name>
              <description>Number of TLBs</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>PIDSIZE</name>
              <description>PID Register Size</description>
              <bitOffset>6</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>NPIDS</name>
              <description>Number of PID Registers</description>
              <bitOffset>11</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
          </fields>                                                            
        </register>
      </registers>
    </peripheral>
        
    <peripheral>
      <name>Cache</name>
      <description>Cache Registers</description>
      <prependToName>Cache_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>L1CFG0</name>
          <description>SPR 515</description>
          <addressOffset>1056</addressOffset>
          <size>32</size>
          <access>read-only</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
          
    <peripheral>
      <name>Context_Control</name>
      <description>Context Control Register</description>
      <prependToName>Context_Control_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>CTXCR</name>
          <description>SPR 560</description>
          <addressOffset>1062</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>    
        
    <peripheral>
      <name>Debug</name>
      <description>Debug Registers</description>
      <prependToName>Debug_</prependToName>
      <baseAddress>0x0</baseAddress>
      <addressBlock>
        <offset>0</offset>
        <size>0x19c</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>DBSR</name>
          <description>SPR 304</description>
          <addressOffset>1025</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CNT1TRG</name>
              <description>Counter 1 Triggered</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CRET</name>
              <description>Critical Return Debug Event</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>CIRPT</name>
              <description>Critical Interrupt Taken Debug Event</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCNT2</name>
              <description>Debug Counter 2 Debug Event</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DCNT1</name>
              <description>Debug Counter 1 Debug Event</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                    
            <field>
              <name>DEVT2</name>
              <description>External Debug Event 2 Debug Event</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DEVT1</name>
              <description>External Debug Event 1 Debug Event</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>RET</name>
              <description>Return Debug Event</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC2W</name>
              <description>Data Address Compare 2 Write Debug Event</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC2R</name>
              <description>Data Address Compare 2 Read Debug Event</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC1W</name>
              <description>Data Address Compare 1 Write Debug Event</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>DAC1R</name>
              <description>Data Address Compare 1 Read Debug Event</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IAC4</name>
              <description>Instruction Address Compare 4 Debug Event</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IAC3</name>
              <description>Instruction Address Compare 3 Debug Event</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IAC2</name>
              <description>Instruction Address Compare 2 Debug Event</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IAC1</name>
              <description>Instruction Address Compare 1 Debug Event</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>TRAP</name>
              <description>Trap Taken Debug Event</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IRPT</name>
              <description>Interrupt Taken Debug Event</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>BRT</name>
              <description>Branch Taken Debug Event</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>ICMP</name>
              <description>Instruction Complete Debug Event</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>MRR</name>
              <description>Most Recent Reset</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Reserved</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Reserved</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>A hard reset occurred because these bits were last cleared by software</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>No reset occurred because these bits were last cleared by software</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>UDE</name>
              <description>Unconditional Debug Event</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>
            <field>
              <name>IDE</name>
              <description>Imprecise Debug Event</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                                                                                                                                                                                                                                                            
          </fields>                                        
                    
        </register>
        <register>
          <name>DBCR0</name>
          <description>SPR 308</description>
          <addressOffset>1026</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>FT</name>
              <description>Freeze Timers on Debug Event</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Disable clocking of TimeBase timers if any DBSR bit is set</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>TimeBase Timers are unaffected by set DBSR/EDBSR0 bits</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>VLES</name>
              <description>VLE status</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
            </field>                        
            <field>
              <name>CRET</name>
              <description>Critical Return Debug Event Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>CRET debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>CRET debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>CIRPT</name>
              <description>Critical Interrupt Taken Debug Event Enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>CIRPT debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>CIRPT debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>DCNT2</name>
              <description>Debug Counter 2 Debug Event Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counter 2 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counter 2 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>DCNT1</name>
              <description>Debug Counter 1 Debug Event Enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counter 1 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counter 1 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>DEVT2</name>
              <description>External Debug Event 2 Enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>DEVT2 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>DEVT2 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>DEVT1</name>
              <description>External Debug Event 1 Enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>DEVT1 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>DEVT1 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>RET</name>
              <description>Return Debug Event Enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>RET debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>RET debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC2</name>
              <description>Data Address Compare 2 Debug Event Enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC2 debug events are enabled for load-type or store-type data storage accesses</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC2 debug events are enabled only for load-type data storage accesses</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>DAC2 debug events are enabled only for store-type data storage accesses</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC2 debug events are disabled</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC1</name>
              <description>Data Address Compare 1 Debug Event Enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC1 debug events are enabled for load-type or store-type data storage accesses</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC1 debug events are enabled only for load-type data storage accesses</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>DAC1 debug events are enabled only for store-type data storage accesses</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC1 debug events are disabled</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC4</name>
              <description>Instruction Address Compare 4 Debug Event Enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IAC4 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>IAC4 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC3</name>
              <description>Instruction Address Compare 3 Debug Event Enable</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IAC3 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>IAC3 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC2</name>
              <description>Instruction Address Compare 2 Debug Event Enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IAC2 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>IAC2 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC1</name>
              <description>Instruction Address Compare 1 Debug Event Enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IAC1 debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>IAC1 debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>TRAP</name>
              <description>Trap Taken Debug Event Enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>TRAP debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>TRAP debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>IRPT</name>
              <description>Interrupt Taken Debug Event Enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>IRPT debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>IRPT debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>BRT</name>
              <description>Branch Taken Debug Event Enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>BRT debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>BRT debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>ICMP</name>
              <description>Instruction Complete Debug Event Enable</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>ICMP debug events are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>ICMP debug events are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>RST</name>
              <description>Reset Control</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Reserved</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>p_resetout_b set by debug reset control</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved.</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>No function</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IDM</name>
              <description>Internal Debug Mode</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Debug exceptions are enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Debug exceptions are disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
            <field>
              <name>EDM</name>
              <description>External Debug Mode. For software, this bit is read-only</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>External debug mode enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>External debug mode disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>                            
            </field>
          </fields>                                        
        </register>
        <register>
          <name>DBCR1</name>
          <description>SPR 309</description>
          <addressOffset>1027</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>IAC34M</name>
              <description>Instruction Address Compare 3/4 Mode</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Exclusive address range compare</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Inclusive address range compare</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Address bit match</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Exact address compare</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC4ER</name>
              <description>Instruction Address Compare 4 Effective/Real Mode</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC4 debug events are based on effective address and can only occur if MSRIS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC4 debug events are based on effective address and can only occur if MSRIS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Power ISA real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC4 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC4US</name>
              <description>Instruction Address Compare 4 User/Supervisor Mode</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC4 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC4 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC4 debug events not affected by MSRPR</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC3ER</name>
              <description>Instruction Address Compare 3 Effective/Real Mode</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC3 debug events are based on effective address and can only occur if MSRIS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC3 debug events are based on effective address and can only occur if MSRIS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Power ISA real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC3 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC3US</name>
              <description>Instruction Address Compare 3 User/Supervisor Mode</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC3 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC3 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC3 debug events not affected by MSRPR</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC12M</name>
              <description>Instruction Address Compare 1/2 Mode</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Exclusive address range compare</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Inclusive address range compare</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Address bit match</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Exact address compare</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC2ER</name>
              <description>Instruction Address Compare 2 Effective/Real Mode</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC2 debug events are based on effective address and can only occur if MSRIS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC2 debug events are based on effective address and can only occur if MSRIS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Power ISA real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC2 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC2US</name>
              <description>Instruction Address Compare 2 User/Supervisor Mode</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC2 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC2 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC2 debug events not affected by MSRPR</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC1ER</name>
              <description>Instruction Address Compare 1 Effective/Real Mode</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC1 debug events are based on effective address and can only occur if MSRIS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC1 debug events are based on effective address and can only occur if MSRIS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Power ISA real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>IAC1 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>IAC1US</name>
              <description>Instruction Address Compare 1 Effective/Real Mode</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>IAC1 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>IAC1 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Instruction Address Compare 1 User/Supervisor Mode</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>                                                                                                                                    
          </fields>                    
        </register>
        <register>
          <name>DBCR2</name>
          <description>SPR 310</description>
          <addressOffset>1028</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>DAC2LNK</name>
              <description>Data Address Compare 2 Linked</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>DAC 2 debug events are linked to IAC3 debug events</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                                                        
            </field>
            <field>
              <name>DAC1LNK</name>
              <description>Data Address Compare 1 Linked</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>DAC1 debug events are linked to IAC1 debug events</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC12M</name>
              <description>Data Address Compare 1/2 Mode</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>Exclusive address range compare</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>Inclusive address range compare</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Address bit match</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>Exact address compare</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC2ER</name>
              <description>Data Address Compare 2 Effective/Real Mode</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC2 debug events are based on effective address and can only occur if MSRDS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC2 debug events are based on effective address and can only occur if MSRDS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Book E real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC2 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC2US</name>
              <description>Data Address Compare 2 User/Supervisor Mode</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC2 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC2 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC2 debug events not affected by MSRPR</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC1ER</name>
              <description>Data Address Compare 1 Effective/Real Mode</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC1 debug events are based on effective address and can only occur if MSRDS=1</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC1 debug events are based on effective address and can only occur if MSRDS=0</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Unimplemented in e200 (Book E real address compare), no match can occur</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC1 debug events are based on effective address</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>
            <field>
              <name>DAC1US</name>
              <description>Data Address Compare 1 User/Supervisor Mode</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>11</name>
                  <description>DAC1 debug events can only occur if MSRPR=1 (User mode)</description>
                  <value>#11</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>10</name>
                  <description>DAC1 debug events can only occur if MSRPR=0 (Supervisor mode)</description>
                  <value>#10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>01</name>
                  <description>Reserved</description>
                  <value>#01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>00</name>
                  <description>DAC1 debug events not affected by MSRPR</description>
                  <value>#00</value>
                </enumeratedValue>                                                                
              </enumeratedValues>                            
            </field>                                                                                                                                    
          </fields>                                        
        </register>
        <register>
          <name>IAC1</name>
          <description>SPR 312</description>
          <addressOffset>1029</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IAC2</name>
          <description>SPR 313</description>
          <addressOffset>1030</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IAC3</name>
          <description>SPR 314</description>
          <addressOffset>1031</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>IAC4</name>
          <description>SPR 315</description>
          <addressOffset>1032</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DAC1</name>
          <description>SPR 316</description>
          <addressOffset>1033</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DAC2</name>
          <description>SPR 317</description>
          <addressOffset>1034</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
        <register>
          <name>DBCR3</name>
          <description>SPR 561</description>
          <addressOffset>1063</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
          <fields>
            <field>
              <name>CONFIG</name>
              <description>Debug Counter Configuration</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counter 1 and Counter 2 are concatenated into a single 32-bit counter</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counter 1 and Counter 2 are independent counters</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>CNT2T1</name>
              <description>Debug Counter 2 Trigger Counter 1 Enable</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counter 2 decrementing to a value of '0' will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1WT1</name>
              <description>Data Address Compare 1 Write Trigger Counter 1 Enable</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>A DAC1W debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1RT1</name>
              <description>Data Address Compare 1 Read Trigger Counter 1 Enable</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>A DAC1R debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC3T1</name>
              <description>Instruction Address Compare 3 Trigger Counter 1 Enable</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>An IAC3 debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC1T1</name>
              <description>Instruction Address Compare 1 Trigger Counter 1 Enable</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>An IAC1 debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT2T1</name>
              <description>External Debug Event 2 Trigger Counter 1 Enable</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>A DEVT2 debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT1T1</name>
              <description>External Debug Event 1 Trigger Counter 1 Enable</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>A DEVT1 debug event will trigger Counter 1 operation</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>No effect</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC2WC2</name>
              <description>Data Address Compare 2 Write Debug Event Count 2 Enable</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC2W debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC2W debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC2RC2</name>
              <description>Data Address Compare 2 Read Debug Event Count 2 Enable</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC2R debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC2R debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1WC2</name>
              <description>Data Address Compare 1 Write Debug Event Count 2 Enable</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC1W debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC1W debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1RC2</name>
              <description>Data Address Compare 1 Read Debug Event Count 2 Enable</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC1R debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC1R debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC4C2</name>
              <description>Instruction Address Compare 4 Debug Event Count 2 Enable</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC4 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC4 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC3C2</name>
              <description>Instruction Address Compare 3 Debug Event Count 2 Enable</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC3 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC3 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC2C2</name>
              <description>Instruction Address Compare 2 Debug Event Count 2 Enable</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC2 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC2 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC1C2</name>
              <description>Instruction Address Compare 1 Debug Event Count 2 Enable</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC1 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC1 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ICMPC2</name>
              <description>Instruction Complete Debug Event Count 2 Enable</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting ICMP debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting ICMP debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT2C2</name>
              <description>External Debug Event 2 Count 2 Enable</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DEVT2 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DEVT2 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT1C2</name>
              <description>External Debug Event 1 Count 2 Enable</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DEVT1 debug events by Counter 2 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DEVT1 debug events by Counter 2 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>RETC1</name>
              <description>Return Debug Event Count 1 Enable</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting RET debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting RET debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IRPTC1</name>
              <description>Interrupt Taken Debug Event Count 1 Enable</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IRPT debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IRPT debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC2WC1</name>
              <description>Data Address Compare 2 Write Debug Event Count 1 Enable</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC2W debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC2W debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC2RC1</name>
              <description>Data Address Compare 2 Read Debug Event Count 1 Enable</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC2R debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC2R debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1WC1</name>
              <description>Data Address Compare 1 Write Debug Event Count 1 Enable</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC1W debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC1W debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DAC1RC1</name>
              <description>Data Address Compare 1 Read Debug Event Count 1 Enable</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DAC1R debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DAC1R debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC4C1</name>
              <description>Instruction Address Compare 4 Debug Event Count 1 Enable</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC4 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC4 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC3C1</name>
              <description>Instruction Address Compare 3 Debug Event Count 1 Enable</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC3 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC3 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC2C1</name>
              <description>Instruction Address Compare 2 Debug Event Count 1 Enable</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC2 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC2 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>IAC1C1</name>
              <description>Instruction Address Compare 1 Debug Event Count 1 Enable</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting IAC1 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting IAC1 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ICMPC1</name>
              <description>Instruction Complete Debug Event Count 1 Enable</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting ICMP debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting ICMP debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT2C1</name>
              <description>External Debug Event 2 Count 1 Enable</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DEVT2 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DEVT2 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>DEVT1C1</name>
              <description>External Debug Event 1 Count 1 Enable</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1</name>
                  <description>Counting DEVT1 debug events by Counter 1 is enabled</description>
                  <value>#1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>0</name>
                  <description>Counting DEVT1 debug events by Counter 1 is disabled</description>
                  <value>#0</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>                                                                                                                                                                                                                                                                                                                                                                                                          	          	          	          	          	          	          	          	          	
          </fields>                                        
        </register>
        <register>
          <name>DBCNT</name>
          <description>SPR 562</description>
          <addressOffset>1064</addressOffset>
          <size>32</size>
          <access>read-write</access>
          <resetValue>0</resetValue>
          <resetMask>0xFFFFFFFF</resetMask>
        </register>
      </registers>
    </peripheral>
        
  </peripherals>
</device>