Analysis & Synthesis report for memtest_deca
Sat May 29 12:51:33 2021
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |memtest_deca|pll_reconfig_state
 11. State Machine - |memtest_deca|tester:my_memtst|curr_state
 12. State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cas_cmd2
 13. State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cas_cmd
 14. State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cmd2
 15. Registers Protected by Synthesis
 16. User-Specified and Inferred Latches
 17. Registers Removed During Synthesis
 18. Removed Registers Triggering Further Register Optimizations
 19. General Register Statistics
 20. Inverted Register Statistics
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component
 23. Source assignments for pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated
 24. Source assignments for reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated
 25. Source assignments for reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated
 26. Source assignments for reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated
 27. Source assignments for reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated
 28. Source assignments for reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated
 29. Source assignments for reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated
 30. Source assignments for reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated
 31. Source assignments for reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated
 32. Source assignments for reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated
 33. Source assignments for reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated
 34. Source assignments for reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated
 35. Source assignments for tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr
 36. Source assignments for tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_fki:auto_generated
 37. Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component
 38. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4
 39. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5
 40. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6
 41. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7
 42. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1
 43. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12
 44. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13
 45. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14
 46. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15
 47. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16
 48. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2
 49. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3
 50. Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11
 51. Parameter Settings for User Entity Instance: reconfig_70:reconfig_70|altsyncram:altsyncram_component
 52. Parameter Settings for User Entity Instance: reconfig_80:reconfig_80|altsyncram:altsyncram_component
 53. Parameter Settings for User Entity Instance: reconfig_90:reconfig_90|altsyncram:altsyncram_component
 54. Parameter Settings for User Entity Instance: reconfig_100:reconfig_100|altsyncram:altsyncram_component
 55. Parameter Settings for User Entity Instance: reconfig_110:reconfig_110|altsyncram:altsyncram_component
 56. Parameter Settings for User Entity Instance: reconfig_120:reconfig_120|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: reconfig_130:reconfig_130|altsyncram:altsyncram_component
 58. Parameter Settings for User Entity Instance: reconfig_140:reconfig_140|altsyncram:altsyncram_component
 59. Parameter Settings for User Entity Instance: reconfig_150:reconfig_150|altsyncram:altsyncram_component
 60. Parameter Settings for User Entity Instance: reconfig_160:reconfig_160|altsyncram:altsyncram_component
 61. Parameter Settings for User Entity Instance: reconfig_167:reconfig_167|altsyncram:altsyncram_component
 62. Parameter Settings for User Entity Instance: tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr
 63. Parameter Settings for User Entity Instance: vid_pll:vid_pll|altpll:altpll_component
 64. Parameter Settings for User Entity Instance: debounce:debounce1
 65. Parameter Settings for User Entity Instance: debounce:debounce2
 66. Parameter Settings for User Entity Instance: debounce:debounce3
 67. Parameter Settings for User Entity Instance: debounce:debounce4
 68. altpll Parameter Settings by Entity Instance
 69. altsyncram Parameter Settings by Entity Instance
 70. Port Connectivity Checks: "kbd_joystick:k_joystick"
 71. Port Connectivity Checks: "debounce:debounce1"
 72. Port Connectivity Checks: "vgaout:showrez"
 73. Port Connectivity Checks: "tester:my_memtst"
 74. Port Connectivity Checks: "reconfig_167:reconfig_167"
 75. Port Connectivity Checks: "reconfig_160:reconfig_160"
 76. Port Connectivity Checks: "reconfig_150:reconfig_150"
 77. Port Connectivity Checks: "reconfig_140:reconfig_140"
 78. Port Connectivity Checks: "reconfig_130:reconfig_130"
 79. Port Connectivity Checks: "reconfig_120:reconfig_120"
 80. Port Connectivity Checks: "reconfig_110:reconfig_110"
 81. Port Connectivity Checks: "reconfig_100:reconfig_100"
 82. Port Connectivity Checks: "reconfig_90:reconfig_90"
 83. Port Connectivity Checks: "reconfig_80:reconfig_80"
 84. Port Connectivity Checks: "reconfig_70:reconfig_70"
 85. Port Connectivity Checks: "pll_reconfig:pll_reconfig"
 86. Port Connectivity Checks: "pll:pll"
 87. Post-Synthesis Netlist Statistics for Top Partition
 88. Elapsed Time Per Partition
 89. Analysis & Synthesis Messages
 90. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat May 29 12:51:33 2021       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; memtest_deca                                ;
; Top-level Entity Name              ; memtest_deca                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,376                                       ;
;     Total combinational functions  ; 1,134                                       ;
;     Dedicated logic registers      ; 902                                         ;
; Total registers                    ; 904                                         ;
; Total pins                         ; 59                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 2,960                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 2                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                                      ; memtest_deca       ; memtest_deca       ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; io_ps2_keyboard.vhd              ; yes             ; User VHDL File                         ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/io_ps2_keyboard.vhd     ;         ;
; ../../src/vgaout.v               ; yes             ; User Verilog HDL File                  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v                       ;         ;
; ../../src/tester.v               ; yes             ; User Verilog HDL File                  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v                       ;         ;
; ../../src/sdram.v                ; yes             ; User Verilog HDL File                  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v                        ;         ;
; ../../src/rnd_vec_gen.v          ; yes             ; User Verilog HDL File                  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v                  ;         ;
; ../../src/debounce.vhd           ; yes             ; User VHDL File                         ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd                   ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd                 ;         ;
; vid_pll.vhd                      ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd             ;         ;
; db/pll_reconfig.vhd              ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd     ;         ;
; reconfig_70.vhd                  ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd         ;         ;
; reconfig_80.vhd                  ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd         ;         ;
; reconfig_90.vhd                  ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd         ;         ;
; reconfig_100.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd        ;         ;
; reconfig_110.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd        ;         ;
; reconfig_120.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd        ;         ;
; reconfig_130.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd        ;         ;
; reconfig_140.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd        ;         ;
; reconfig_150.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd        ;         ;
; reconfig_160.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd        ;         ;
; reconfig_167.vhd                 ; yes             ; User Wizard-Generated File             ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd        ;         ;
; memtest_deca.sv                  ; yes             ; Auto-Found SystemVerilog HDL File      ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_lcj3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_lcj3.tdf  ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_0fg.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/add_sub_0fg.tdf      ;         ;
; db/add_sub_3uf.tdf               ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/add_sub_3uf.tdf      ;         ;
; lpm_compare.tdf                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf         ;         ;
; comptree.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/comptree.inc            ;         ;
; db/cmpr_0dh.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cmpr_0dh.tdf         ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf         ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_constant.inc        ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cmpconst.inc            ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.inc         ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.inc         ;         ;
; dffeea.inc                       ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/dffeea.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/alt_counter_stratix.inc ;         ;
; db/cntr_stn.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_stn.tdf         ;         ;
; db/cntr_hqn.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_hqn.tdf         ;         ;
; db/cntr_jqn.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_jqn.tdf         ;         ;
; db/cntr_gqn.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_gqn.tdf         ;         ;
; db/cntr_0kn.tdf                  ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_0kn.tdf         ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf          ;         ;
; declut.inc                       ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/declut.inc              ;         ;
; db/decode_c2g.tdf                ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/decode_c2g.tdf       ;         ;
; db/altsyncram_p1r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_p1r3.tdf  ;         ;
; pll_70.mif                       ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_70.mif              ;         ;
; db/altsyncram_q1r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_q1r3.tdf  ;         ;
; pll_80.mif                       ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_80.mif              ;         ;
; db/altsyncram_r1r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_r1r3.tdf  ;         ;
; pll_90.mif                       ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_90.mif              ;         ;
; db/altsyncram_33r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_33r3.tdf  ;         ;
; pll_100.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_100.mif             ;         ;
; db/altsyncram_43r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_43r3.tdf  ;         ;
; pll_110.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_110.mif             ;         ;
; db/altsyncram_53r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_53r3.tdf  ;         ;
; pll_120.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_120.mif             ;         ;
; db/altsyncram_63r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_63r3.tdf  ;         ;
; pll_130.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_130.mif             ;         ;
; db/altsyncram_73r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_73r3.tdf  ;         ;
; pll_140.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_140.mif             ;         ;
; db/altsyncram_83r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_83r3.tdf  ;         ;
; pll_150.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_150.mif             ;         ;
; db/altsyncram_93r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_93r3.tdf  ;         ;
; pll_160.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_160.mif             ;         ;
; db/altsyncram_g3r3.tdf           ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_g3r3.tdf  ;         ;
; pll_167.mif                      ; yes             ; Auto-Found Memory Initialization File  ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_167.mif             ;         ;
; altddio_out.tdf                  ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf         ;         ;
; stratix_ddio.inc                 ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_ddio.inc        ;         ;
; cyclone_ddio.inc                 ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/cyclone_ddio.inc        ;         ;
; stratix_lcell.inc                ; yes             ; Megafunction                           ; /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/stratix_lcell.inc       ;         ;
; db/ddio_out_fki.tdf              ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/ddio_out_fki.tdf     ;         ;
; db/vid_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v     ;         ;
; kbd_joystick.vhd                 ; yes             ; Auto-Found VHDL File                   ; /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/kbd_joystick.vhd        ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,376                                                                      ;
;                                             ;                                                                            ;
; Total combinational functions               ; 1134                                                                       ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 478                                                                        ;
;     -- 3 input functions                    ; 174                                                                        ;
;     -- <=2 input functions                  ; 482                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 772                                                                        ;
;     -- arithmetic mode                      ; 362                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 904                                                                        ;
;     -- Dedicated logic registers            ; 902                                                                        ;
;     -- I/O registers                        ; 4                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 59                                                                         ;
; Total memory bits                           ; 2960                                                                       ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 2                                                                          ;
;     -- PLLs                                 ; 2                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 455                                                                        ;
; Total fan-out                               ; 6402                                                                       ;
; Average fan-out                             ; 2.92                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                         ; Entity Name               ; Library Name ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |memtest_deca                                                         ; 1134 (318)          ; 902 (164)                 ; 2960        ; 0          ; 0            ; 0       ; 0         ; 59   ; 0            ; 0          ; |memtest_deca                                                                                                                                               ; memtest_deca              ; work         ;
;    |Kbd_Joystick:k_joystick|                                          ; 12 (12)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|Kbd_Joystick:k_joystick                                                                                                                       ; Kbd_Joystick              ; work         ;
;    |debounce:debounce2|                                               ; 25 (25)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|debounce:debounce2                                                                                                                            ; debounce                  ; work         ;
;    |debounce:debounce3|                                               ; 25 (25)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|debounce:debounce3                                                                                                                            ; debounce                  ; work         ;
;    |debounce:debounce4|                                               ; 25 (25)             ; 14 (14)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|debounce:debounce4                                                                                                                            ; debounce                  ; work         ;
;    |io_ps2_keyboard:keyboard|                                         ; 35 (35)             ; 41 (41)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|io_ps2_keyboard:keyboard                                                                                                                      ; io_ps2_keyboard           ; work         ;
;    |pll:pll|                                                          ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll:pll                                                                                                                                       ; pll                       ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll:pll|altpll:altpll_component                                                                                                               ; altpll                    ; work         ;
;          |pll_altpll:auto_generated|                                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll:pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                     ; pll_altpll                ; work         ;
;    |pll_reconfig:pll_reconfig|                                        ; 137 (0)             ; 89 (0)                    ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig                                                                                                                     ; pll_reconfig              ; work         ;
;       |pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component| ; 137 (80)            ; 89 (46)                   ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component                                                       ; pll_reconfig_pllrcfg_ok11 ; work         ;
;          |altsyncram:altsyncram4|                                     ; 0 (0)               ; 0 (0)                     ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4                                ; altsyncram                ; work         ;
;             |altsyncram_lcj3:auto_generated|                          ; 0 (0)               ; 0 (0)                     ; 144         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated ; altsyncram_lcj3           ; work         ;
;          |lpm_counter:cntr12|                                         ; 10 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12                                    ; lpm_counter               ; work         ;
;             |cntr_stn:auto_generated|                                 ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated            ; cntr_stn                  ; work         ;
;          |lpm_counter:cntr13|                                         ; 7 (0)               ; 6 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13                                    ; lpm_counter               ; work         ;
;             |cntr_hqn:auto_generated|                                 ; 7 (7)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated            ; cntr_hqn                  ; work         ;
;          |lpm_counter:cntr14|                                         ; 8 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14                                    ; lpm_counter               ; work         ;
;             |cntr_jqn:auto_generated|                                 ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated            ; cntr_jqn                  ; work         ;
;          |lpm_counter:cntr15|                                         ; 5 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15                                    ; lpm_counter               ; work         ;
;             |cntr_gqn:auto_generated|                                 ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated            ; cntr_gqn                  ; work         ;
;          |lpm_counter:cntr16|                                         ; 18 (0)              ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16                                    ; lpm_counter               ; work         ;
;             |cntr_stn:auto_generated|                                 ; 18 (18)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated            ; cntr_stn                  ; work         ;
;          |lpm_counter:cntr2|                                          ; 9 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2                                     ; lpm_counter               ; work         ;
;             |cntr_0kn:auto_generated|                                 ; 9 (9)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated             ; cntr_0kn                  ; work         ;
;    |reconfig_100:reconfig_100|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_100:reconfig_100                                                                                                                     ; reconfig_100              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_100:reconfig_100|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_33r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated                                                      ; altsyncram_33r3           ; work         ;
;    |reconfig_110:reconfig_110|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_110:reconfig_110                                                                                                                     ; reconfig_110              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_110:reconfig_110|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_43r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated                                                      ; altsyncram_43r3           ; work         ;
;    |reconfig_120:reconfig_120|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_120:reconfig_120                                                                                                                     ; reconfig_120              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_120:reconfig_120|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_53r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated                                                      ; altsyncram_53r3           ; work         ;
;    |reconfig_130:reconfig_130|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_130:reconfig_130                                                                                                                     ; reconfig_130              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_130:reconfig_130|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_63r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated                                                      ; altsyncram_63r3           ; work         ;
;    |reconfig_140:reconfig_140|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_140:reconfig_140                                                                                                                     ; reconfig_140              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_140:reconfig_140|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_73r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated                                                      ; altsyncram_73r3           ; work         ;
;    |reconfig_150:reconfig_150|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_150:reconfig_150                                                                                                                     ; reconfig_150              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_150:reconfig_150|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_83r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated                                                      ; altsyncram_83r3           ; work         ;
;    |reconfig_160:reconfig_160|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_160:reconfig_160                                                                                                                     ; reconfig_160              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_160:reconfig_160|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_93r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated                                                      ; altsyncram_93r3           ; work         ;
;    |reconfig_167:reconfig_167|                                        ; 0 (0)               ; 1 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_167:reconfig_167                                                                                                                     ; reconfig_167              ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 1 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_167:reconfig_167|altsyncram:altsyncram_component                                                                                     ; altsyncram                ; work         ;
;          |altsyncram_g3r3:auto_generated|                             ; 0 (0)               ; 1 (1)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated                                                      ; altsyncram_g3r3           ; work         ;
;    |reconfig_70:reconfig_70|                                          ; 1 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_70:reconfig_70                                                                                                                       ; reconfig_70               ; work         ;
;       |altsyncram:altsyncram_component|                               ; 1 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_70:reconfig_70|altsyncram:altsyncram_component                                                                                       ; altsyncram                ; work         ;
;          |altsyncram_p1r3:auto_generated|                             ; 1 (1)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated                                                        ; altsyncram_p1r3           ; work         ;
;    |reconfig_80:reconfig_80|                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_80:reconfig_80                                                                                                                       ; reconfig_80               ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_80:reconfig_80|altsyncram:altsyncram_component                                                                                       ; altsyncram                ; work         ;
;          |altsyncram_q1r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated                                                        ; altsyncram_q1r3           ; work         ;
;    |reconfig_90:reconfig_90|                                          ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_90:reconfig_90                                                                                                                       ; reconfig_90               ; work         ;
;       |altsyncram:altsyncram_component|                               ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_90:reconfig_90|altsyncram:altsyncram_component                                                                                       ; altsyncram                ; work         ;
;          |altsyncram_r1r3:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated                                                        ; altsyncram_r1r3           ; work         ;
;    |tester:my_memtst|                                                 ; 321 (153)           ; 413 (118)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|tester:my_memtst                                                                                                                              ; tester                    ; work         ;
;       |rnd_vec_gen:my_rnd|                                            ; 23 (23)             ; 34 (34)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|tester:my_memtst|rnd_vec_gen:my_rnd                                                                                                           ; rnd_vec_gen               ; work         ;
;       |sdram:my_dram|                                                 ; 145 (145)           ; 261 (261)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|tester:my_memtst|sdram:my_dram                                                                                                                ; sdram                     ; work         ;
;          |altddio_out:sdramclk_ddr|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr                                                                                       ; altddio_out               ; work         ;
;             |ddio_out_fki:auto_generated|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_fki:auto_generated                                                           ; ddio_out_fki              ; work         ;
;    |vgaout:showrez|                                                   ; 235 (215)           ; 146 (146)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|vgaout:showrez                                                                                                                                ; vgaout                    ; work         ;
;       |hexnum:digs|                                                   ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|vgaout:showrez|hexnum:digs                                                                                                                    ; hexnum                    ; work         ;
;    |vid_pll:vid_pll|                                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|vid_pll:vid_pll                                                                                                                               ; vid_pll                   ; work         ;
;       |altpll:altpll_component|                                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|vid_pll:vid_pll|altpll:altpll_component                                                                                                       ; altpll                    ; work         ;
;          |vid_pll_altpll:auto_generated|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |memtest_deca|vid_pll:vid_pll|altpll:altpll_component|vid_pll_altpll:auto_generated                                                                         ; vid_pll_altpll            ; work         ;
+-----------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; Name                                                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 144          ; 1            ; --           ; --           ; 144  ; None        ;
; reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_100.mif ;
; reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_110.mif ;
; reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_120.mif ;
; reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_130.mif ;
; reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_140.mif ;
; reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_150.mif ;
; reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_160.mif ;
; reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|ALTSYNCRAM                                                      ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_167.mif ;
; reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_70.mif  ;
; reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_80.mif  ;
; reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated|ALTSYNCRAM                                                        ; AUTO ; ROM         ; 256          ; 1            ; --           ; --           ; 256  ; pll_90.mif  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                         ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Vendor ; IP Core Name    ; Version ; Release Date ; License Type ; Entity Instance                         ; IP Include File  ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+------------------+
; Altera ; ALTPLL          ; 13.1    ; N/A          ; N/A          ; |memtest_deca|pll:pll                   ; pll.vhd          ;
; Altera ; ALTPLL_RECONFIG ; 13.1    ; N/A          ; N/A          ; |memtest_deca|pll_reconfig:pll_reconfig ; pll_reconfig.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_70:reconfig_70   ; reconfig_70.vhd  ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_80:reconfig_80   ; reconfig_80.vhd  ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_90:reconfig_90   ; reconfig_90.vhd  ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_100:reconfig_100 ; reconfig_100.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_110:reconfig_110 ; reconfig_110.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_120:reconfig_120 ; reconfig_120.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_130:reconfig_130 ; reconfig_130.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_140:reconfig_140 ; reconfig_140.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_150:reconfig_150 ; reconfig_150.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_160:reconfig_160 ; reconfig_160.vhd ;
; Altera ; ROM: 1-PORT     ; 13.1    ; N/A          ; N/A          ; |memtest_deca|reconfig_167:reconfig_167 ; reconfig_167.vhd ;
; Altera ; ALTPLL          ; 13.1    ; N/A          ; N/A          ; |memtest_deca|vid_pll:vid_pll           ; vid_pll.vhd      ;
+--------+-----------------+---------+--------------+--------------+-----------------------------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |memtest_deca|pll_reconfig_state                                                                      ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; pll_reconfig_state.11 ; pll_reconfig_state.10 ; pll_reconfig_state.01 ; pll_reconfig_state.00 ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+
; pll_reconfig_state.00 ; 0                     ; 0                     ; 0                     ; 0                     ;
; pll_reconfig_state.01 ; 0                     ; 0                     ; 1                     ; 1                     ;
; pll_reconfig_state.10 ; 0                     ; 1                     ; 0                     ; 1                     ;
; pll_reconfig_state.11 ; 1                     ; 0                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |memtest_deca|tester:my_memtst|curr_state                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+
; Name                    ; curr_state.INC_PASSES ; curr_state.END_READ ; curr_state.READ ; curr_state.BEGIN_READ4 ; curr_state.BEGIN_READ3 ; curr_state.BEGIN_READ2 ; curr_state.BEGIN_READ1 ; curr_state.WRITE ; curr_state.BEGIN_WRITE4 ; curr_state.BEGIN_WRITE3 ; curr_state.BEGIN_WRITE2 ; curr_state.BEGIN_WRITE1 ; curr_state.INIT2 ; curr_state.INIT1 ; curr_state.RESET ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+
; curr_state.RESET        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 0                ;
; curr_state.INIT1        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 1                ; 1                ;
; curr_state.INIT2        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 1                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE1 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 1                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE2 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 1                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE3 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 1                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_WRITE4 ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 1                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.WRITE        ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 1                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ1  ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 1                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ2  ; 0                     ; 0                   ; 0               ; 0                      ; 0                      ; 1                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ3  ; 0                     ; 0                   ; 0               ; 0                      ; 1                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.BEGIN_READ4  ; 0                     ; 0                   ; 0               ; 1                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.READ         ; 0                     ; 0                   ; 1               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.END_READ     ; 0                     ; 1                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
; curr_state.INC_PASSES   ; 1                     ; 0                   ; 0               ; 0                      ; 0                      ; 0                      ; 0                      ; 0                ; 0                       ; 0                       ; 0                       ; 0                       ; 0                ; 0                ; 1                ;
+-------------------------+-----------------------+---------------------+-----------------+------------------------+------------------------+------------------------+------------------------+------------------+-------------------------+-------------------------+-------------------------+-------------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cas_cmd2 ;
+--------------+--------------+--------------+--------------------------+
; Name         ; cas_cmd2.101 ; cas_cmd2.111 ; cas_cmd2.100             ;
+--------------+--------------+--------------+--------------------------+
; cas_cmd2.100 ; 0            ; 0            ; 0                        ;
; cas_cmd2.101 ; 1            ; 0            ; 1                        ;
; cas_cmd2.111 ; 0            ; 1            ; 1                        ;
+--------------+--------------+--------------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cas_cmd ;
+-------------+-------------+-------------+----------------------------+
; Name        ; cas_cmd.101 ; cas_cmd.111 ; cas_cmd.100                ;
+-------------+-------------+-------------+----------------------------+
; cas_cmd.100 ; 0           ; 0           ; 0                          ;
; cas_cmd.101 ; 1           ; 0           ; 1                          ;
; cas_cmd.111 ; 0           ; 1           ; 1                          ;
+-------------+-------------+-------------+----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |memtest_deca|tester:my_memtst|sdram:my_dram|cmd2                     ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; cmd2.111 ; cmd2.101 ; cmd2.100 ; cmd2.011 ; cmd2.010 ; cmd2.001 ; cmd2.000 ;
+----------+----------+----------+----------+----------+----------+----------+----------+
; cmd2.000 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; cmd2.001 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; cmd2.010 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; cmd2.011 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; cmd2.100 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; cmd2.101 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; cmd2.111 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_wait_state                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_data_state                                                 ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_data_state                                                 ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_data_state                                                 ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_data_state                                                 ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_data_state                                                 ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_post_state                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_data_state                                       ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate3_state                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate_state                                            ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|areset_init_state_1                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C0_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C1_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C2_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C3_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|C4_ena_state                                                  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_seq_ena_state                                        ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_data_state                                                ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_last_state                                                ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_second_last_state                                         ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_first_state                                               ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_second_state                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[0]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[0]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[1]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[1]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[2]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[2]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[3]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[3]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[4]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[4]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[5]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[5]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[6]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[6]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated|counter_reg_bit[7]  ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom2[7]                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12|cntr_stn:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16|cntr_stn:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|configupdate2_state                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_init_state                                           ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|tmp_seq_ena_state                                             ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|rom_init_state                                                ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[0]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[1]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[2]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[3]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[4]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[5]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[6]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|addr_from_rom[7]                                              ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|idle_state                                                    ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reconfig_counter_state                                        ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[7] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[6] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[5] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[4] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[3] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[2] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[1] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated|counter_reg_bit[0] ; no                                                               ; yes                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state                                                   ; no                                                               ; yes                                        ;
; Total number of protected registers is 89                                                                                                             ;                                                                  ;                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; pll_rom_q                                          ; Mux0                ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                          ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|counter_param_latch_reg[0..2]                                   ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|counter_type_latch_reg[0..3]                                    ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data8                                                   ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data9                                                   ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data10                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data11                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data12                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data13                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data14                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data15                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data16                                                  ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_init_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_init_state                                                 ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data17                                                  ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data7                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data6                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data5                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data4                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data3                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data2                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data1                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data0                                                   ; Lost fanout                                                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|write_init_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_first_nominal_state                                        ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_first_state                                                ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|write_init_state                                                ; Stuck at GND due to stuck port data_in                                                                                      ;
; tester:my_memtst|sdram:my_dram|cas_addr2[0,1]                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                      ;
; tester:my_memtst|sdram:my_dram|cas_addr[0,1]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                      ;
; reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated|rden_a_store                                                     ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated|rden_a_store                                                     ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated|rden_a_store                                                     ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated|rden_a_store                                                   ; Merged with reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated|rden_a_store           ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|write_data_state                                                ; Merged with pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_nominal_state ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_state                                                 ; Merged with pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_nominal_state ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|write_nominal_state                                             ; Merged with pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_nominal_state ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_last_state                                                 ; Merged with pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_last_nominal_state ;
; vgaout:showrez|r3[2]                                                                                                                                    ; Merged with vgaout:showrez|r3[0]                                                                                            ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_last_nominal_state                                         ; Stuck at GND due to stuck port data_in                                                                                      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[0..4] ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[0..7] ; Stuck at GND due to stuck port clock                                                                                        ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg0                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg1                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg2                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg3                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg4                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg5                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg6                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg7                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg8                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg9                                                      ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg10                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg11                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg12                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg13                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg14                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg15                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg16                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg17                                                     ; Stuck at GND due to stuck port clock_enable                                                                                 ;
; vgaout:showrez|r3[3]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                      ;
; tester:my_memtst|sdram:my_dram|cmd2.001                                                                                                                 ; Lost fanout                                                                                                                 ;
; pll_reconfig_state~6                                                                                                                                    ; Lost fanout                                                                                                                 ;
; pll_reconfig_state~7                                                                                                                                    ; Lost fanout                                                                                                                 ;
; tester:my_memtst|curr_state~2                                                                                                                           ; Lost fanout                                                                                                                 ;
; tester:my_memtst|curr_state~3                                                                                                                           ; Lost fanout                                                                                                                 ;
; tester:my_memtst|curr_state~4                                                                                                                           ; Lost fanout                                                                                                                 ;
; tester:my_memtst|curr_state~5                                                                                                                           ; Lost fanout                                                                                                                 ;
; tester:my_memtst|sdram:my_dram|cas_cmd2~4                                                                                                               ; Lost fanout                                                                                                                 ;
; tester:my_memtst|sdram:my_dram|cas_cmd~7                                                                                                                ; Lost fanout                                                                                                                 ;
; tester:my_memtst|sdram:my_dram|cmd2~2                                                                                                                   ; Lost fanout                                                                                                                 ;
; tester:my_memtst|sdram:my_dram|cmd2~3                                                                                                                   ; Lost fanout                                                                                                                 ;
; tester:my_memtst|sdram:my_dram|cmd2~4                                                                                                                   ; Lost fanout                                                                                                                 ;
; vgaout:showrez|r3[1]                                                                                                                                    ; Merged with vgaout:showrez|r3[0]                                                                                            ;
; secs[3..15]                                                                                                                                             ; Lost fanout                                                                                                                 ;
; Total Number of Removed Registers = 110                                                                                                                 ;                                                                                                                             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                      ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_init_nominal_state    ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data17,                                               ;
;                                                                                                                    ; due to stuck port data_in      ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data7,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data6,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data5,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data4,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data3,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data2,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data1,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data0,                                                ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[3], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[1], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg0,                                                   ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg10,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg11,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg12,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg13,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg14,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg15,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg16,                                                  ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg17                                                   ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|write_init_nominal_state   ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[7], ;
;                                                                                                                    ; due to stuck port data_in      ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[3], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[2], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[1], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[0]  ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|counter_param_latch_reg[2] ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[0], ;
;                                                                                                                    ; due to stuck port clock_enable ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[6], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[5], ;
;                                                                                                                    ;                                ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated|counter_reg_bit[4]  ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_first_nominal_state   ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_data_nominal_state,                                      ;
;                                                                                                                    ; due to stuck port data_in      ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_last_nominal_state                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data14             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg3                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; tester:my_memtst|sdram:my_dram|cas_addr2[1]                                                                        ; Stuck at GND                   ; tester:my_memtst|sdram:my_dram|cas_addr[1]                                                                                                            ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; tester:my_memtst|sdram:my_dram|cas_addr2[0]                                                                        ; Stuck at GND                   ; tester:my_memtst|sdram:my_dram|cas_addr[0]                                                                                                            ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_init_state            ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|read_first_state                                              ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data16             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg1                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data15             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg2                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data13             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg4                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data12             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg5                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data11             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg6                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data10             ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg7                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data9              ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg8                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|nominal_data8              ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|shift_reg9                                                    ;
;                                                                                                                    ; due to stuck port data_in      ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|counter_type_latch_reg[3]  ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[2]  ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                       ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|counter_param_latch_reg[0] ; Stuck at GND                   ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3|cntr_gqn:auto_generated|counter_reg_bit[4]  ;
;                                                                                                                    ; due to stuck port clock_enable ;                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 902   ;
; Number of registers using Synchronous Clear  ; 215   ;
; Number of registers using Synchronous Load   ; 100   ;
; Number of registers using Asynchronous Clear ; 15    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 533   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                  ;
+-----------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                   ; Fan out ;
+-----------------------------------------------------------------------------------------------------+---------+
; tester:my_memtst|reset_req                                                                          ; 7       ;
; pos[2]                                                                                              ; 12      ;
; pos[1]                                                                                              ; 15      ;
; pos[0]                                                                                              ; 13      ;
; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|reset_state ; 2       ;
; Total number of inverted registers = 5                                                              ;         ;
+-----------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|addr[4]       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |memtest_deca|vgaout:showrez|r1[29]                        ;
; 3:1                ; 72 bits   ; 144 LEs       ; 72 LEs               ; 72 LEs                 ; Yes        ; |memtest_deca|vgaout:showrez|r3[25]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|vgaout:showrez|yr[0]                         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|rnd_vec_gen:my_rnd|lfsr[14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|failcount[18]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|passcount[18]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|min[21]                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |memtest_deca|secs[11]                                     ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|sec[15]                                      ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|addr2[7]      ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|initstate[0]  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |memtest_deca|vgaout:showrez|xr[0]                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |memtest_deca|debounce:debounce2|counter_out[0]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |memtest_deca|debounce:debounce3|counter_out[9]            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |memtest_deca|debounce:debounce4|counter_out[1]            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|io_ps2_keyboard:keyboard|clk_filter[3]       ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |memtest_deca|io_ps2_keyboard:keyboard|timeout[11]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|rst_cnt[24]                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |memtest_deca|timeout[11]                                  ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|rcnt[4]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|mins[15]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|mins[3]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|mins[5]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|mins[10]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|io_ps2_keyboard:keyboard|bitsCount[3]        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |memtest_deca|vgaout:showrez|r4[1]                         ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |memtest_deca|vgaout:showrez|r4[7]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |memtest_deca|pll_reconfig_timeout[8]                      ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|sdaddr2[1]    ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; Yes        ; |memtest_deca|tester:my_memtst|sdram:my_dram|sdaddr2[2]    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |memtest_deca|pos[0]                                       ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; No         ; |memtest_deca|tester:my_memtst|curr_state                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |memtest_deca|tester:my_memtst|sdram:my_dram|cmd2          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |memtest_deca|vgaout:showrez|rn[1]                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |memtest_deca|tester:my_memtst|sdram:my_dram|cmd2          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |memtest_deca|Selector3                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                               ;
; POWER_UP_LEVEL          ; LOW         ; -    ; idle_state                                                      ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_nominal_state                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_data_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_nominal_state                                        ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_first_state                                                ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_nominal_state                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_init_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_nominal_state                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; read_last_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_counter_state                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_init_state                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_post_state                                             ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_data_state                                         ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_seq_ena_state                                          ;
; POWER_UP_LEVEL          ; LOW         ; -    ; reconfig_wait_state                                             ;
; POWER_UP_LEVEL          ; HIGH        ; -    ; reset_state                                                     ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_data_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_first_state                                                 ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_init_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_last_state                                                  ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_second_last_state                                           ;
; POWER_UP_LEVEL          ; LOW         ; -    ; rom_second_state                                                ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_data_state                                                ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_nominal_state                                        ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_init_state                                                ;
; POWER_UP_LEVEL          ; LOW         ; -    ; write_nominal_state                                             ;
+-------------------------+-------------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr ;
+-------------------------+-------------+------+---------------------------------+
; Assignment              ; Value       ; From ; To                              ;
+-------------------------+-------------+------+---------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                               ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                   ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                   ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                             ;
+-------------------------+-------------+------+---------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_fki:auto_generated ;
+-----------------------------+---------+------+-------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                          ;
+-----------------------------+---------+------+-------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                           ;
+-----------------------------+---------+------+-------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; -1500                 ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_USED             ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_USED             ; Untyped              ;
; PORT_SCANDONE                 ; PORT_USED             ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_USED             ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_USED             ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_USED             ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; pll_100.mif           ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                         ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 144                  ; Signed Integer                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                                  ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_lcj3      ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 9           ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_0fg ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6 ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                                                                                     ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_3uf ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7 ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value    ; Type                                                                                                               ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; lpm_width              ; 8        ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; UNSIGNED ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0        ; Signed Integer                                                                                                     ;
; CHAIN_SIZE             ; 8        ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO       ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL   ; Untyped                                                                                                            ;
; CASCADE_CHAIN          ; MANUAL   ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48       ; CARRY_CHAIN_LENGTH                                                                                                 ;
; CASCADE_CHAIN_LENGTH   ; 2        ; CASCADE_CHAIN_LENGTH                                                                                               ;
; DEVICE_FAMILY          ; MAX 10   ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; cmpr_0dh ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON       ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF      ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON       ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF      ; IGNORE_CASCADE                                                                                                     ;
+------------------------+----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                  ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_stn    ; Untyped                                                                                                         ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                   ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_stn    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 6           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                   ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_hqn    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                   ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_jqn    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                   ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_gqn    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr16 ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                             ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                   ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                          ;
; LPM_MODULUS            ; 144         ; Signed Integer                                                                                                   ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                          ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                          ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                          ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                          ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                               ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                               ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                          ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                          ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                          ;
; CBXI_PARAMETER         ; cntr_stn    ; Untyped                                                                                                          ;
+------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 8           ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                  ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_0kn    ; Untyped                                                                                                         ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3 ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                            ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                    ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                  ;
; LPM_WIDTH              ; 5           ; Signed Integer                                                                                                  ;
; LPM_DIRECTION          ; DOWN        ; Untyped                                                                                                         ;
; LPM_MODULUS            ; 0           ; Signed Integer                                                                                                  ;
; LPM_AVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_SVALUE             ; 0           ; Untyped                                                                                                         ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                                                         ;
; DEVICE_FAMILY          ; MAX 10      ; Untyped                                                                                                         ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                         ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                              ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                                                              ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                                                         ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                                                         ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                                                         ;
; CBXI_PARAMETER         ; cntr_gqn    ; Untyped                                                                                                         ;
+------------------------+-------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11 ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                                                               ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 3          ; Signed Integer                                                                                                     ;
; LPM_DECODES            ; 5          ; Signed Integer                                                                                                     ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                                                                     ;
; CASCADE_CHAIN          ; MANUAL     ; Untyped                                                                                                            ;
; DEVICE_FAMILY          ; MAX 10     ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; decode_c2g ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_70:reconfig_70|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; pll_70.mif           ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_p1r3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_80:reconfig_80|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; pll_80.mif           ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_q1r3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_90:reconfig_90|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Signed Integer                           ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                           ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; pll_90.mif           ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                           ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_r1r3      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_100:reconfig_100|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_100.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_33r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_110:reconfig_110|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_110.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_43r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_120:reconfig_120|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_120.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_53r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_130:reconfig_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_130.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_63r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_140:reconfig_140|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_140.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_73r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_150:reconfig_150|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_150.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_83r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_160:reconfig_160|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_160.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_93r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: reconfig_167:reconfig_167|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                    ;
; WIDTH_A                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Signed Integer                             ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                             ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; pll_167.mif          ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_g3r3      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr ;
+------------------------+--------------+--------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                         ;
+------------------------+--------------+--------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                               ;
; WIDTH                  ; 1            ; Signed Integer                                               ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                      ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                      ;
; extend_oe_disable      ; OFF          ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                      ;
; DEVICE_FAMILY          ; MAX 10       ; Untyped                                                      ;
; CBXI_PARAMETER         ; ddio_out_fki ; Untyped                                                      ;
+------------------------+--------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_pll:vid_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+--------------------------+
; Parameter Name                ; Value                     ; Type                     ;
+-------------------------------+---------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                  ;
; PLL_TYPE                      ; AUTO                      ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vid_pll ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                  ;
; LOCK_HIGH                     ; 1                         ; Untyped                  ;
; LOCK_LOW                      ; 1                         ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                  ;
; SKIP_VCO                      ; OFF                       ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                  ;
; BANDWIDTH                     ; 0                         ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                  ;
; DOWN_SPREAD                   ; 0                         ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 27                        ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 50                        ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                  ;
; DPA_DIVIDER                   ; 0                         ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                  ;
; VCO_MIN                       ; 0                         ; Untyped                  ;
; VCO_MAX                       ; 0                         ; Untyped                  ;
; VCO_CENTER                    ; 0                         ; Untyped                  ;
; PFD_MIN                       ; 0                         ; Untyped                  ;
; PFD_MAX                       ; 0                         ; Untyped                  ;
; M_INITIAL                     ; 0                         ; Untyped                  ;
; M                             ; 0                         ; Untyped                  ;
; N                             ; 1                         ; Untyped                  ;
; M2                            ; 1                         ; Untyped                  ;
; N2                            ; 1                         ; Untyped                  ;
; SS                            ; 1                         ; Untyped                  ;
; C0_HIGH                       ; 0                         ; Untyped                  ;
; C1_HIGH                       ; 0                         ; Untyped                  ;
; C2_HIGH                       ; 0                         ; Untyped                  ;
; C3_HIGH                       ; 0                         ; Untyped                  ;
; C4_HIGH                       ; 0                         ; Untyped                  ;
; C5_HIGH                       ; 0                         ; Untyped                  ;
; C6_HIGH                       ; 0                         ; Untyped                  ;
; C7_HIGH                       ; 0                         ; Untyped                  ;
; C8_HIGH                       ; 0                         ; Untyped                  ;
; C9_HIGH                       ; 0                         ; Untyped                  ;
; C0_LOW                        ; 0                         ; Untyped                  ;
; C1_LOW                        ; 0                         ; Untyped                  ;
; C2_LOW                        ; 0                         ; Untyped                  ;
; C3_LOW                        ; 0                         ; Untyped                  ;
; C4_LOW                        ; 0                         ; Untyped                  ;
; C5_LOW                        ; 0                         ; Untyped                  ;
; C6_LOW                        ; 0                         ; Untyped                  ;
; C7_LOW                        ; 0                         ; Untyped                  ;
; C8_LOW                        ; 0                         ; Untyped                  ;
; C9_LOW                        ; 0                         ; Untyped                  ;
; C0_INITIAL                    ; 0                         ; Untyped                  ;
; C1_INITIAL                    ; 0                         ; Untyped                  ;
; C2_INITIAL                    ; 0                         ; Untyped                  ;
; C3_INITIAL                    ; 0                         ; Untyped                  ;
; C4_INITIAL                    ; 0                         ; Untyped                  ;
; C5_INITIAL                    ; 0                         ; Untyped                  ;
; C6_INITIAL                    ; 0                         ; Untyped                  ;
; C7_INITIAL                    ; 0                         ; Untyped                  ;
; C8_INITIAL                    ; 0                         ; Untyped                  ;
; C9_INITIAL                    ; 0                         ; Untyped                  ;
; C0_MODE                       ; BYPASS                    ; Untyped                  ;
; C1_MODE                       ; BYPASS                    ; Untyped                  ;
; C2_MODE                       ; BYPASS                    ; Untyped                  ;
; C3_MODE                       ; BYPASS                    ; Untyped                  ;
; C4_MODE                       ; BYPASS                    ; Untyped                  ;
; C5_MODE                       ; BYPASS                    ; Untyped                  ;
; C6_MODE                       ; BYPASS                    ; Untyped                  ;
; C7_MODE                       ; BYPASS                    ; Untyped                  ;
; C8_MODE                       ; BYPASS                    ; Untyped                  ;
; C9_MODE                       ; BYPASS                    ; Untyped                  ;
; C0_PH                         ; 0                         ; Untyped                  ;
; C1_PH                         ; 0                         ; Untyped                  ;
; C2_PH                         ; 0                         ; Untyped                  ;
; C3_PH                         ; 0                         ; Untyped                  ;
; C4_PH                         ; 0                         ; Untyped                  ;
; C5_PH                         ; 0                         ; Untyped                  ;
; C6_PH                         ; 0                         ; Untyped                  ;
; C7_PH                         ; 0                         ; Untyped                  ;
; C8_PH                         ; 0                         ; Untyped                  ;
; C9_PH                         ; 0                         ; Untyped                  ;
; L0_HIGH                       ; 1                         ; Untyped                  ;
; L1_HIGH                       ; 1                         ; Untyped                  ;
; G0_HIGH                       ; 1                         ; Untyped                  ;
; G1_HIGH                       ; 1                         ; Untyped                  ;
; G2_HIGH                       ; 1                         ; Untyped                  ;
; G3_HIGH                       ; 1                         ; Untyped                  ;
; E0_HIGH                       ; 1                         ; Untyped                  ;
; E1_HIGH                       ; 1                         ; Untyped                  ;
; E2_HIGH                       ; 1                         ; Untyped                  ;
; E3_HIGH                       ; 1                         ; Untyped                  ;
; L0_LOW                        ; 1                         ; Untyped                  ;
; L1_LOW                        ; 1                         ; Untyped                  ;
; G0_LOW                        ; 1                         ; Untyped                  ;
; G1_LOW                        ; 1                         ; Untyped                  ;
; G2_LOW                        ; 1                         ; Untyped                  ;
; G3_LOW                        ; 1                         ; Untyped                  ;
; E0_LOW                        ; 1                         ; Untyped                  ;
; E1_LOW                        ; 1                         ; Untyped                  ;
; E2_LOW                        ; 1                         ; Untyped                  ;
; E3_LOW                        ; 1                         ; Untyped                  ;
; L0_INITIAL                    ; 1                         ; Untyped                  ;
; L1_INITIAL                    ; 1                         ; Untyped                  ;
; G0_INITIAL                    ; 1                         ; Untyped                  ;
; G1_INITIAL                    ; 1                         ; Untyped                  ;
; G2_INITIAL                    ; 1                         ; Untyped                  ;
; G3_INITIAL                    ; 1                         ; Untyped                  ;
; E0_INITIAL                    ; 1                         ; Untyped                  ;
; E1_INITIAL                    ; 1                         ; Untyped                  ;
; E2_INITIAL                    ; 1                         ; Untyped                  ;
; E3_INITIAL                    ; 1                         ; Untyped                  ;
; L0_MODE                       ; BYPASS                    ; Untyped                  ;
; L1_MODE                       ; BYPASS                    ; Untyped                  ;
; G0_MODE                       ; BYPASS                    ; Untyped                  ;
; G1_MODE                       ; BYPASS                    ; Untyped                  ;
; G2_MODE                       ; BYPASS                    ; Untyped                  ;
; G3_MODE                       ; BYPASS                    ; Untyped                  ;
; E0_MODE                       ; BYPASS                    ; Untyped                  ;
; E1_MODE                       ; BYPASS                    ; Untyped                  ;
; E2_MODE                       ; BYPASS                    ; Untyped                  ;
; E3_MODE                       ; BYPASS                    ; Untyped                  ;
; L0_PH                         ; 0                         ; Untyped                  ;
; L1_PH                         ; 0                         ; Untyped                  ;
; G0_PH                         ; 0                         ; Untyped                  ;
; G1_PH                         ; 0                         ; Untyped                  ;
; G2_PH                         ; 0                         ; Untyped                  ;
; G3_PH                         ; 0                         ; Untyped                  ;
; E0_PH                         ; 0                         ; Untyped                  ;
; E1_PH                         ; 0                         ; Untyped                  ;
; E2_PH                         ; 0                         ; Untyped                  ;
; E3_PH                         ; 0                         ; Untyped                  ;
; M_PH                          ; 0                         ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                  ;
; CLK0_COUNTER                  ; G0                        ; Untyped                  ;
; CLK1_COUNTER                  ; G0                        ; Untyped                  ;
; CLK2_COUNTER                  ; G0                        ; Untyped                  ;
; CLK3_COUNTER                  ; G0                        ; Untyped                  ;
; CLK4_COUNTER                  ; G0                        ; Untyped                  ;
; CLK5_COUNTER                  ; G0                        ; Untyped                  ;
; CLK6_COUNTER                  ; E0                        ; Untyped                  ;
; CLK7_COUNTER                  ; E1                        ; Untyped                  ;
; CLK8_COUNTER                  ; E2                        ; Untyped                  ;
; CLK9_COUNTER                  ; E3                        ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                  ;
; M_TIME_DELAY                  ; 0                         ; Untyped                  ;
; N_TIME_DELAY                  ; 0                         ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                  ;
; VCO_POST_SCALE                ; 0                         ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                  ;
; CBXI_PARAMETER                ; vid_pll_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                    ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce1 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; counter_size   ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce2 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; counter_size   ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce3 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; counter_size   ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: debounce:debounce4 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; counter_size   ; 10    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 2                                       ;
; Entity Instance               ; pll:pll|altpll:altpll_component         ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
; Entity Instance               ; vid_pll:vid_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                           ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                          ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                             ;
; Entity Instance                           ; pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4 ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 144                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_70:reconfig_70|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_80:reconfig_80|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_90:reconfig_90|altsyncram:altsyncram_component                                                        ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_100:reconfig_100|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_110:reconfig_110|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_120:reconfig_120|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_130:reconfig_130|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_140:reconfig_140|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_150:reconfig_150|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_160:reconfig_160|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
; Entity Instance                           ; reconfig_167:reconfig_167|altsyncram:altsyncram_component                                                      ;
;     -- OPERATION_MODE                     ; ROM                                                                                                            ;
;     -- WIDTH_A                            ; 1                                                                                                              ;
;     -- NUMWORDS_A                         ; 256                                                                                                            ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                              ;
;     -- NUMWORDS_B                         ; 0                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                      ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "kbd_joystick:k_joystick"                                                                                                    ;
+------------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity         ; Details                                                                                                 ;
+------------------+--------+------------------+---------------------------------------------------------------------------------------------------------+
; joypcfrldu       ; Output ; Critical Warning ; Can't connect array with 13 elements in array dimension 1 to port with 8 elements in the same dimension ;
; joypcfrldu[7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; joypcfrldu[4..2] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
; osd_o            ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                     ;
+------------------+--------+------------------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "debounce:debounce1"                                                                     ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; result_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vgaout:showrez"                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                  ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rez1[31..30] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rez1[29]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; rez1[28]     ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; bg[5..1]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; bg[0]        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; freq[15..12] ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; de           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "tester:my_memtst" ;
+------+-------+----------+--------------------+
; Port ; Type  ; Severity ; Details            ;
+------+-------+----------+--------------------+
; sz   ; Input ; Info     ; Stuck at VCC       ;
+------+-------+----------+--------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_167:reconfig_167"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_160:reconfig_160"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_150:reconfig_150"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_140:reconfig_140"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_130:reconfig_130"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_120:reconfig_120"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_110:reconfig_110"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_100:reconfig_100"                           ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_90:reconfig_90"                             ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_80:reconfig_80"                             ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "reconfig_70:reconfig_70"                             ;
+------+--------+----------+------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                              ;
+------+--------+----------+------------------------------------------------------+
; q    ; Output ; Info     ; Connecting a non-array bit to a single-element array ;
+------+--------+----------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_reconfig:pll_reconfig"                                                                                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_param         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; counter_type          ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_in               ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; pll_areset_in         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; pll_areset_in[-1]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; read_param            ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; read_param[-1]        ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; reset_rom_address     ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset_rom_address[-1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; write_param           ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; write_param[-1]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; data_out              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:pll"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 59                          ;
; cycloneiii_ff         ; 902                         ;
;     CLR               ; 15                          ;
;     ENA               ; 289                         ;
;     ENA SCLR          ; 147                         ;
;     ENA SLD           ; 97                          ;
;     SCLR              ; 66                          ;
;     SCLR SLD          ; 2                           ;
;     SLD               ; 1                           ;
;     plain             ; 285                         ;
; cycloneiii_io_obuf    ; 18                          ;
; cycloneiii_lcell_comb ; 1140                        ;
;     arith             ; 362                         ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 355                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 778                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 96                          ;
;         3 data inputs ; 175                         ;
;         4 data inputs ; 478                         ;
; cycloneiii_pll        ; 2                           ;
; cycloneiii_ram_block  ; 12                          ;
; fiftyfivenm_ddio_out  ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Sat May 29 12:51:14 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off memtest_deca -c memtest_deca
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 2 design units, including 1 entities, in source file io_ps2_keyboard.vhd
    Info (12022): Found design unit 1: io_ps2_keyboard-Behavioral File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/io_ps2_keyboard.vhd Line: 27
    Info (12023): Found entity 1: io_ps2_keyboard File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/io_ps2_keyboard.vhd Line: 16
Info (12021): Found 2 design units, including 2 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v
    Info (12023): Found entity 1: vgaout File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v Line: 4
    Info (12023): Found entity 2: hexnum File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v Line: 141
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v
    Info (12023): Found entity 1: tester File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v
    Info (12023): Found entity 1: sdram File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v
    Info (12023): Found entity 1: rnd_vec_gen File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/rnd_vec_gen.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd Line: 60
    Info (12023): Found entity 1: pll File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vid_pll.vhd
    Info (12022): Found design unit 1: vid_pll-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd Line: 51
    Info (12023): Found entity 1: vid_pll File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd Line: 42
Warning (12136): Clear box output file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll_reconfig.vhd is not compatible with the current compile. Used regenerated output file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd for elaboration
Info (12021): Found 4 design units, including 2 entities, in source file db/pll_reconfig.vhd
    Info (12022): Found design unit 1: pll_reconfig_pllrcfg_ok11-RTL File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 81
    Info (12022): Found design unit 2: pll_reconfig-RTL File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2321
    Info (12023): Found entity 1: pll_reconfig_pllrcfg_ok11 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 52
    Info (12023): Found entity 2: pll_reconfig File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2291
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_70.vhd
    Info (12022): Found design unit 1: reconfig_70-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd Line: 53
    Info (12023): Found entity 1: reconfig_70 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_80.vhd
    Info (12022): Found design unit 1: reconfig_80-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd Line: 53
    Info (12023): Found entity 1: reconfig_80 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_90.vhd
    Info (12022): Found design unit 1: reconfig_90-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd Line: 53
    Info (12023): Found entity 1: reconfig_90 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_100.vhd
    Info (12022): Found design unit 1: reconfig_100-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd Line: 53
    Info (12023): Found entity 1: reconfig_100 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_110.vhd
    Info (12022): Found design unit 1: reconfig_110-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd Line: 53
    Info (12023): Found entity 1: reconfig_110 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_120.vhd
    Info (12022): Found design unit 1: reconfig_120-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd Line: 53
    Info (12023): Found entity 1: reconfig_120 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_130.vhd
    Info (12022): Found design unit 1: reconfig_130-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd Line: 53
    Info (12023): Found entity 1: reconfig_130 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_140.vhd
    Info (12022): Found design unit 1: reconfig_140-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd Line: 53
    Info (12023): Found entity 1: reconfig_140 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_150.vhd
    Info (12022): Found design unit 1: reconfig_150-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd Line: 53
    Info (12023): Found entity 1: reconfig_150 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_160.vhd
    Info (12022): Found design unit 1: reconfig_160-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd Line: 53
    Info (12023): Found entity 1: reconfig_160 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file reconfig_167.vhd
    Info (12022): Found design unit 1: reconfig_167-SYN File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd Line: 53
    Info (12023): Found entity 1: reconfig_167 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd Line: 42
Warning (12125): Using design file memtest_deca.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: memtest_deca File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 40
Info (12127): Elaborating entity "memtest_deca" for the top level hierarchy
Warning (10858): Verilog HDL warning at memtest_deca.sv(99): object status used but never assigned File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 99
Warning (10036): Verilog HDL or VHDL warning at memtest_deca.sv(295): object "state" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 295
Warning (10036): Verilog HDL or VHDL warning at memtest_deca.sv(297): object "old_stb" assigned a value but never read File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 297
Warning (10270): Verilog HDL Case Statement warning at memtest_deca.sv(243): incomplete case statement has no default case item File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 243
Warning (10240): Verilog HDL Always Construct warning at memtest_deca.sv(243): inferring latch(es) for variable "pll_rom_q", which holds its previous value in one or more paths through the always construct File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 243
Warning (10230): Verilog HDL assignment warning at memtest_deca.sv(520): truncated value with size 6 to match size of target (3) File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 520
Warning (10230): Verilog HDL assignment warning at memtest_deca.sv(521): truncated value with size 6 to match size of target (3) File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 521
Warning (10230): Verilog HDL assignment warning at memtest_deca.sv(522): truncated value with size 6 to match size of target (3) File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 522
Warning (10030): Net "status[0]" at memtest_deca.sv(99) has no driver or initial value, using a default initial value '0' File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 99
Warning (10034): Output port "mic_o" at memtest_deca.sv(82) has no driver File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 82
Info (10041): Inferred latch for "pll_rom_q" at memtest_deca.sv(243) File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 243
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 196
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll|altpll:altpll_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd Line: 165
Info (12130): Elaborated megafunction instantiation "pll:pll|altpll:altpll_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd Line: 165
Info (12133): Instantiated megafunction "pll:pll|altpll:altpll_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/pll.vhd Line: 165
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-1500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_USED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_USED"
    Info (12134): Parameter "port_scanclkena" = "PORT_USED"
    Info (12134): Parameter "port_scandata" = "PORT_USED"
    Info (12134): Parameter "port_scandataout" = "PORT_USED"
    Info (12134): Parameter "port_scandone" = "PORT_USED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
    Info (12134): Parameter "scan_chain_mif_file" = "pll_100.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll|altpll:altpll_component|pll_altpll:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "pll_reconfig" for hierarchy "pll_reconfig:pll_reconfig" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 224
Info (12128): Elaborating entity "pll_reconfig_pllrcfg_ok11" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2380
Info (12128): Elaborating entity "altsyncram" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1389
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1389
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1389
    Info (12134): Parameter "ADDRESS_ACLR_A" = "UNUSED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "BYTE_SIZE" = "8"
    Info (12134): Parameter "BYTEENA_ACLR_A" = "UNUSED"
    Info (12134): Parameter "BYTEENA_ACLR_B" = "NONE"
    Info (12134): Parameter "BYTEENA_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_A" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_CORE_B" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_A" = "NORMAL"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "NORMAL"
    Info (12134): Parameter "ECC_PIPELINE_STAGE_ENABLED" = "FALSE"
    Info (12134): Parameter "ENABLE_ECC" = "FALSE"
    Info (12134): Parameter "IMPLEMENT_IN_LES" = "OFF"
    Info (12134): Parameter "INDATA_ACLR_A" = "UNUSED"
    Info (12134): Parameter "INDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "INDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "INIT_FILE" = "UNUSED"
    Info (12134): Parameter "INIT_FILE_LAYOUT" = "PORT_A"
    Info (12134): Parameter "MAXIMUM_DEPTH" = "0"
    Info (12134): Parameter "NUMWORDS_A" = "144"
    Info (12134): Parameter "NUMWORDS_B" = "0"
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "RDCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK1"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "1"
    Info (12134): Parameter "WIDTH_BYTEENA_B" = "1"
    Info (12134): Parameter "WIDTH_ECCSTATUS" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "1"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "UNUSED"
    Info (12134): Parameter "WRCONTROL_ACLR_B" = "NONE"
    Info (12134): Parameter "WRCONTROL_WRADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CYCLONEII_M4K_COMPATIBILITY=ON, LOW_POWER_MODE=AUTO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lcj3.tdf
    Info (12023): Found entity 1: altsyncram_lcj3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_lcj3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_lcj3" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|altsyncram:altsyncram4|altsyncram_lcj3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2136
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2136
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2136
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "9"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_0fg.tdf
    Info (12023): Found entity 1: add_sub_0fg File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/add_sub_0fg.tdf Line: 22
Info (12128): Elaborating entity "add_sub_0fg" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub5|add_sub_0fg:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2147
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2147
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2147
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_add_sub"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_3uf.tdf
    Info (12023): Found entity 1: add_sub_3uf File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/add_sub_3uf.tdf Line: 22
Info (12128): Elaborating entity "add_sub_3uf" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_add_sub:add_sub6|add_sub_3uf:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf Line: 118
Info (12128): Elaborating entity "lpm_compare" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2158
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2158
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2158
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_WIDTH" = "8"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_compare"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0dh.tdf
    Info (12023): Found entity 1: cmpr_0dh File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cmpr_0dh.tdf Line: 22
Info (12128): Elaborating entity "cmpr_0dh" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_compare:cmpr7|cmpr_0dh:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_compare.tdf Line: 280
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2167
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2167
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2167
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_stn.tdf
    Info (12023): Found entity 1: cntr_stn File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_stn.tdf Line: 25
Info (12128): Elaborating entity "cntr_stn" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr1|cntr_stn:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2181
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2181
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr12" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2181
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "144"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2195
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2195
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2195
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hqn.tdf
    Info (12023): Found entity 1: cntr_hqn File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_hqn.tdf Line: 25
Info (12128): Elaborating entity "cntr_hqn" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr13|cntr_hqn:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2208
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2208
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2208
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jqn.tdf
    Info (12023): Found entity 1: cntr_jqn File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_jqn.tdf Line: 25
Info (12128): Elaborating entity "cntr_jqn" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr14|cntr_jqn:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2221
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2221
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2221
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gqn.tdf
    Info (12023): Found entity 1: cntr_gqn File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_gqn.tdf Line: 25
Info (12128): Elaborating entity "cntr_gqn" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr15|cntr_gqn:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2248
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2248
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2248
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0kn.tdf
    Info (12023): Found entity 1: cntr_0kn File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/cntr_0kn.tdf Line: 25
Info (12128): Elaborating entity "cntr_0kn" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr2|cntr_0kn:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_counter.tdf Line: 258
Info (12128): Elaborating entity "lpm_counter" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2261
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2261
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_counter:cntr3" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2261
    Info (12134): Parameter "lpm_avalue" = "0"
    Info (12134): Parameter "lpm_direction" = "DOWN"
    Info (12134): Parameter "lpm_modulus" = "0"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_pvalue" = "0"
    Info (12134): Parameter "lpm_svalue" = "0"
    Info (12134): Parameter "lpm_width" = "5"
    Info (12134): Parameter "lpm_type" = "lpm_counter"
Info (12128): Elaborating entity "lpm_decode" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2274
Info (12130): Elaborated megafunction instantiation "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2274
Info (12133): Instantiated megafunction "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 2274
    Info (12134): Parameter "LPM_DECODES" = "5"
    Info (12134): Parameter "LPM_PIPELINE" = "0"
    Info (12134): Parameter "LPM_WIDTH" = "3"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "lpm_decode"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c2g.tdf
    Info (12023): Found entity 1: decode_c2g File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/decode_c2g.tdf Line: 22
Info (12128): Elaborating entity "decode_c2g" for hierarchy "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|lpm_decode:decode11|decode_c2g:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/lpm_decode.tdf Line: 76
Info (12128): Elaborating entity "reconfig_70" for hierarchy "reconfig_70:reconfig_70" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 229
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_70:reconfig_70|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_70:reconfig_70|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_70:reconfig_70|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_70.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_70.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p1r3.tdf
    Info (12023): Found entity 1: altsyncram_p1r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_p1r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p1r3" for hierarchy "reconfig_70:reconfig_70|altsyncram:altsyncram_component|altsyncram_p1r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_80" for hierarchy "reconfig_80:reconfig_80" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 230
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_80:reconfig_80|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_80:reconfig_80|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_80:reconfig_80|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_80.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_80.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_q1r3.tdf
    Info (12023): Found entity 1: altsyncram_q1r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_q1r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_q1r3" for hierarchy "reconfig_80:reconfig_80|altsyncram:altsyncram_component|altsyncram_q1r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_90" for hierarchy "reconfig_90:reconfig_90" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 231
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_90:reconfig_90|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_90:reconfig_90|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_90:reconfig_90|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_90.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_90.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1r3.tdf
    Info (12023): Found entity 1: altsyncram_r1r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_r1r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_r1r3" for hierarchy "reconfig_90:reconfig_90|altsyncram:altsyncram_component|altsyncram_r1r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_100" for hierarchy "reconfig_100:reconfig_100" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 232
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_100:reconfig_100|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_100:reconfig_100|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_100:reconfig_100|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_100.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_100.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_33r3.tdf
    Info (12023): Found entity 1: altsyncram_33r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_33r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_33r3" for hierarchy "reconfig_100:reconfig_100|altsyncram:altsyncram_component|altsyncram_33r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_110" for hierarchy "reconfig_110:reconfig_110" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 233
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_110:reconfig_110|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_110:reconfig_110|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_110:reconfig_110|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_110.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_110.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_43r3.tdf
    Info (12023): Found entity 1: altsyncram_43r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_43r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_43r3" for hierarchy "reconfig_110:reconfig_110|altsyncram:altsyncram_component|altsyncram_43r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_120" for hierarchy "reconfig_120:reconfig_120" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 234
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_120:reconfig_120|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_120:reconfig_120|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_120:reconfig_120|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_120.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_120.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_53r3.tdf
    Info (12023): Found entity 1: altsyncram_53r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_53r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_53r3" for hierarchy "reconfig_120:reconfig_120|altsyncram:altsyncram_component|altsyncram_53r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_130" for hierarchy "reconfig_130:reconfig_130" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 235
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_130:reconfig_130|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_130:reconfig_130|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_130:reconfig_130|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_130.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_130.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_63r3.tdf
    Info (12023): Found entity 1: altsyncram_63r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_63r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_63r3" for hierarchy "reconfig_130:reconfig_130|altsyncram:altsyncram_component|altsyncram_63r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_140" for hierarchy "reconfig_140:reconfig_140" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 236
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_140:reconfig_140|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_140:reconfig_140|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_140:reconfig_140|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_140.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_140.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_73r3.tdf
    Info (12023): Found entity 1: altsyncram_73r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_73r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_73r3" for hierarchy "reconfig_140:reconfig_140|altsyncram:altsyncram_component|altsyncram_73r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_150" for hierarchy "reconfig_150:reconfig_150" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 237
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_150:reconfig_150|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_150:reconfig_150|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_150:reconfig_150|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_150.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_150.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_83r3.tdf
    Info (12023): Found entity 1: altsyncram_83r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_83r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_83r3" for hierarchy "reconfig_150:reconfig_150|altsyncram:altsyncram_component|altsyncram_83r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_160" for hierarchy "reconfig_160:reconfig_160" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 238
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_160:reconfig_160|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_160:reconfig_160|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_160:reconfig_160|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_160.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_160.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_93r3.tdf
    Info (12023): Found entity 1: altsyncram_93r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_93r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_93r3" for hierarchy "reconfig_160:reconfig_160|altsyncram:altsyncram_component|altsyncram_93r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "reconfig_167" for hierarchy "reconfig_167:reconfig_167" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 239
Info (12128): Elaborating entity "altsyncram" for hierarchy "reconfig_167:reconfig_167|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "reconfig_167:reconfig_167|altsyncram:altsyncram_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd Line: 60
Info (12133): Instantiated megafunction "reconfig_167:reconfig_167|altsyncram:altsyncram_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/reconfig_167.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "pll_167.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3r3.tdf
    Info (12023): Found entity 1: altsyncram_g3r3 File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/altsyncram_g3r3.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_g3r3" for hierarchy "reconfig_167:reconfig_167|altsyncram:altsyncram_component|altsyncram_g3r3:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "tester" for hierarchy "tester:my_memtst" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 483
Info (10264): Verilog HDL Case Statement information at tester.v(156): all case item expressions in this case statement are onehot File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v Line: 156
Info (12128): Elaborating entity "rnd_vec_gen" for hierarchy "tester:my_memtst|rnd_vec_gen:my_rnd" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v Line: 42
Info (12128): Elaborating entity "sdram" for hierarchy "tester:my_memtst|sdram:my_dram" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/tester.v Line: 71
Info (12128): Elaborating entity "altddio_out" for hierarchy "tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v Line: 284
Info (12130): Elaborated megafunction instantiation "tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v Line: 284
Info (12133): Instantiated megafunction "tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/sdram.v Line: 284
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_fki.tdf
    Info (12023): Found entity 1: ddio_out_fki File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/ddio_out_fki.tdf Line: 27
Info (12128): Elaborating entity "ddio_out_fki" for hierarchy "tester:my_memtst|sdram:my_dram|altddio_out:sdramclk_ddr|ddio_out_fki:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 100
Info (12128): Elaborating entity "vid_pll" for hierarchy "vid_pll:vid_pll" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 493
Info (12128): Elaborating entity "altpll" for hierarchy "vid_pll:vid_pll|altpll:altpll_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vid_pll:vid_pll|altpll:altpll_component" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd Line: 133
Info (12133): Instantiated megafunction "vid_pll:vid_pll|altpll:altpll_component" with the following parameter: File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/vid_pll.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "27"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vid_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vid_pll_altpll.v
    Info (12023): Found entity 1: vid_pll_altpll File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/vid_pll_altpll.v Line: 29
Info (12128): Elaborating entity "vid_pll_altpll" for hierarchy "vid_pll:vid_pll|altpll:altpll_component|vid_pll_altpll:auto_generated" File: /home/jordi/bin/intelFPGA_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vgaout" for hierarchy "vgaout:showrez" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 515
Info (12128): Elaborating entity "hexnum" for hierarchy "vgaout:showrez|hexnum:digs" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/src/vgaout.v Line: 65
Info (12128): Elaborating entity "debounce" for hierarchy "debounce:debounce1" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 530
Info (12128): Elaborating entity "io_ps2_keyboard" for hierarchy "io_ps2_keyboard:keyboard" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 558
Warning (12125): Using design file kbd_joystick.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Kbd_Joystick-Behavioral File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/kbd_joystick.vhd Line: 18
    Info (12023): Found entity 1: Kbd_Joystick File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/kbd_joystick.vhd Line: 5
Info (12128): Elaborating entity "kbd_joystick" for hierarchy "kbd_joystick:k_joystick" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 570
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ps2_mouse_clk_io" and its non-tri-state driver. File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 62
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ps2_mouse_data_io" has no driver File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 63
Warning (13012): Latch pll_rom_q has unsafe behavior File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 177
    Warning (13013): Ports D and ENA on the latch are fed by the same signal pos[3] File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 294
Info (13000): Registers with preset signals will power-up high File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 422
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ps2_mouse_clk_io~synth" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 62
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 52
    Warning (13410): Pin "AUDIO_L" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 79
    Warning (13410): Pin "AUDIO_R" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 80
    Warning (13410): Pin "mic_o" is stuck at GND File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 82
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|cuda_combout_wire[0]" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1418
    Info (17048): Logic cell "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|cuda_combout_wire[1]" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1430
    Info (17048): Logic cell "pll_reconfig:pll_reconfig|pll_reconfig_pllrcfg_ok11:pll_reconfig_pllrcfg_ok11_component|cuda_combout_wire[2]" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_reconfig.vhd Line: 1406
Info (144001): Generated suppressed messages file /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/db/pll_altpll.v Line: 66
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ear_i" File: /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/memtest_deca.sv Line: 81
Info (21057): Implemented 1464 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 1390 logic cells
    Info (21064): Implemented 12 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings
    Info: Peak virtual memory: 1029 megabytes
    Info: Processing ended: Sat May 29 12:51:33 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:38


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/jordi/Documents/Coding/FPGA/Deca_17/MemTest_Mister/synth/DECA/output_files/memtest_deca.map.smsg.


