###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        44747   # Number of WRITE/WRITEP commands
num_reads_done                 =       938610   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       715437   # Number of read row buffer hits
num_read_cmds                  =       938611   # Number of READ/READP commands
num_writes_done                =        44751   # Number of read requests issued
num_write_row_hits             =        25396   # Number of write row buffer hits
num_act_cmds                   =       243656   # Number of ACT commands
num_pre_cmds                   =       243631   # Number of PRE commands
num_ondemand_pres              =       220384   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9381719   # Cyles of rank active rank.0
rank_active_cycles.1           =      9092261   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       618281   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       907739   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       924046   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        13841   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         7893   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5459   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2207   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2576   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3844   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2715   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          560   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          515   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19745   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =            4   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           20   # Write cmd latency (cycles)
write_latency[80-99]           =           45   # Write cmd latency (cycles)
write_latency[100-119]         =           73   # Write cmd latency (cycles)
write_latency[120-139]         =          113   # Write cmd latency (cycles)
write_latency[140-159]         =          154   # Write cmd latency (cycles)
write_latency[160-179]         =          242   # Write cmd latency (cycles)
write_latency[180-199]         =          395   # Write cmd latency (cycles)
write_latency[200-]            =        43696   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       285921   # Read request latency (cycles)
read_latency[40-59]            =       105663   # Read request latency (cycles)
read_latency[60-79]            =       116204   # Read request latency (cycles)
read_latency[80-99]            =        60825   # Read request latency (cycles)
read_latency[100-119]          =        48815   # Read request latency (cycles)
read_latency[120-139]          =        45782   # Read request latency (cycles)
read_latency[140-159]          =        34199   # Read request latency (cycles)
read_latency[160-179]          =        28271   # Read request latency (cycles)
read_latency[180-199]          =        23809   # Read request latency (cycles)
read_latency[200-]             =       189116   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.23377e+08   # Write energy
read_energy                    =  3.78448e+09   # Read energy
act_energy                     =  6.66643e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.96775e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.35715e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.85419e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67357e+09   # Active standby energy rank.1
average_read_latency           =      144.522   # Average read request latency (cycles)
average_interarrival           =      10.1688   # Average request interarrival latency (cycles)
total_energy                   =  1.76394e+10   # Total energy (pJ)
average_power                  =      1763.94   # Average power (mW)
average_bandwidth              =      8.39135   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        41536   # Number of WRITE/WRITEP commands
num_reads_done                 =       909643   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       707143   # Number of read row buffer hits
num_read_cmds                  =       909643   # Number of READ/READP commands
num_writes_done                =        41546   # Number of read requests issued
num_write_row_hits             =        24510   # Number of write row buffer hits
num_act_cmds                   =       220436   # Number of ACT commands
num_pre_cmds                   =       220409   # Number of PRE commands
num_ondemand_pres              =       197218   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9256875   # Cyles of rank active rank.0
rank_active_cycles.1           =      9192911   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       743125   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       807089   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       889645   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        15143   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         8462   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         5309   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2430   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2538   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         4116   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2628   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          587   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          588   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19772   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            7   # Write cmd latency (cycles)
write_latency[40-59]           =           10   # Write cmd latency (cycles)
write_latency[60-79]           =           35   # Write cmd latency (cycles)
write_latency[80-99]           =           62   # Write cmd latency (cycles)
write_latency[100-119]         =           87   # Write cmd latency (cycles)
write_latency[120-139]         =          155   # Write cmd latency (cycles)
write_latency[140-159]         =          252   # Write cmd latency (cycles)
write_latency[160-179]         =          407   # Write cmd latency (cycles)
write_latency[180-199]         =          525   # Write cmd latency (cycles)
write_latency[200-]            =        39996   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       309491   # Read request latency (cycles)
read_latency[40-59]            =       110356   # Read request latency (cycles)
read_latency[60-79]            =       117884   # Read request latency (cycles)
read_latency[80-99]            =        61002   # Read request latency (cycles)
read_latency[100-119]          =        49108   # Read request latency (cycles)
read_latency[120-139]          =        44921   # Read request latency (cycles)
read_latency[140-159]          =        31496   # Read request latency (cycles)
read_latency[160-179]          =        25576   # Read request latency (cycles)
read_latency[180-199]          =        20620   # Read request latency (cycles)
read_latency[200-]             =       139183   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.07348e+08   # Write energy
read_energy                    =  3.66768e+09   # Read energy
act_energy                     =  6.03113e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =    3.567e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.87403e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77629e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73638e+09   # Active standby energy rank.1
average_read_latency           =       118.98   # Average read request latency (cycles)
average_interarrival           =      10.5128   # Average request interarrival latency (cycles)
total_energy                   =  1.74396e+10   # Total energy (pJ)
average_power                  =      1743.96   # Average power (mW)
average_bandwidth              =      8.11681   # Average bandwidth
