Saved contents of this file to MB_log.13.3 during revup to EDK 13.4.

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

WARNING:EDK - IPNAME: microblaze, INSTANCE: microblaze_0 - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 71 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: ilmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 92 
WARNING:EDK - IPNAME: lmb_v10, INSTANCE: dlmb - Superseded core for architecture
   'virtex5lx' - /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 99 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: dlmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 106 
WARNING:EDK - IPNAME: lmb_bram_if_cntlr, INSTANCE: ilmb_cntlr - Superseded core
   for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 115 
WARNING:EDK - IPNAME: mpmc, INSTANCE: DDR2_SDRAM - Superseded core for
   architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 145 
WARNING:EDK - IPNAME: clock_generator, INSTANCE: clock_generator_0 - Superseded
   core for architecture 'virtex5lx' -
   /DIST/home/peters/nadja_cam_repo/VFBC_old/MB/MB.mhs line 240 
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Nov  7 14:24:51 2012
 make -f MB.make clean started...
rm -f implementation/MB.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
touch __xps/ise/MB.xpssyn
rm -f implementation/MB.bmm
rm -rf implementation/cache
rm -f implementation/MB.bit
rm -f implementation/MB.ncd
rm -f implementation/MB_bd.bmm 
rm -f implementation/MB_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/MB_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp MB.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf SDK
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
touch __xps/ise/MB.xpssim
rm -f _impact.cmd
Done!
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

xterm -e xmd -opt etc/xmd_microblaze_0.opt&
xterm -e xmd -opt etc/xmd_microblaze_0.opt&
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Assigned Driver tft 3.00.a for instance xps_tft_0
xps_tft_0 has been added to the project
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral xps_tft_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DCR_SPLB_SLAVE_IF - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_TFT_INTERFACE - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_I2C_SLAVE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_DEFAULT_TFT_BASE_ADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: xps_tft, INSTANCE: xps_tft_0, PARAMETER: C_SPLB_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x80200000-0x8020ffff) xps_central_dma_0	mb_plb
  (0x80800000-0x8080ffff) xps_epc_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85908000-0x859083ff) Push_Buttons_5Bit	mb_plb
  (0x86e00000-0x86e0ffff) xps_tft_0	mb_plb
  (0x8928c000-0x8928c3ff) xps_FIFO_cam_data	mb_plb
  (0x8b708000-0x8b709fff) xps_bram_if_cntlr_0	mb_plb
  (0x8db85000-0x8db853ff) gpio_FIFO	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x80200000-0x8020ffff) xps_central_dma_0	mb_plb
  (0x80800000-0x8080ffff) xps_epc_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85908000-0x859083ff) Push_Buttons_5Bit	mb_plb
  (0x86e00000-0x86e0ffff) xps_tft_0	mb_plb
  (0x8928c000-0x8928c3ff) xps_FIFO_cam_data	mb_plb
  (0x8b708000-0x8b709fff) xps_bram_if_cntlr_0	mb_plb
  (0x8db85000-0x8db853ff) gpio_FIFO	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
Generated Addresses Successfully
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.


Running DRCs...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_IODELAY_GRP value to DDR2_SDRAM - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 179 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_USE_MIG_V5_PHY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 214 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_DATA_DEPTH value to 32 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 263 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_DATA_WIDTH value to 16 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 264 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_NUM_COL_BITS value to 10 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 267 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRAS value to 40000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 268 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRASMAX value to 70000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 269 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRC value to 55000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 270 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRCD value to 15000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 271 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TWR value to 15000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 273 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRP value to 15000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 274 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TMRD value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 275 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRRD value to 10000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 276 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TRFC value to 105000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 277 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TREFI value to 7800000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 278 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TCCD value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 280 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_TWTR value to 7500 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 281 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_CAS_A_FMAX value to 200 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 287 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_CAS_A value to 3 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 288 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_CAS_B_FMAX value to 266 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 289 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_MEM_PART_CAS_B value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 290 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port : ilmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port : dlmb_cntlr:BRAM_Clk_A. Clock DRCs will not be performed on this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) dlmb_cntlr	dlmb
  (0000000000-0x0000ffff) ilmb_cntlr	ilmb
  (0x80200000-0x8020ffff) xps_central_dma_0	mb_plb
  (0x80800000-0x8080ffff) xps_epc_0	mb_plb
  (0x81800000-0x8180ffff) xps_intc_0	mb_plb
  (0x83c00000-0x83c0ffff) xps_timer_0	mb_plb
  (0x84400000-0x8440ffff) mdm_0	mb_plb
  (0x85908000-0x859083ff) Push_Buttons_5Bit	mb_plb
  (0x86e00000-0x86e0ffff) xps_tft_0	mb_plb
  (0x8928c000-0x8928c3ff) xps_FIFO_cam_data	mb_plb
  (0x8b708000-0x8b709fff) xps_bram_if_cntlr_0	mb_plb
  (0x8db85000-0x8db853ff) gpio_FIFO	mb_plb
  (0x90000000-0x9fffffff) DDR2_SDRAM	mb_plb
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER C_SPLB0_P2P value to 0 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 366 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_DPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 200 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tool is overriding PARAMETER C_IPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: plb_v46, INSTANCE:mb_plb - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES value to 11 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_05_a/data/plb_v46_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:ilmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:dlmb - tool is overriding PARAMETER C_LMB_NUM_SLAVES value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v2_00_b/data/lmb_v10_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:lmb_bram - tool is overriding PARAMETER C_MEMSIZE value to 0x10000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bit - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bit - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:Push_Buttons_5Bit - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER C_SPLB0_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 364 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tool is overriding PARAMETER C_SPLB0_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 365 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_timer, INSTANCE:xps_timer_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_timer_v1_02_a/data/xps_timer_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_bram_if_cntlr, INSTANCE:xps_bram_if_cntlr_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b/data/xps_bram_if_cntlr_v2_1_0.mpd line 84 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:xps_bram_if_cntlr_0_block - tool is overriding PARAMETER C_MEMSIZE value to 0x2000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/bram_block_v2_1_0.mpd line 76 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: mdm, INSTANCE:mdm_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:gpio_FIFO - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:gpio_FIFO - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:gpio_FIFO - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_FIFO_cam_data - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_FIFO_cam_data - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_gpio, INSTANCE:xps_FIFO_cam_data - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps_gpio_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/data/xps_central_dma_v2_1_0.mpd line 79 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/data/xps_central_dma_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/data/xps_central_dma_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_central_dma, INSTANCE:xps_central_dma_0 - tool is overriding PARAMETER C_MPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_central_dma_v2_03_a/data/xps_central_dma_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_epc, INSTANCE:xps_epc_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_epc_v1_02_a/data/xps_epc_v2_1_0.mpd line 80 
INFO:EDK:4130 - IPNAME: xps_epc, INSTANCE:xps_epc_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_epc_v1_02_a/data/xps_epc_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: xps_epc, INSTANCE:xps_epc_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_epc_v1_02_a/data/xps_epc_v2_1_0.mpd line 83 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding PARAMETER C_SPLB_DWIDTH value to 64 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_tft_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding PARAMETER C_SPLB_MID_WIDTH value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_tft_v2_1_0.mpd line 91 
INFO:EDK:4130 - IPNAME: xps_tft, INSTANCE:xps_tft_0 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_tft_v2_1_0.mpd line 92 

Checking platform address map ...

Checking platform configuration ...
IPNAME: plb_v46, INSTANCE: mb_plb - 4 master(s) : 11 slave(s) 
IPNAME: lmb_v10, INSTANCE: ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: dlmb - 1 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: bscan_tdo1, CONNECTOR: bscan_tdo1 - No driver found. Port will be driven to GND - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 239 
WARNING:EDK:4181 - PORT: bscan_tdi, CONNECTOR: bscan_tdi - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 232 
WARNING:EDK:4181 - PORT: bscan_reset, CONNECTOR: bscan_reset - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 233 
WARNING:EDK:4181 - PORT: bscan_shift, CONNECTOR: bscan_shift - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 234 
WARNING:EDK:4181 - PORT: bscan_update, CONNECTOR: bscan_update - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 235 
WARNING:EDK:4181 - PORT: bscan_capture, CONNECTOR: bscan_capture - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 236 
WARNING:EDK:4181 - PORT: bscan_sel1, CONNECTOR: bscan_sel1 - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 237 
WARNING:EDK:4181 - PORT: bscan_drck1, CONNECTOR: bscan_drck1 - floating connection - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mdm_v2_00_b/data/mdm_v2_1_0.mpd line 238 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_D_PLB value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 229 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_I_PLB value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_ADDR_TAG_BITS value to 0 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 332 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_DCACHE_ADDR_TAG value to 0 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_INTERRUPT value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 396 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_BRK value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 397 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding PARAMETER C_USE_EXT_NM_BRK value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v8_20_b/data/microblaze_v2_1_0.mpd line 398 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:dlmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:ilmb_cntlr - tcl is overriding PARAMETER C_MASK value to 0x80000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v3_00_b/data/lmb_bram_if_cntlr_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_PIM0_B_SUBTYPE value to PLB - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 358 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_PIM2_SUBTYPE value to VFBC - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 455 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_PIM2_B_SUBTYPE value to VFBC - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 460 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_TWR value to 15000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 766 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_IS_WRITE_INDEX value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 768 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_RAS_N_INDEX value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 769 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_CAS_N_INDEX value to 3 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 770 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_WE_N_INDEX value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 771 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_RMW_INDEX value to 6 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 772 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_SKIP_0_INDEX value to 7 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 773 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_DQS_O_INDEX value to 8 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 774 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_SKIP_1_INDEX value to 9 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 775 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_PUSH_INDEX value to 10 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 776 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_SKIP_2_INDEX value to 11 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 777 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_LOAD_INDEX value to 12 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 778 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_AP_COL_CNT_ENABLE_INDEX value to 13 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 779 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_AP_PRECHARGE_ADDR10_INDEX value to 14 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 780 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_AP_ROW_COL_SEL_INDEX value to 15 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 781 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_FORCE_DM_INDEX value to 16 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 782 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_REPEAT4_INDEX value to 17 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 783 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_ARB_RDMODWR_DELAY value to 3 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 794 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_AP_COL_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 795 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_DP_LOAD_RDWDADDR_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 799 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_DP_RDFIFO_WHICHPORT_DELAY value to 12 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 800 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_DP_SIZE_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 801 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_DP_WRFIFO_WHICHPORT_DELAY value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 802 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_PHYIF_DUMMYREADSTART_DELAY value to 5 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 803 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q0_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 804 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q1_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 805 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q2_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 806 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q3_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 807 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q4_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 808 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q6_DELAY value to 5 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 810 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q7_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 811 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q8_DELAY value to 3 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 812 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q9_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 813 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q10_DELAY value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 814 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q11_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 815 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q12_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 816 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q13_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 817 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q14_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 818 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q15_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 819 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q16_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 820 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_Q17_DELAY value to 1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 821 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_1_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 840 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_2_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 841 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_3_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 842 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_4_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 843 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_5_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 844 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_6_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 845 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_SKIP_7_VALUE value to 0x001 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 846 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_B64_REPEAT_CNT value to 2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 849 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL0 value to 0x00e - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 852 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL1 value to 0x00f - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 853 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL1 value to 0x01a - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 854 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL2 value to 0x01b - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 855 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL2 value to 0x029 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 856 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL3 value to 0x02a - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 857 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL3 value to 0x035 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 858 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL4 value to 0x036 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 859 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL4 value to 0x044 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 860 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL5 value to 0x045 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 861 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL5 value to 0x050 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 862 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL6 value to 0x051 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 863 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL6 value to 0x05f - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 864 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL7 value to 0x060 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 865 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL7 value to 0x06b - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 866 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL8 value to 0x06c - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 867 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL8 value to 0x07c - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 868 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL9 value to 0x07d - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 869 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL9 value to 0x088 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 870 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL10 value to 0x089 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 871 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL10 value to 0x09d - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 872 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL11 value to 0x09e - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 873 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL11 value to 0x0ac - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 874 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL12 value to 0x0ad - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 875 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL12 value to 0x0c1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 876 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL13 value to 0x0c2 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 877 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL13 value to 0x0d0 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 878 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL14 value to 0x0d1 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 879 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL14 value to 0x0e9 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 880 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_BASEADDR_CTRL15 value to 0x0ea - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 881 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_HIGHADDR_CTRL15 value to 0x0eb - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 882 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1D value to 0x000002FC000002FC000002FC000002FC0000001C0000001C0000001C0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 919 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1C value to 0x0000001C0000001C0000001C0000001D0000001C0000001C0000001C0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 920 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1B value to 0x0000001C0000001C0000001C0000001C0000001C0000001C0000001C0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 921 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_1A value to 0x0000001C0000001C000000100000001C0000001C0000001C000040080000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 922 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_19 value to 0x0000001C0000001C000040080000001C000024150000041C000024140000041C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 923 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_18 value to 0x000024140002041C000024140000141C0000001C000080180000001E0000001E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 924 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_17 value to 0x0000001E0000001E0000400A0000001F0000001E0000001E0000001E0000201E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 925 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_16 value to 0x0000001E000020060000011E000021060000011E000021060002011E00002106 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 926 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_15 value to 0x0000111E0000011E0000801A0000001C0000001C0000001C000040080000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 927 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_14 value to 0x000024150000041C000024140000041C000024140002041C000024140000141C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 928 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_13 value to 0x0000001C000080180000001E0000001E0000001E0000001E0000400A0000001F - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 929 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_12 value to 0x0000001E0000001E0000001E0000201E0000001E000020060000011E00002106 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 930 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_11 value to 0x0000011E000021060002011E000021060000111E0000011E0000801A0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 931 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_10 value to 0x0000001C0000001C000040080000001C0000001D000024140000041C00002414 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 932 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0F value to 0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 933 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0E value to 0x0000001F0000001E0000001E0000001E0000201E0000001E000020060000011E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 934 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0D value to 0x000021060000111E0000011E0000801A0000001C0000001C0000001C00004008 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 935 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0C value to 0x0000001C0000001D0000001C0000001C000024140000141C0000001C00008018 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 936 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0B value to 0x0000001E0000001E0000001E0000001E0000400A0000001F0000001E0000001E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 937 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_0A value to 0x0000001E0000201E0000001E000020060000111E0000011E0000801A0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 938 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_09 value to 0x0000001C0000001C000040080000001C0000001D0000001C0000001C00002014 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 939 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_08 value to 0x0000141C0000001C000080180000001E0000001E0000001E0000001E0000400A - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 940 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_07 value to 0x0000001F0000001E0000001E0000001E0000001E0000001E000020060001111E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 941 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_06 value to 0x0000011E0000801A0000001C0000001C0000001C000040080000001C0000001D - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 942 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_05 value to 0x0000001C0000001C000020140000141C0000001C000080180000001E0000001E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 943 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_04 value to 0x0000001E0000001E0000400A0000001F0000001E0000001E0000001E0000001E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 944 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_03 value to 0x0000001E000020060001111E0000011E0000801A0000001C0000001C0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 945 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_02 value to 0x000040080000001C0000001D0000001C0000001C000020140000141C0000001C - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 946 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_01 value to 0x000080180000001E0000001E0000001E0000001E0000400A0000001F0000001E - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 947 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INIT_00 value to 0x0000001E0000001E0000001E0000001E000020060001111E0000011E0000801A - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 948 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_03 value to 0x0000000000000000000000000000000000000000000000000000000000000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 954 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_02 value to 0x0000000000000000000000000000000000000000000000000000000000000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 955 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_01 value to 0x0000000000000000000000000000000000000000000000000000000000000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 956 
INFO:EDK:4130 - IPNAME: mpmc, INSTANCE:DDR2_SDRAM - tcl is overriding PARAMETER C_CTRL_BRAM_INITP_00 value to 0x0000000000000000000000000000000000000000000000000000000000000000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/mpmc_v6_05_a/data/mpmc_v2_1_0.mpd line 957 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS value to 4 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111000 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: xps_intc, INSTANCE:xps_intc_0 - tcl is overriding PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 - /DIST/it/sw/amd64/xilinx/13.4/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_01_a/data/xps_intc_v2_1_0.mpd line 89 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Done!
Writing filter settings....
Done writing filter settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.filters
Done writing Tab View settings to:
	/DIST/home/peters/nadja_cam_repo/VFBC_old/MB/etc/MB.gui
=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

=====================
Opened log file
=====================
=====================
Opened log file
=====================
Xilinx Platform Studio (XPS)
Xilinx EDK 13.4 Build EDK_O.87xd

Xilinx EDK 13.4 Build EDK_O.87xd

