#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 12 17:47:09 2023
# Process ID: 26956
# Current directory: E:/Arm/item/robei/item/step_top
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23784 E:\Arm\item\robei\item\step_top\step_top.xpr
# Log file: E:/Arm/item/robei/item/step_top/vivado.log
# Journal file: E:/Arm/item/robei/item/step_top\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Arm/item/robei/item/step_top/step_top.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 908.465 ; gain = 128.023
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 958.039 ; gain = 28.094
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_end on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [VRFC 10-426] cannot find port step_end on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:183]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_end_flagend on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_end_flagend on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_end_flagend on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-426] cannot find port step_end_flagend on this module [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:172]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "step_tb_behav -key {Behavioral:sim_1:Functional:step_tb} -tclbatch {step_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source step_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'step_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1003.770 ; gain = 9.445
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/status}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/step_end_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/status}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/A_step_control/step_now}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:15 . Memory (MB): peak = 1003.770 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1003.770 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1004.301 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1004.301 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1006.105 ; gain = 0.754
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.105 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1006.105 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/step_num}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/A_step_control/step_cnt}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1009.355 ; gain = 2.004
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1009.551 ; gain = 0.145
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/step_end_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/A_step_control/step_end}} 
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/step_tb/u_step_top/A_step_control/step_end_flag}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
WARNING: [VRFC 10-1315] redeclaration of ansi port step_end is not allowed [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:27]
ERROR: [VRFC 10-91] step_end_flag is not declared [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:57]
ERROR: [VRFC 10-91] step_end_flag is not declared [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:66]
ERROR: [VRFC 10-91] step_end_flag is not declared [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:72]
ERROR: [VRFC 10-91] step_end_flag is not declared [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:80]
ERROR: [VRFC 10-91] step_end_flag is not declared [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:87]
ERROR: [VRFC 10-2787] module step_control ignored due to previous errors [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2018.2/data/xsim/xsim.ini' copied to run dir:'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'step_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj step_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_top
WARNING: [VRFC 10-2379] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Arm/item/robei/item/step_top/step_top.srcs/sim_1/new/step_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module step_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Arm/item/robei/item/step_top/step_top.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto bc9fc0e1e07442b7a286bf480423e11e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot step_tb_behav xil_defaultlib.step_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v" Line 29. Module key doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v" Line 1. Module step_control doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key
Compiling module xil_defaultlib.step_control
Compiling module xil_defaultlib.step_top
Compiling module xil_defaultlib.step_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot step_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2018.2
Time resolution is 1 ps
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 1014.387 ; gain = 0.473
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Fri May 12 18:15:42 2023] Launched synth_1...
Run output will be captured here: E:/Arm/item/robei/item/step_top/step_top.runs/synth_1/runme.log
[Fri May 12 18:15:42 2023] Launched impl_1...
Run output will be captured here: E:/Arm/item/robei/item/step_top/step_top.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri May 12 23:44:50 2023...
