<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source E:/FYP/HLS/MAC_SAP/fyp/solution1/cosim.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main E:/FYP/HLS/MAC_SAP/fyp/solution1/cosim.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="fyp" solutionName="solution1" date="2020-11-02T20:55:04.436+0530"/>
        <logs message="ERROR: [COSIM 212-361] C TB post check failed, nonzero return value '1'." projectName="fyp" solutionName="solution1" date="2020-11-02T20:55:04.235+0530"/>
      </simLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/expiry_time' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.571+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/t_slot' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.557+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.549+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.540+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.530+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.521+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.512+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.504+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.496+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.487+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.479+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_q0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.470+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_d0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.462+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_d0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.454+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_we0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.446+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_we0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.437+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_ce0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.429+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_ce0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.421+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/dest_addr_mac_address0' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.412+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/dest_addr_mac_address0' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.404+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_q1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.396+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'ma_unitdatax_request/source_addr_mac_d1' to 0." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.387+0530" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'ma_unitdatax_request/source_addr_mac_d1' has no fanin or fanout and is left dangling.&#xD;&#xA;               Please use C simulation to confirm this function argument can be read from or written to." projectName="fyp" solutionName="solution1" date="2020-11-02T20:52:12.380+0530" type="Warning"/>
      </synLog>
      <simLog>
        <logs message="WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).&#xD;&#xA;## set designtopgroup [add_wave_group &quot;Design Top Signals&quot;]&#xD;&#xA;## set cinputgroup [add_wave_group &quot;C Inputs&quot; -into $designtopgroup]&#xD;&#xA;## set expiry_time_group [add_wave_group expiry_time(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/expiry_time -into $expiry_time_group -radix hex&#xD;&#xA;## set tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/tx_power_lvl -into $tx_power_lvl_group -radix hex&#xD;&#xA;## set d_rate_group [add_wave_group d_rate(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/d_rate -into $d_rate_group -radix hex&#xD;&#xA;## set t_slot_group [add_wave_group t_slot(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/t_slot -into $t_slot_group -radix hex&#xD;&#xA;## set c_identifier_group [add_wave_group c_identifier(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/c_identifier_channel_number -into $c_identifier_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/c_identifier_operating_class -into $c_identifier_group -radix hex&#xD;&#xA;## set s_class_group [add_wave_group s_class(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/s_class -into $s_class_group -radix hex&#xD;&#xA;## set up_group [add_wave_group up(wire) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/up -into $up_group -radix hex&#xD;&#xA;## set data_group [add_wave_group data(memory) -into $cinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/data_q0 -into $data_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/data_ce0 -into $data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/data_address0 -into $data_group -radix hex&#xD;&#xA;## set blocksiggroup [add_wave_group &quot;Block-level IO Handshake&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_start -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_done -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_idle -into $blocksiggroup&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_ready -into $blocksiggroup&#xD;&#xA;## set resetgroup [add_wave_group &quot;Reset&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_rst -into $resetgroup&#xD;&#xA;## set clockgroup [add_wave_group &quot;Clock&quot; -into $designtopgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AESL_inst_ma_unitdatax_request/ap_clk -into $clockgroup&#xD;&#xA;## set testbenchgroup [add_wave_group &quot;Test Bench Signals&quot;]&#xD;&#xA;## set tbinternalsiggroup [add_wave_group &quot;Internal Signals&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_simstatus_group [add_wave_group &quot;Simulation Status&quot; -into $tbinternalsiggroup]&#xD;&#xA;## set tb_portdepth_group [add_wave_group &quot;Port Depth&quot; -into $tbinternalsiggroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/ready_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/done_cnt -into $tb_simstatus_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_data -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_up -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_s_class -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_c_identifier_operating_class -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_c_identifier_channel_number -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_d_rate -into $tb_portdepth_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/LENGTH_tx_power_lvl -into $tb_portdepth_group -radix hex&#xD;&#xA;## set tbcinputgroup [add_wave_group &quot;C Inputs&quot; -into $testbenchgroup]&#xD;&#xA;## set tb_expiry_time_group [add_wave_group expiry_time(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/expiry_time -into $tb_expiry_time_group -radix hex&#xD;&#xA;## set tb_tx_power_lvl_group [add_wave_group tx_power_lvl(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/tx_power_lvl -into $tb_tx_power_lvl_group -radix hex&#xD;&#xA;## set tb_d_rate_group [add_wave_group d_rate(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/d_rate -into $tb_d_rate_group -radix hex&#xD;&#xA;## set tb_t_slot_group [add_wave_group t_slot(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/t_slot -into $tb_t_slot_group -radix hex&#xD;&#xA;## set tb_c_identifier_group [add_wave_group c_identifier(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/c_identifier_channel_number -into $tb_c_identifier_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/c_identifier_operating_class -into $tb_c_identifier_group -radix hex&#xD;&#xA;## set tb_s_class_group [add_wave_group s_class(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/s_class -into $tb_s_class_group -radix hex&#xD;&#xA;## set tb_up_group [add_wave_group up(wire) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/up -into $tb_up_group -radix hex&#xD;&#xA;## set tb_data_group [add_wave_group data(memory) -into $tbcinputgroup]&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/data_q0 -into $tb_data_group -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/data_ce0 -into $tb_data_group -color #ffff00 -radix hex&#xD;&#xA;## add_wave /apatb_ma_unitdatax_request_top/data_address0 -into $tb_data_group -radix hex&#xD;&#xA;## save_wave_config ma_unitdatax_request.wcfg&#xD;&#xA;## run all&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// Inter-Transaction Progress: Completed Transaction / Total Transaction&#xD;&#xA;// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%&#xD;&#xA;//&#xD;&#xA;// RTL Simulation : &quot;Inter-Transaction Progress&quot; [&quot;Intra-Transaction Progress&quot;] @ &quot;Simulation Time&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;// RTL Simulation : 0 / 2 [0.00%] @ &quot;125000&quot;&#xD;&#xA;// RTL Simulation : 1 / 2 [100.00%] @ &quot;15775000&quot;&#xD;&#xA;// RTL Simulation : 2 / 2 [100.00%] @ &quot;31415000&quot;&#xD;&#xA;////////////////////////////////////////////////////////////////////////////////////&#xD;&#xA;$finish called at time : 31455 ns : File &quot;E:/FYP/HLS/MAC_SAP/fyp/solution1/sim/verilog/ma_unitdatax_request.autotb.v&quot; Line 659&#xD;&#xA;## quit" projectName="fyp" solutionName="solution1" date="2020-11-02T20:55:03.820+0530" type="Warning"/>
      </simLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
