<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Innovus 15.20-p005_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pgmicro04)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Thu Feb 23 11:47:05 2023</TD></TR>
<TR><TD>#  Design:          /TD><TD>minimips</TD></TR>
<TR><TD>#  Command:    </TD><TD>check_design -all</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>I/O pins connected to non IO insts (fine for a block though)</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>I/O pins connected to non IO insts (fine for a block though)</B></P></CAPTION>
    <TR>
    <TD><B>I/O Pin</B><BR></TD>
    <TD><B>Non I/O Instance</B><BR></TD>
    <TR>
    <TD>clock<BR></TD>
    <TD>clock__L1_I0<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>FE_OFC102_reset<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3339<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3351<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3338<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3337<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3340<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3341<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3342<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3343<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3344<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3345<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3346<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3347<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3348<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3349<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3350<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3363<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3403<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3400<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g3401<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4087<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4092<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4093<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4096<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4102<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4112<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4105<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4113<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4106<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4104<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4101<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4111<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4100<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4107<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>g4103<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g7775<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12034<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12035<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12038<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12039<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12040<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12041<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12042<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g7660<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12043<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12044<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g7684<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U3_di_g12116<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4447<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4452<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4453<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4456<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4461<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4462<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4463<BR></TD>
    <TR>
    <TD>reset<BR></TD>
    <TD>U8_syscop_g4473<BR></TD>
    <TR>
    <TD>ram_req<BR></TD>
    <TD>g3409<BR></TD>
    <TR>
    <TD>ram_adr[31]<BR></TD>
    <TD>g3365<BR></TD>
    <TR>
    <TD>ram_adr[30]<BR></TD>
    <TD>g3366<BR></TD>
    <TR>
    <TD>ram_adr[29]<BR></TD>
    <TD>g3367<BR></TD>
    <TR>
    <TD>ram_adr[28]<BR></TD>
    <TD>g3368<BR></TD>
    <TR>
    <TD>ram_adr[27]<BR></TD>
    <TD>g3369<BR></TD>
    <TR>
    <TD>ram_adr[26]<BR></TD>
    <TD>g3370<BR></TD>
    <TR>
    <TD>ram_adr[25]<BR></TD>
    <TD>g3371<BR></TD>
    <TR>
    <TD>ram_adr[24]<BR></TD>
    <TD>g3372<BR></TD>
    <TR>
    <TD>ram_adr[23]<BR></TD>
    <TD>g3373<BR></TD>
    <TR>
    <TD>ram_adr[22]<BR></TD>
    <TD>g3374<BR></TD>
    <TR>
    <TD>ram_adr[21]<BR></TD>
    <TD>g3375<BR></TD>
    <TR>
    <TD>ram_adr[20]<BR></TD>
    <TD>g3376<BR></TD>
    <TR>
    <TD>ram_adr[19]<BR></TD>
    <TD>g3378<BR></TD>
    <TR>
    <TD>ram_adr[18]<BR></TD>
    <TD>g3377<BR></TD>
    <TR>
    <TD>ram_adr[17]<BR></TD>
    <TD>g3379<BR></TD>
    <TR>
    <TD>ram_adr[16]<BR></TD>
    <TD>g3380<BR></TD>
    <TR>
    <TD>ram_adr[15]<BR></TD>
    <TD>g3381<BR></TD>
    <TR>
    <TD>ram_adr[14]<BR></TD>
    <TD>g3382<BR></TD>
    <TR>
    <TD>ram_adr[13]<BR></TD>
    <TD>g3383<BR></TD>
    <TR>
    <TD>ram_adr[12]<BR></TD>
    <TD>g3384<BR></TD>
    <TR>
    <TD>ram_adr[11]<BR></TD>
    <TD>g3385<BR></TD>
    <TR>
    <TD>ram_adr[10]<BR></TD>
    <TD>g3386<BR></TD>
    <TR>
    <TD>ram_adr[9]<BR></TD>
    <TD>g3387<BR></TD>
    <TR>
    <TD>ram_adr[8]<BR></TD>
    <TD>g3388<BR></TD>
    <TR>
    <TD>ram_adr[7]<BR></TD>
    <TD>g3389<BR></TD>
    <TR>
    <TD>ram_adr[6]<BR></TD>
    <TD>g3390<BR></TD>
    <TR>
    <TD>ram_adr[5]<BR></TD>
    <TD>g3391<BR></TD>
    <TR>
    <TD>ram_adr[4]<BR></TD>
    <TD>g3392<BR></TD>
    <TR>
    <TD>ram_adr[3]<BR></TD>
    <TD>g3394<BR></TD>
    <TR>
    <TD>ram_adr[2]<BR></TD>
    <TD>g3393<BR></TD>
    <TR>
    <TD>ram_adr[1]<BR></TD>
    <TD>g3395<BR></TD>
    <TR>
    <TD>ram_adr[0]<BR></TD>
    <TD>g3396<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g40<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g41<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g42<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g43<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g44<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g25<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g31<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g29<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g23<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g13<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g14<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g16<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g17<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g18<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g19<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g20<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g21<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g22<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g24<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g26<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g27<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g28<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g30<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g32<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g39<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g15<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g37<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g35<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g33<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g36<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g34<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>U9_bus_ctrl_g38<BR></TD>
    <TR>
    <TD>ram_r_w<BR></TD>
    <TD>g4306<BR></TD>
    <TR>
    <TD>ram_data[31]<BR></TD>
    <TD>g3694<BR></TD>
    <TR>
    <TD>ram_data[31]<BR></TD>
    <TD>U9_bus_ctrl_g13<BR></TD>
    <TR>
    <TD>ram_data[30]<BR></TD>
    <TD>g3693<BR></TD>
    <TR>
    <TD>ram_data[30]<BR></TD>
    <TD>U9_bus_ctrl_g14<BR></TD>
    <TR>
    <TD>ram_data[29]<BR></TD>
    <TD>g3691<BR></TD>
    <TR>
    <TD>ram_data[29]<BR></TD>
    <TD>U9_bus_ctrl_g15<BR></TD>
    <TR>
    <TD>ram_data[28]<BR></TD>
    <TD>g3690<BR></TD>
    <TR>
    <TD>ram_data[28]<BR></TD>
    <TD>U9_bus_ctrl_g16<BR></TD>
    <TR>
    <TD>ram_data[27]<BR></TD>
    <TD>g3702<BR></TD>
    <TR>
    <TD>ram_data[27]<BR></TD>
    <TD>U9_bus_ctrl_g17<BR></TD>
    <TR>
    <TD>ram_data[26]<BR></TD>
    <TD>g3699<BR></TD>
    <TR>
    <TD>ram_data[26]<BR></TD>
    <TD>U9_bus_ctrl_g18<BR></TD>
    <TR>
    <TD>ram_data[25]<BR></TD>
    <TD>g3700<BR></TD>
    <TR>
    <TD>ram_data[25]<BR></TD>
    <TD>U9_bus_ctrl_g19<BR></TD>
    <TR>
    <TD>ram_data[24]<BR></TD>
    <TD>g3701<BR></TD>
    <TR>
    <TD>ram_data[24]<BR></TD>
    <TD>U9_bus_ctrl_g20<BR></TD>
    <TR>
    <TD>ram_data[23]<BR></TD>
    <TD>g3689<BR></TD>
    <TR>
    <TD>ram_data[23]<BR></TD>
    <TD>U9_bus_ctrl_g21<BR></TD>
    <TR>
    <TD>ram_data[22]<BR></TD>
    <TD>g3688<BR></TD>
    <TR>
    <TD>ram_data[22]<BR></TD>
    <TD>U9_bus_ctrl_g22<BR></TD>
    <TR>
    <TD>ram_data[21]<BR></TD>
    <TD>g3687<BR></TD>
    <TR>
    <TD>ram_data[21]<BR></TD>
    <TD>U9_bus_ctrl_g23<BR></TD>
    <TR>
    <TD>ram_data[20]<BR></TD>
    <TD>g3686<BR></TD>
    <TR>
    <TD>ram_data[20]<BR></TD>
    <TD>U9_bus_ctrl_g24<BR></TD>
    <TR>
    <TD>ram_data[19]<BR></TD>
    <TD>g3684<BR></TD>
    <TR>
    <TD>ram_data[19]<BR></TD>
    <TD>U9_bus_ctrl_g25<BR></TD>
    <TR>
    <TD>ram_data[18]<BR></TD>
    <TD>g3683<BR></TD>
    <TR>
    <TD>ram_data[18]<BR></TD>
    <TD>U9_bus_ctrl_g26<BR></TD>
    <TR>
    <TD>ram_data[17]<BR></TD>
    <TD>g3678<BR></TD>
    <TR>
    <TD>ram_data[17]<BR></TD>
    <TD>U9_bus_ctrl_g27<BR></TD>
    <TR>
    <TD>ram_data[16]<BR></TD>
    <TD>g3682<BR></TD>
    <TR>
    <TD>ram_data[16]<BR></TD>
    <TD>U9_bus_ctrl_g28<BR></TD>
    <TR>
    <TD>ram_data[15]<BR></TD>
    <TD>g3681<BR></TD>
    <TR>
    <TD>ram_data[15]<BR></TD>
    <TD>U9_bus_ctrl_g29<BR></TD>
    <TR>
    <TD>ram_data[14]<BR></TD>
    <TD>g3680<BR></TD>
    <TR>
    <TD>ram_data[14]<BR></TD>
    <TD>U9_bus_ctrl_g30<BR></TD>
    <TR>
    <TD>ram_data[13]<BR></TD>
    <TD>g3698<BR></TD>
    <TR>
    <TD>ram_data[13]<BR></TD>
    <TD>U9_bus_ctrl_g31<BR></TD>
    <TR>
    <TD>ram_data[12]<BR></TD>
    <TD>g3679<BR></TD>
    <TR>
    <TD>ram_data[12]<BR></TD>
    <TD>U9_bus_ctrl_g32<BR></TD>
    <TR>
    <TD>ram_data[11]<BR></TD>
    <TD>g4262<BR></TD>
    <TR>
    <TD>ram_data[11]<BR></TD>
    <TD>U9_bus_ctrl_g33<BR></TD>
    <TR>
    <TD>ram_data[10]<BR></TD>
    <TD>g4252<BR></TD>
    <TR>
    <TD>ram_data[10]<BR></TD>
    <TD>U9_bus_ctrl_g34<BR></TD>
    <TR>
    <TD>ram_data[9]<BR></TD>
    <TD>g4264<BR></TD>
    <TR>
    <TD>ram_data[9]<BR></TD>
    <TD>U9_bus_ctrl_g35<BR></TD>
    <TR>
    <TD>ram_data[8]<BR></TD>
    <TD>g4251<BR></TD>
    <TR>
    <TD>ram_data[8]<BR></TD>
    <TD>U9_bus_ctrl_g36<BR></TD>
    <TR>
    <TD>ram_data[7]<BR></TD>
    <TD>g4263<BR></TD>
    <TR>
    <TD>ram_data[7]<BR></TD>
    <TD>U9_bus_ctrl_g37<BR></TD>
    <TR>
    <TD>ram_data[6]<BR></TD>
    <TD>g4261<BR></TD>
    <TR>
    <TD>ram_data[6]<BR></TD>
    <TD>U9_bus_ctrl_g38<BR></TD>
    <TR>
    <TD>ram_data[5]<BR></TD>
    <TD>g3697<BR></TD>
    <TR>
    <TD>ram_data[5]<BR></TD>
    <TD>U9_bus_ctrl_g39<BR></TD>
    <TR>
    <TD>ram_data[4]<BR></TD>
    <TD>g3696<BR></TD>
    <TR>
    <TD>ram_data[4]<BR></TD>
    <TD>U9_bus_ctrl_g40<BR></TD>
    <TR>
    <TD>ram_data[3]<BR></TD>
    <TD>g3695<BR></TD>
    <TR>
    <TD>ram_data[3]<BR></TD>
    <TD>U9_bus_ctrl_g41<BR></TD>
    <TR>
    <TD>ram_data[2]<BR></TD>
    <TD>g3692<BR></TD>
    <TR>
    <TD>ram_data[2]<BR></TD>
    <TD>U9_bus_ctrl_g42<BR></TD>
    <TR>
    <TD>ram_data[1]<BR></TD>
    <TD>g3685<BR></TD>
    <TR>
    <TD>ram_data[1]<BR></TD>
    <TD>U9_bus_ctrl_g43<BR></TD>
    <TR>
    <TD>ram_data[0]<BR></TD>
    <TD>g3677<BR></TD>
    <TR>
    <TD>ram_data[0]<BR></TD>
    <TD>U9_bus_ctrl_g44<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g3364<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g4387<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g3543<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>g3409<BR></TD>
    <TR>
    <TD>ram_ack<BR></TD>
    <TD>U9_bus_ctrl_req_allowed_reg<BR></TD>
    <TR>
    <TD>it_mat<BR></TD>
    <TD>it_mat_clk_reg<BR></TD>
</TABLE>

</BODY>
</HTML>
