// Seed: 1146660925
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  module_0 modCall_1 ();
  output wire id_4;
  inout wire id_3;
  input wire _id_2;
  output wire id_1;
  logic id_6, id_7;
  wire [id_2 : 1 'd0] id_8;
endmodule
module module_2 #(
    parameter id_1 = 32'd79
) (
    output uwire id_0,
    input  tri1  _id_1,
    output tri0  id_2,
    output tri0  id_3,
    output uwire id_4
    , id_9,
    output wire  id_5,
    input  wire  id_6,
    output uwire id_7
);
  assign id_0 = -1 * 1;
  or primCall (id_0, id_10, id_11, id_6, id_9);
  logic [id_1 : 1] id_10;
  wire id_11 = id_1;
  module_0 modCall_1 ();
endmodule
