Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Jul 25 13:23:24 2024


Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                          
+----------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/rtl/hs_dual_ad.v                    
|            | E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/ipcore/pll_clk/pll_clk.idf      
| Output     | E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/compile/hs_dual_ad_comp.adf     
|            | E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/compile/hs_dual_ad.cmr          
|            | E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj/compile/cmr.db                  
+----------------------------------------------------------------------------------------------------------------------------------+


Flow Command: compile -include_path {E:/NEU/FPGA/Learn/Learn_DigitalLogic/4WithHardware/logos/Dual_AD/37_hs_dual_ad/prj} -top_module hs_dual_ad
Peak memory: 137 MB
Total CPU time to compile completion : 0h:0m:0s
Process Total CPU time to compile completion : 0h:0m:0s
Total real time to compile completion : 0h:0m:4s
