<testsuite errors="0" failures="1" hostname="ismael-SATELLITE-L755" name="testsuite" skipped="0" tests="2"><testcase classname="tb_lib.example_vhdl_tb" name="test_alive" time="0.4"><system-out>               0 fs - default              -    INFO - Hello world test_alive
simulation stopped @100ns with status 0
</system-out></testcase><testcase classname="tb_lib.example_vhdl_tb" name="test_0" time="0.3"><system-out>               0 fs - default              -    INFO - Hello world test_0
               0 fs - check                -   ERROR - error expected
/usr/local/lib/python2.7/dist-packages/vunit/vhdl/core/src/core_pkg.vhd:84:7:@0ms:(report failure): Stop simulation on log level error
/home/ismael/git/colibri/test/editor/vunit_out/test_output/tb_lib.example_vhdl_tb.test_0_74db3c58104988edaa312a898f27a10cd1db569f/ghdl/example_vhdl_tb-bench:error: report failed
/home/ismael/git/colibri/test/editor/vunit_out/test_output/tb_lib.example_vhdl_tb.test_0_74db3c58104988edaa312a898f27a10cd1db569f/ghdl/example_vhdl_tb-bench:error: simulation failed
</system-out><failure message="Failed" /></testcase></testsuite>
