library work;
use work.all;

library IEEE;
use ieee.std_logic_1164.all;

entity PostProcess is 
port (I1, I2: in std_logic_vector(7 downto 0);
		Cin: in std_logic;
		O1: out std_logic;
		O2: out std_logic_vector(7 downto 0));
end entity;

architecture arch of PostProcess is 
	
	signal flow: std_logic_vector(7 downto 0);
	
	component AndMux
		port(A,B: in std_logic; C: out std_logic);
	end component;
	
	component OrMux
		port(A,B: in std_logic; C: out std_logic);
	end component;
	
	component XorMux
		port(A,B: in std_logic; C: out std_logic);
	end component;
	
	component NotMux
		port(A: in std_logic; B: out std_logic);
	end component;
	
	begin
	
	pretag: for j in 0 to 7 generate
		pre_XorInst1: XorMux port map(A => Cin, B => I2(j), C => flow(j));
		pre_AndInst: AndMux port map(A => I1(j), B =>  flow(j), C => O1(j));
		pre_XorInst2: XorMux port map(A => I1(j), B => flow(j), C => O2(j));
	end generate;
		
	
	
end arch;