#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:26:26 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Apr 29 11:40:59 2014
# Process ID: 27394
# Log file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.log
# Journal file: /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.xpr
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" }  [get_bd_intf_pins clk_wiz_0/s_axi_lite]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
set_property location {3.5 2147 502} [get_bd_cells hhb_query_0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins clk_wiz_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
startgroup
set_property -dict [list CONFIG.PRIMITIVE {MMCM}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
startgroup
endgroup
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
endgroup
set_property location {4 2406 716} [get_bd_cells hhb_query_0]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/s_axi_aclk]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins clk_wiz_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs synth_1
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs synth_1
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins processing_system7_0_axi_periph/M02_ACLK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M02_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
export_hardware [get_files /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd] [get_runs impl_1] -bitstream
launch_sdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
export_hardware [get_files /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd] [get_runs impl_1] -bitstream
launch_sdk -bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system_wrapper.bit -workspace /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export -hwspec /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.sdk/SDK/SDK_Export/hw/zynq_system.xml
open_bd_design {/home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.srcs/sources_1/bd/zynq_system/zynq_system.bd}
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_clock_converter:2.1 axi_clock_converter_0
endgroup
delete_bd_objs [get_bd_intf_nets processing_system7_0_axi_periph_M01_AXI]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/M_AXI] [get_bd_intf_pins hwfreqscale_simple_adder_0/S_AXI_BUS_A]
connect_bd_intf_net [get_bd_intf_pins axi_clock_converter_0/S_AXI] [get_bd_intf_pins processing_system7_0_axi_periph/M01_AXI]
connect_bd_net -net [get_bd_nets clk_wiz_0_clk_out1] [get_bd_pins axi_clock_converter_0/m_axi_aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axi_clock_converter_0/m_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
disconnect_bd_net /clk_wiz_0_clk_out1 [get_bd_pins processing_system7_0_axi_periph/M01_ACLK]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins processing_system7_0_axi_periph/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets processing_system7_0_FCLK_CLK0] [get_bd_pins axi_clock_converter_0/s_axi_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net -net [get_bd_nets rst_processing_system7_0_50M_peripheral_aresetn] [get_bd_pins axi_clock_converter_0/s_axi_aresetn] [get_bd_pins rst_processing_system7_0_50M/peripheral_aresetn]
validate_bd_design
assign_bd_address
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
launch_runs impl_1
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
file copy -force /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/ipi_prj_example/ipi_prj_example.runs/impl_1/zynq_system_wrapper.bit /home/ee/s/sf306/HeterogeneousHeartbeats/hardware/configuration_bitstreams/hhb_example_system.bit
