

================================================================
== Vitis HLS Report for 'Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12'
================================================================
* Date:           Thu May  9 19:06:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.984 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        2|     4098|  6.666 ns|  13.659 us|    2|  4098|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1406_12  |        0|     4096|         3|          2|          2|  0 ~ 2048|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+---------+--------+-----+
|       Name      | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+-----------------+---------+------+---------+--------+-----+
|DSP              |        -|     -|        -|       -|    -|
|Expression       |        -|     -|        0|      55|    -|
|FIFO             |        -|     -|        -|       -|    -|
|Instance         |        -|     -|        -|       -|    -|
|Memory           |        -|     -|        -|       -|    -|
|Multiplexer      |        -|     -|        -|     158|    -|
|Register         |        -|     -|      140|       -|    -|
+-----------------+---------+------+---------+--------+-----+
|Total            |        0|     0|      140|     213|    0|
+-----------------+---------+------+---------+--------+-----+
|Available        |     1934|  1968|  1799680|  899840|  463|
+-----------------+---------+------+---------+--------+-----+
|Utilization (%)  |        0|     0|       ~0|      ~0|    0|
+-----------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |x_4_fu_163_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op50_write_state2    |       and|   0|  0|   2|           1|           1|
    |cmp526_fu_179_p2                  |      icmp|   0|  0|  13|          13|          13|
    |icmp_ln1406_fu_169_p2             |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |or_ln1423_1_fu_197_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1423_2_fu_185_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln1423_fu_191_p2               |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  55|          46|          36|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |    2|          3|    1|          3|
    |ap_done_int                  |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |    2|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |    2|          2|    1|          2|
    |ap_sig_allocacmp_x_3         |   12|          2|   12|         24|
    |bytePlanes_plane0_blk_n      |    2|          2|    1|          2|
    |img_blk_n                    |    2|          2|    1|          2|
    |img_din                      |  120|          3|  120|        360|
    |x_fu_92                      |   12|          2|   12|         24|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  158|         22|  151|        423|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |icmp_ln1406_reg_329          |   1|   0|    1|          0|
    |or_ln1423_1_reg_337          |   1|   0|    1|          0|
    |or_ln1423_reg_333            |   1|   0|    1|          0|
    |tmp_10_reg_356               |  30|   0|   30|          0|
    |tmp_7_reg_341                |  30|   0|   30|          0|
    |tmp_8_reg_346                |  30|   0|   30|          0|
    |tmp_9_reg_351                |  30|   0|   30|          0|
    |x_fu_92                      |  12|   0|   12|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 140|   0|  140|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12|  return value|
|img_din                           |  out|  120|     ap_fifo|                                               img|       pointer|
|img_num_data_valid                |   in|    3|     ap_fifo|                                               img|       pointer|
|img_fifo_cap                      |   in|    3|     ap_fifo|                                               img|       pointer|
|img_full_n                        |   in|    1|     ap_fifo|                                               img|       pointer|
|img_write                         |  out|    1|     ap_fifo|                                               img|       pointer|
|bytePlanes_plane0_dout            |   in|  256|     ap_fifo|                                 bytePlanes_plane0|       pointer|
|bytePlanes_plane0_num_data_valid  |   in|   10|     ap_fifo|                                 bytePlanes_plane0|       pointer|
|bytePlanes_plane0_fifo_cap        |   in|   10|     ap_fifo|                                 bytePlanes_plane0|       pointer|
|bytePlanes_plane0_empty_n         |   in|    1|     ap_fifo|                                 bytePlanes_plane0|       pointer|
|bytePlanes_plane0_read            |  out|    1|     ap_fifo|                                 bytePlanes_plane0|       pointer|
|trunc_ln1393_2                    |   in|   12|     ap_none|                                    trunc_ln1393_2|        scalar|
|icmp_ln1396                       |   in|    1|     ap_none|                                       icmp_ln1396|        scalar|
|sub525_cast                       |   in|   12|     ap_none|                                       sub525_cast|        scalar|
|empty                             |   in|    1|     ap_none|                                             empty|        scalar|
+----------------------------------+-----+-----+------------+--------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 6 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%muxLogicCE_to_tmp = muxlogic"   --->   Operation 7 'muxlogic' 'muxLogicCE_to_tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub525_cast_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_sub525_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sub525_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub525_cast"   --->   Operation 10 'read' 'sub525_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp_ln1396_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_icmp_ln1396_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%icmp_ln1396_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1396"   --->   Operation 12 'read' 'icmp_ln1396_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln1393_2_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_trunc_ln1393_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%trunc_ln1393_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln1393_2"   --->   Operation 14 'read' 'trunc_ln1393_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sub525_cast_cast = sext i12 %sub525_cast_read"   --->   Operation 15 'sext' 'sub525_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1406 = muxlogic i12 0"   --->   Operation 19 'muxlogic' 'muxLogicData_to_store_ln1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1406 = muxlogic i12 %x"   --->   Operation 20 'muxlogic' 'muxLogicAddr_to_store_ln1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.41ns)   --->   "%store_ln1406 = store i12 0, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 21 'store' 'store_ln1406' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1412_13"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x_3 = muxlogic i12 %x"   --->   Operation 23 'muxlogic' 'MuxLogicAddr_to_x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_3 = load i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 24 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.81ns)   --->   "%x_4 = add i12 %x_3, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 25 'add' 'x_4' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 26 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.81ns)   --->   "%icmp_ln1406 = icmp_eq  i12 %x_3, i12 %trunc_ln1393_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 27 'icmp' 'icmp_ln1406' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1406 = br i1 %icmp_ln1406, void %VITIS_LOOP_1412_13.split, void %for.inc538.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 28 'br' 'br_ln1406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1406 = zext i12 %x_3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 29 'zext' 'zext_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.81ns)   --->   "%cmp526 = icmp_slt  i13 %zext_ln1406, i13 %sub525_cast_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 30 'icmp' 'cmp526' <Predicate = (!icmp_ln1406)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node or_ln1423)   --->   "%or_ln1423_2 = or i1 %icmp_ln1396_read, i1 %tmp" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1423]   --->   Operation 31 'or' 'or_ln1423_2' <Predicate = (!icmp_ln1406)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.30ns) (out node of the LUT)   --->   "%or_ln1423 = or i1 %or_ln1423_2, i1 %cmp526" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1423]   --->   Operation 32 'or' 'or_ln1423' <Predicate = (!icmp_ln1406)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1423 = br i1 %or_ln1423, void %for.inc522.1, void %if.then530" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1423]   --->   Operation 33 'br' 'br_ln1423' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.30ns)   --->   "%or_ln1423_1 = or i1 %cmp526, i1 %icmp_ln1396_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1423]   --->   Operation 34 'or' 'or_ln1423_1' <Predicate = (!icmp_ln1406)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln1423 = br i1 %or_ln1423_1, void %for.inc532.1, void %if.then530.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1423]   --->   Operation 35 'br' 'br_ln1423' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1406 = muxlogic i12 %x_4"   --->   Operation 36 'muxlogic' 'muxLogicData_to_store_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1406 = muxlogic i12 %x"   --->   Operation 37 'muxlogic' 'muxLogicAddr_to_store_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.41ns)   --->   "%store_ln1406 = store i12 %x_4, i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 38 'store' 'store_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.41>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1406 = br void %VITIS_LOOP_1412_13" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 39 'br' 'br_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 60 'ret' 'ret_ln0' <Predicate = (icmp_ln1406)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln1408 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_24" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1408]   --->   Operation 40 'specpipeline' 'specpipeline_ln1408' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln1406 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1406]   --->   Operation 41 'specloopname' 'specloopname_ln1406' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rd = muxlogic"   --->   Operation 42 'muxlogic' 'muxLogicCE_to_rd' <Predicate = (!icmp_ln1406)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.12ns)   --->   "%rd = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1411]   --->   Operation 43 'read' 'rd' <Predicate = (!icmp_ln1406)> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 96, i32 125" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 44 'partselect' 'tmp_2' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 64, i32 93" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 45 'partselect' 'tmp_3' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 32, i32 61" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 46 'partselect' 'tmp_4' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln1424 = trunc i256 %rd" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 47 'trunc' 'trunc_ln1424' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i30.i30.i30.i30, i30 %tmp_2, i30 %tmp_3, i30 %tmp_4, i30 %trunc_ln1424" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 48 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1424 = muxlogic i120 %p_s"   --->   Operation 49 'muxlogic' 'muxLogicData_to_write_ln1424' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.85ns)   --->   "%write_ln1424 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_s" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 50 'write' 'write_ln1424' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1424 = br void %for.inc522.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 51 'br' 'br_ln1424' <Predicate = (!icmp_ln1406 & or_ln1423)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 224, i32 253" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 52 'partselect' 'tmp_7' <Predicate = (!icmp_ln1406 & or_ln1423_1)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 192, i32 221" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 53 'partselect' 'tmp_8' <Predicate = (!icmp_ln1406 & or_ln1423_1)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 160, i32 189" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 54 'partselect' 'tmp_9' <Predicate = (!icmp_ln1406 & or_ln1423_1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i30 @_ssdm_op_PartSelect.i30.i256.i32.i32, i256 %rd, i32 128, i32 157" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 55 'partselect' 'tmp_10' <Predicate = (!icmp_ln1406 & or_ln1423_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i30.i30.i30.i30, i30 %tmp_7, i30 %tmp_8, i30 %tmp_9, i30 %tmp_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 56 'bitconcatenate' 'p_0' <Predicate = (or_ln1423_1)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1424 = muxlogic i120 %p_0"   --->   Operation 57 'muxlogic' 'muxLogicData_to_write_ln1424' <Predicate = (or_ln1423_1)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.85ns)   --->   "%write_ln1424 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 58 'write' 'write_ln1424' <Predicate = (or_ln1423_1)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln1424 = br void %for.inc532.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1424]   --->   Operation 59 'br' 'br_ln1424' <Predicate = (or_ln1423_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln1393_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1396]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes_plane0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub525_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                                 (alloca           ) [ 0100]
muxLogicCE_to_tmp                 (muxlogic         ) [ 0000]
tmp                               (read             ) [ 0000]
muxLogicCE_to_sub525_cast_read    (muxlogic         ) [ 0000]
sub525_cast_read                  (read             ) [ 0000]
muxLogicCE_to_icmp_ln1396_read    (muxlogic         ) [ 0000]
icmp_ln1396_read                  (read             ) [ 0000]
muxLogicCE_to_trunc_ln1393_2_read (muxlogic         ) [ 0000]
trunc_ln1393_2_read               (read             ) [ 0000]
sub525_cast_cast                  (sext             ) [ 0000]
specmemcore_ln0                   (specmemcore      ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
specinterface_ln0                 (specinterface    ) [ 0000]
muxLogicData_to_store_ln1406      (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln1406      (muxlogic         ) [ 0000]
store_ln1406                      (store            ) [ 0000]
br_ln0                            (br               ) [ 0000]
MuxLogicAddr_to_x_3               (muxlogic         ) [ 0000]
x_3                               (load             ) [ 0000]
x_4                               (add              ) [ 0000]
speclooptripcount_ln0             (speclooptripcount) [ 0000]
icmp_ln1406                       (icmp             ) [ 0110]
br_ln1406                         (br               ) [ 0000]
zext_ln1406                       (zext             ) [ 0000]
cmp526                            (icmp             ) [ 0000]
or_ln1423_2                       (or               ) [ 0000]
or_ln1423                         (or               ) [ 0010]
br_ln1423                         (br               ) [ 0000]
or_ln1423_1                       (or               ) [ 0111]
br_ln1423                         (br               ) [ 0000]
muxLogicData_to_store_ln1406      (muxlogic         ) [ 0000]
muxLogicAddr_to_store_ln1406      (muxlogic         ) [ 0000]
store_ln1406                      (store            ) [ 0000]
br_ln1406                         (br               ) [ 0000]
specpipeline_ln1408               (specpipeline     ) [ 0000]
specloopname_ln1406               (specloopname     ) [ 0000]
muxLogicCE_to_rd                  (muxlogic         ) [ 0000]
rd                                (read             ) [ 0000]
tmp_2                             (partselect       ) [ 0000]
tmp_3                             (partselect       ) [ 0000]
tmp_4                             (partselect       ) [ 0000]
trunc_ln1424                      (trunc            ) [ 0000]
p_s                               (bitconcatenate   ) [ 0000]
muxLogicData_to_write_ln1424      (muxlogic         ) [ 0000]
write_ln1424                      (write            ) [ 0000]
br_ln1424                         (br               ) [ 0000]
tmp_7                             (partselect       ) [ 0101]
tmp_8                             (partselect       ) [ 0101]
tmp_9                             (partselect       ) [ 0101]
tmp_10                            (partselect       ) [ 0101]
p_0                               (bitconcatenate   ) [ 0000]
muxLogicData_to_write_ln1424      (muxlogic         ) [ 0000]
write_ln1424                      (write            ) [ 0000]
br_ln1424                         (br               ) [ 0000]
ret_ln0                           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln1393_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1393_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln1396">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1396"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bytePlanes_plane0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes_plane0"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub525_cast">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub525_cast"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="img">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i256.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i30.i30.i30.i30"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i120P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="x_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tmp_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="sub525_cast_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="12" slack="0"/>
<pin id="104" dir="0" index="1" bw="12" slack="0"/>
<pin id="105" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub525_cast_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="icmp_ln1396_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1396_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="trunc_ln1393_2_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="12" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1393_2_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rd_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="256" slack="0"/>
<pin id="122" dir="0" index="1" bw="256" slack="0"/>
<pin id="123" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rd/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="120" slack="0"/>
<pin id="129" dir="0" index="2" bw="120" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1424/2 write_ln1424/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="1" index="0" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_tmp/1 muxLogicCE_to_rd/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="muxLogicCE_to_sub525_cast_read_fu_135">
<pin_list>
<pin id="136" dir="1" index="0" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sub525_cast_read/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="muxLogicCE_to_icmp_ln1396_read_fu_137">
<pin_list>
<pin id="138" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_icmp_ln1396_read/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="muxLogicCE_to_trunc_ln1393_2_read_fu_139">
<pin_list>
<pin id="140" dir="1" index="0" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_trunc_ln1393_2_read/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub525_cast_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="12" slack="0"/>
<pin id="143" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub525_cast_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="muxLogicData_to_store_ln1406_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln1406/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="muxLogicAddr_to_store_ln1406_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="12" slack="0"/>
<pin id="151" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln1406/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="store_ln1406_store_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="12" slack="0"/>
<pin id="155" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1406/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="MuxLogicAddr_to_x_3_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="12" slack="0"/>
<pin id="159" dir="1" index="1" bw="12" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_x_3/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="x_3_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="x_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln1406_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="12" slack="0"/>
<pin id="171" dir="0" index="1" bw="12" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1406/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln1406_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1406/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="cmp526_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="12" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp526/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="or_ln1423_2_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1423_2/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln1423_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1423/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="or_ln1423_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1423_1/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="muxLogicData_to_store_ln1406_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="12" slack="0"/>
<pin id="205" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln1406/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="muxLogicAddr_to_store_ln1406_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="12" slack="0"/>
<pin id="209" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln1406/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln1406_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="12" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1406/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="30" slack="0"/>
<pin id="217" dir="0" index="1" bw="256" slack="0"/>
<pin id="218" dir="0" index="2" bw="8" slack="0"/>
<pin id="219" dir="0" index="3" bw="8" slack="0"/>
<pin id="220" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_3_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="30" slack="0"/>
<pin id="227" dir="0" index="1" bw="256" slack="0"/>
<pin id="228" dir="0" index="2" bw="8" slack="0"/>
<pin id="229" dir="0" index="3" bw="8" slack="0"/>
<pin id="230" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="tmp_4_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="30" slack="0"/>
<pin id="237" dir="0" index="1" bw="256" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="0" index="3" bw="7" slack="0"/>
<pin id="240" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="trunc_ln1424_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="256" slack="0"/>
<pin id="247" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1424/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_s_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="120" slack="0"/>
<pin id="251" dir="0" index="1" bw="30" slack="0"/>
<pin id="252" dir="0" index="2" bw="30" slack="0"/>
<pin id="253" dir="0" index="3" bw="30" slack="0"/>
<pin id="254" dir="0" index="4" bw="30" slack="0"/>
<pin id="255" dir="1" index="5" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="muxLogicData_to_write_ln1424_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="120" slack="0"/>
<pin id="264" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln1424/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_7_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="30" slack="0"/>
<pin id="268" dir="0" index="1" bw="256" slack="0"/>
<pin id="269" dir="0" index="2" bw="9" slack="0"/>
<pin id="270" dir="0" index="3" bw="9" slack="0"/>
<pin id="271" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_8_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="30" slack="0"/>
<pin id="278" dir="0" index="1" bw="256" slack="0"/>
<pin id="279" dir="0" index="2" bw="9" slack="0"/>
<pin id="280" dir="0" index="3" bw="9" slack="0"/>
<pin id="281" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_9_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="30" slack="0"/>
<pin id="288" dir="0" index="1" bw="256" slack="0"/>
<pin id="289" dir="0" index="2" bw="9" slack="0"/>
<pin id="290" dir="0" index="3" bw="9" slack="0"/>
<pin id="291" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp_10_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="30" slack="0"/>
<pin id="298" dir="0" index="1" bw="256" slack="0"/>
<pin id="299" dir="0" index="2" bw="9" slack="0"/>
<pin id="300" dir="0" index="3" bw="9" slack="0"/>
<pin id="301" dir="1" index="4" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="p_0_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="120" slack="0"/>
<pin id="308" dir="0" index="1" bw="30" slack="1"/>
<pin id="309" dir="0" index="2" bw="30" slack="1"/>
<pin id="310" dir="0" index="3" bw="30" slack="1"/>
<pin id="311" dir="0" index="4" bw="30" slack="1"/>
<pin id="312" dir="1" index="5" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="muxLogicData_to_write_ln1424_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="120" slack="0"/>
<pin id="317" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln1424/3 "/>
</bind>
</comp>

<comp id="319" class="1005" name="x_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="12" slack="0"/>
<pin id="321" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="329" class="1005" name="icmp_ln1406_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="1"/>
<pin id="331" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1406 "/>
</bind>
</comp>

<comp id="333" class="1005" name="or_ln1423_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1423 "/>
</bind>
</comp>

<comp id="337" class="1005" name="or_ln1423_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1423_1 "/>
</bind>
</comp>

<comp id="341" class="1005" name="tmp_7_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="30" slack="1"/>
<pin id="343" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="346" class="1005" name="tmp_8_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="30" slack="1"/>
<pin id="348" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="351" class="1005" name="tmp_9_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="30" slack="1"/>
<pin id="353" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="356" class="1005" name="tmp_10_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="30" slack="1"/>
<pin id="358" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="74" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="144"><net_src comp="102" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="167"><net_src comp="160" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="173"><net_src comp="160" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="114" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="160" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="141" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="108" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="96" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="179" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="179" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="108" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="163" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="163" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="120" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="60" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="62" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="120" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="233"><net_src comp="64" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="234"><net_src comp="66" pin="0"/><net_sink comp="225" pin=3"/></net>

<net id="241"><net_src comp="58" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="120" pin="2"/><net_sink comp="235" pin=1"/></net>

<net id="243"><net_src comp="68" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="244"><net_src comp="70" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="248"><net_src comp="120" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="256"><net_src comp="72" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="215" pin="4"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="225" pin="4"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="235" pin="4"/><net_sink comp="249" pin=3"/></net>

<net id="260"><net_src comp="245" pin="1"/><net_sink comp="249" pin=4"/></net>

<net id="261"><net_src comp="249" pin="5"/><net_sink comp="126" pin=2"/></net>

<net id="265"><net_src comp="249" pin="5"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="58" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="120" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="76" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="78" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="282"><net_src comp="58" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="120" pin="2"/><net_sink comp="276" pin=1"/></net>

<net id="284"><net_src comp="80" pin="0"/><net_sink comp="276" pin=2"/></net>

<net id="285"><net_src comp="82" pin="0"/><net_sink comp="276" pin=3"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="120" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="295"><net_src comp="86" pin="0"/><net_sink comp="286" pin=3"/></net>

<net id="302"><net_src comp="58" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="120" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="304"><net_src comp="88" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="305"><net_src comp="90" pin="0"/><net_sink comp="296" pin=3"/></net>

<net id="313"><net_src comp="72" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="5"/><net_sink comp="126" pin=2"/></net>

<net id="318"><net_src comp="306" pin="5"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="92" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="327"><net_src comp="319" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="328"><net_src comp="319" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="332"><net_src comp="169" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="191" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="197" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="344"><net_src comp="266" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="349"><net_src comp="276" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="306" pin=2"/></net>

<net id="354"><net_src comp="286" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="306" pin=3"/></net>

<net id="359"><net_src comp="296" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="306" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: bytePlanes_plane0 | {}
	Port: img | {2 3 }
 - Input state : 
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : trunc_ln1393_2 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : icmp_ln1396 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : bytePlanes_plane0 | {2 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : sub525_cast | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : empty | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1406_12 : img | {}
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln1406 : 1
		store_ln1406 : 1
		MuxLogicAddr_to_x_3 : 1
		x_3 : 1
		x_4 : 2
		icmp_ln1406 : 2
		br_ln1406 : 3
		zext_ln1406 : 2
		cmp526 : 3
		or_ln1423 : 4
		br_ln1423 : 4
		or_ln1423_1 : 4
		br_ln1423 : 4
		muxLogicData_to_store_ln1406 : 3
		muxLogicAddr_to_store_ln1406 : 1
		store_ln1406 : 3
	State 2
		p_s : 1
		muxLogicData_to_write_ln1424 : 2
		write_ln1424 : 2
	State 3
		muxLogicData_to_write_ln1424 : 1
		write_ln1424 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|
| Operation|              Functional Unit             |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|
|   icmp   |            icmp_ln1406_fu_169            |    0    |    12   |
|          |               cmp526_fu_179              |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|    add   |                x_4_fu_163                |    0    |    12   |
|----------|------------------------------------------|---------|---------|
|          |            or_ln1423_2_fu_185            |    0    |    2    |
|    or    |             or_ln1423_fu_191             |    0    |    2    |
|          |            or_ln1423_1_fu_197            |    0    |    2    |
|----------|------------------------------------------|---------|---------|
|          |              tmp_read_fu_96              |    0    |    0    |
|          |       sub525_cast_read_read_fu_102       |    0    |    0    |
|   read   |       icmp_ln1396_read_read_fu_108       |    0    |    0    |
|          |      trunc_ln1393_2_read_read_fu_114     |    0    |    0    |
|          |              rd_read_fu_120              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   write  |             grp_write_fu_126             |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |                grp_fu_133                |    0    |    0    |
|          |   muxLogicCE_to_sub525_cast_read_fu_135  |    0    |    0    |
|          |   muxLogicCE_to_icmp_ln1396_read_fu_137  |    0    |    0    |
|          | muxLogicCE_to_trunc_ln1393_2_read_fu_139 |    0    |    0    |
|          |    muxLogicData_to_store_ln1406_fu_145   |    0    |    0    |
| muxlogic |    muxLogicAddr_to_store_ln1406_fu_149   |    0    |    0    |
|          |        MuxLogicAddr_to_x_3_fu_157        |    0    |    0    |
|          |    muxLogicData_to_store_ln1406_fu_203   |    0    |    0    |
|          |    muxLogicAddr_to_store_ln1406_fu_207   |    0    |    0    |
|          |    muxLogicData_to_write_ln1424_fu_262   |    0    |    0    |
|          |    muxLogicData_to_write_ln1424_fu_315   |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   sext   |          sub525_cast_cast_fu_141         |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   zext   |            zext_ln1406_fu_175            |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|          |               tmp_2_fu_215               |    0    |    0    |
|          |               tmp_3_fu_225               |    0    |    0    |
|          |               tmp_4_fu_235               |    0    |    0    |
|partselect|               tmp_7_fu_266               |    0    |    0    |
|          |               tmp_8_fu_276               |    0    |    0    |
|          |               tmp_9_fu_286               |    0    |    0    |
|          |               tmp_10_fu_296              |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   trunc  |            trunc_ln1424_fu_245           |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|bitconcatenate|                p_s_fu_249                |    0    |    0    |
|          |                p_0_fu_306                |    0    |    0    |
|----------|------------------------------------------|---------|---------|
|   Total  |                                          |    0    |    42   |
|----------|------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|icmp_ln1406_reg_329|    1   |
|or_ln1423_1_reg_337|    1   |
| or_ln1423_reg_333 |    1   |
|   tmp_10_reg_356  |   30   |
|   tmp_7_reg_341   |   30   |
|   tmp_8_reg_346   |   30   |
|   tmp_9_reg_351   |   30   |
|     x_reg_319     |   12   |
+-------------------+--------+
|       Total       |   135  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_126 |  p2  |   2  |  120 |   240  ||   113   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  ||  0.496  ||   113   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   42   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   113  |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   135  |   155  |
+-----------+--------+--------+--------+
