{
  "memoryId": "JEDEC_256Mb_WIDEIO_SDR-200_128bit",
  "memoryType": "WIDEIO_SDR",
  "memarchitecturespec": {
    "width": 128,
    "nbrOfBanks": 4,
    "nbrOfRanks": 1,
    "nbrOfColumns": 128,
    "nbrOfRows": 2048,
    "dataRate": 1,
    "burstLength": 4
  },
  "memtimingspec": {
    "clkMhz": 200,
    "RC": 12,
    "RCD": 4,
    "RL": 3,
    "RP": 4,
    "RFC": 18,
    "RAS": 9,
    "WL": 1,
    "AL": 0,
    "DQSCK": 1,
    "RTP": 4,
    "WR": 3,
    "XP": 2,
    "XSR": 20,
    "REFI": 3120,
    "CL": 3,
    "TAW": 10,
    "RRD": 2,
    "CCD": 1,
    "WTR": 4,
    "CKE": 3,
    "CKESR": 3
  },
  "mempowerspec": {
    "idd01": 5.88,
    "idd02": 21.18,
    "idd2p0": 0.05,
    "idd2p02": 0.17,
    "idd2p1": 0.05,
    "idd2p12": 0.17,
    "idd2n1": 0.13,
    "idd2n2": 4.04,
    "idd3p0": 0.25,
    "idd3p02": 1.49,
    "idd3p1": 0.25,
    "idd3p12": 1.49,
    "idd3n1": 0.52,
    "idd3n2": 6.55,
    "idd4r": 1.41,
    "idd4r2": 85.73,
    "idd4w": 1.42,
    "idd4w2": 60.79,
    "idd51": 14.43,
    "idd52": 48.17,
    "idd61": 0.07,
    "idd62": 0.27,
    "vdd1": 1.8,
    "vdd2": 1.2,
    "capacitance": 0.0,
    "ioPower": 0.0,
    "wrOdtPower": 0.0,
    "termRdPower": 0.0,
    "termWrPower": 0.0
  }
}
