============================================================
   Tang Dynasty, V6.2.168116
   Copyright (c) 2012-2025 Anlogic Inc.
   Executable = E:/anlu/bin/td.exe
   Built at =   16:32:07 Jun 12 2025
   Run by =     Lenovo
   Run Date =   Sat Oct 25 18:16:57 2025

   Run on =     LAPTOP-2020B3A6
============================================================
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-8007 ERROR: syntax error near ')' in top_dual_udp.v(81)
HDL-5007 WARNING: The file top_dual_udp.v will not be compiled since it is not included by any other files. Set it as 'global include' if it should be compiled.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(190)
HDL-1007 : undeclared symbol 'udp_debug_out_wire', assumed default net type 'wire' in top_dual_udp.v(787)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
HDL-8007 ERROR: cannot find port 'udp_debug_out' on this module in top_dual_udp.v(787)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(190)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-8007 ERROR: missing compiler directive in top_dual_udp.v(2)
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(188)
HDL-8007 ERROR: ignore module module due to previous errors in top_dual_udp.v(22)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(187)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(187)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(187)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(187)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-5303 WARNING: Run phy_1 failed.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 2.140114s wall, 2.109375s user + 0.218750s system = 2.328125s CPU (108.8%)

PHY-1001 : Build lut bridge;  0.042928s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 396 feed throughs used by 325 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  5.284950s wall, 5.093750s user + 0.750000s system = 5.843750s CPU (110.6%)

RUN-1004 : used memory is 822 MB, reserved memory is 786 MB, peak memory is 904 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(181)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(180)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.440518s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (110.0%)

PHY-1001 : Build lut bridge;  0.053543s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (145.9%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 361 feed throughs used by 278 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.932237s wall, 3.734375s user + 0.531250s system = 4.265625s CPU (108.5%)

RUN-1004 : used memory is 834 MB, reserved memory is 799 MB, peak memory is 912 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(419)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(420)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(421)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(422)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 419 in top_dual_udp.v(425)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 420 in top_dual_udp.v(426)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 421 in top_dual_udp.v(427)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 422 in top_dual_udp.v(428)
HDL-8007 ERROR: syntax error near 'wire' in top_dual_udp.v(478)
HDL-8007 ERROR: Verilog 2000 keyword 'wire' used in incorrect context in top_dual_udp.v(478)
HDL-1007 : undeclared symbol 'udp_tx_ready', assumed default net type 'wire' in top_dual_udp.v(501)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(579)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(580)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(595)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(596)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(597)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(598)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 595 in top_dual_udp.v(616)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 596 in top_dual_udp.v(617)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 597 in top_dual_udp.v(618)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 598 in top_dual_udp.v(619)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 579 in top_dual_udp.v(620)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 580 in top_dual_udp.v(621)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(623)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(233)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(623)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(624)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(234)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(624)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(625)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(235)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(625)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(626)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(236)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(626)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(627)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(237)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(627)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(628)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(238)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(628)
HDL-8007 ERROR: syntax error near '8' in top_dual_udp.v(651)
HDL-8007 ERROR: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead in top_dual_udp.v(651)
HDL-8007 ERROR: syntax error near '.' in top_dual_udp.v(654)
HDL-8007 ERROR: ignore module module due to previous errors in top_dual_udp.v(13)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(419)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(420)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(421)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(422)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 419 in top_dual_udp.v(425)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 420 in top_dual_udp.v(426)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 421 in top_dual_udp.v(427)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 422 in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(579)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(580)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(595)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(596)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(597)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(598)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 595 in top_dual_udp.v(616)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 596 in top_dual_udp.v(617)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 597 in top_dual_udp.v(618)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 598 in top_dual_udp.v(619)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 579 in top_dual_udp.v(620)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 580 in top_dual_udp.v(621)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(623)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(233)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(623)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(624)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(234)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(624)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(625)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(235)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(625)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(626)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(236)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(626)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(627)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(237)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(627)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(628)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(238)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(628)
HDL-8007 ERROR: syntax error near '8' in top_dual_udp.v(651)
HDL-8007 ERROR: extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead in top_dual_udp.v(651)
HDL-8007 ERROR: syntax error near '.' in top_dual_udp.v(654)
HDL-8007 ERROR: ignore module module due to previous errors in top_dual_udp.v(13)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(419)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(420)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(421)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(422)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 419 in top_dual_udp.v(425)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 420 in top_dual_udp.v(426)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 421 in top_dual_udp.v(427)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 422 in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(579)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(580)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(595)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(596)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(597)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(598)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 595 in top_dual_udp.v(616)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 596 in top_dual_udp.v(617)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 597 in top_dual_udp.v(618)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 598 in top_dual_udp.v(619)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 579 in top_dual_udp.v(620)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 580 in top_dual_udp.v(621)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(623)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(233)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(623)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(624)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(234)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(624)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(625)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(235)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(625)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(626)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(236)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(626)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(627)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(237)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(627)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(628)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(238)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(628)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(419)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(420)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(421)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(422)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 419 in top_dual_udp.v(425)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 420 in top_dual_udp.v(426)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 421 in top_dual_udp.v(427)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 422 in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(579)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(580)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(595)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(596)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(597)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(598)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 595 in top_dual_udp.v(616)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 596 in top_dual_udp.v(617)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 597 in top_dual_udp.v(618)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 598 in top_dual_udp.v(619)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 579 in top_dual_udp.v(620)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 580 in top_dual_udp.v(621)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(623)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(233)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(623)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(624)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(234)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(624)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(625)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(235)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(625)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(626)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(236)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(626)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(627)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(237)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(627)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(628)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(238)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(628)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(419)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(420)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(421)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(422)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 419 in top_dual_udp.v(425)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 420 in top_dual_udp.v(426)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 421 in top_dual_udp.v(427)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 422 in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(579)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(580)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(595)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(596)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(597)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(598)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 595 in top_dual_udp.v(616)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 596 in top_dual_udp.v(617)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 597 in top_dual_udp.v(618)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 598 in top_dual_udp.v(619)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 579 in top_dual_udp.v(620)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 580 in top_dual_udp.v(621)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(623)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(233)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(623)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(624)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(234)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(624)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(625)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(235)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(625)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(626)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(236)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(626)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(627)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(237)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(627)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(628)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(238)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(628)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.460335s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (105.2%)

PHY-1001 : Build lut bridge;  0.061695s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (101.3%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_app_hdmi/frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net write_clk_sel_n1_syn_3 will be merged with clock write_clk_sel_n1
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_video_pll/clk0_out will be merged with clock u_video_pll/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 298 feed throughs used by 194 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.516508s wall, 3.234375s user + 0.484375s system = 3.718750s CPU (105.8%)

RUN-1004 : used memory is 735 MB, reserved memory is 785 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(426)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(429)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 426 in top_dual_udp.v(432)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 427 in top_dual_udp.v(433)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 428 in top_dual_udp.v(434)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 429 in top_dual_udp.v(435)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(608)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(609)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(625)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(626)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(627)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(628)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 625 in top_dual_udp.v(648)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 626 in top_dual_udp.v(649)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 627 in top_dual_udp.v(650)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 628 in top_dual_udp.v(651)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 608 in top_dual_udp.v(652)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 609 in top_dual_udp.v(653)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(656)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(239)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(656)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(657)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(240)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(657)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(658)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(241)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(658)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(659)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(242)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(659)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(660)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(243)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(660)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(661)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(244)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(661)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.454295s wall, 0.390625s user + 0.109375s system = 0.500000s CPU (110.1%)

PHY-1001 : Build lut bridge;  0.062995s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_app_hdmi/frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net u_frame_read_write/write_clk_syn_4 will be merged with clock u_frame_read_write/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_video_pll/clk0_out will be merged with clock u_video_pll/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 305 feed throughs used by 222 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.610473s wall, 3.312500s user + 0.531250s system = 3.843750s CPU (106.5%)

RUN-1004 : used memory is 739 MB, reserved memory is 790 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(426)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(427)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(428)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(429)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 426 in top_dual_udp.v(432)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 427 in top_dual_udp.v(433)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 428 in top_dual_udp.v(434)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 429 in top_dual_udp.v(435)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(608)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(609)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(625)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(626)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(627)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(628)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 625 in top_dual_udp.v(648)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 626 in top_dual_udp.v(649)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 627 in top_dual_udp.v(650)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 628 in top_dual_udp.v(651)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 608 in top_dual_udp.v(652)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 609 in top_dual_udp.v(653)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(656)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(239)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(656)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(657)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(240)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(657)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(658)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(241)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(658)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(659)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(242)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(659)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(660)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(243)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(660)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(661)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(244)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(661)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.449746s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (114.6%)

PHY-1001 : Build lut bridge;  0.060809s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (102.8%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net u_app_hdmi/frame_read_write_m0/read_buf/clkw will be routed on clock mesh
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net u_frame_read_write/write_clk_syn_4 will be merged with clock u_frame_read_write/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_app_hdmi/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : clock net u_clk_gen/u_pll_0/clk0_out will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u_video_pll/clk0_out will be merged with clock u_video_pll/clk0_buf
PHY-1001 : clock net u_rx_fifo/wr_clk will be merged with clock u_temac/u1_rgmii_interface/rgmii_rxc
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : clock net u_sd_card_bmp/bmp_read_m0/clk will be merged with clock u_sys_pll/clk0_buf
PHY-1001 : net u_sdram/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_temac/gtx_clk will be routed on clock mesh
PHY-1001 : net u_temac/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 305 feed throughs used by 222 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.677156s wall, 3.593750s user + 0.437500s system = 4.031250s CPU (109.6%)

RUN-1004 : used memory is 780 MB, reserved memory is 837 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(180)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(202)
HDL-1007 : undeclared symbol 'cmos_frame_vsync', assumed default net type 'wire' in top_dual_udp.v(473)
HDL-1007 : undeclared symbol 'cmos_frame_href', assumed default net type 'wire' in top_dual_udp.v(474)
HDL-1007 : undeclared symbol 'cmos_frame_valid', assumed default net type 'wire' in top_dual_udp.v(475)
HDL-1007 : undeclared symbol 'cmos_wr_data', assumed default net type 'wire' in top_dual_udp.v(476)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_vsync' is already implicitly declared on line 473 in top_dual_udp.v(479)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_href' is already implicitly declared on line 474 in top_dual_udp.v(480)
HDL-7225 CRITICAL-WARNING: 'cmos_frame_valid' is already implicitly declared on line 475 in top_dual_udp.v(481)
HDL-7225 CRITICAL-WARNING: 'cmos_wr_data' is already implicitly declared on line 476 in top_dual_udp.v(482)
HDL-1007 : undeclared symbol 'app_rd_en_camtf', assumed default net type 'wire' in top_dual_udp.v(655)
HDL-1007 : undeclared symbol 'app_rd_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(656)
HDL-1007 : undeclared symbol 'app_wr_en_camtf', assumed default net type 'wire' in top_dual_udp.v(672)
HDL-1007 : undeclared symbol 'app_wr_addr_camtf', assumed default net type 'wire' in top_dual_udp.v(673)
HDL-1007 : undeclared symbol 'app_wr_din_camtf', assumed default net type 'wire' in top_dual_udp.v(674)
HDL-1007 : undeclared symbol 'app_wr_dm_camtf', assumed default net type 'wire' in top_dual_udp.v(675)
HDL-7225 CRITICAL-WARNING: 'app_wr_en_camtf' is already implicitly declared on line 672 in top_dual_udp.v(695)
HDL-7225 CRITICAL-WARNING: 'app_wr_addr_camtf' is already implicitly declared on line 673 in top_dual_udp.v(696)
HDL-7225 CRITICAL-WARNING: 'app_wr_din_camtf' is already implicitly declared on line 674 in top_dual_udp.v(697)
HDL-7225 CRITICAL-WARNING: 'app_wr_dm_camtf' is already implicitly declared on line 675 in top_dual_udp.v(698)
HDL-7225 CRITICAL-WARNING: 'app_rd_en_camtf' is already implicitly declared on line 655 in top_dual_udp.v(699)
HDL-7225 CRITICAL-WARNING: 'app_rd_addr_camtf' is already implicitly declared on line 656 in top_dual_udp.v(700)
HDL-5333 WARNING: data object 'App_wr_en_mux' is already declared in top_dual_udp.v(703)
HDL-1007 : previous declaration of 'App_wr_en_mux' is from here in top_dual_udp.v(283)
HDL-5007 WARNING: second declaration of 'App_wr_en_mux' is ignored in top_dual_udp.v(703)
HDL-5333 WARNING: data object 'App_wr_addr_mux' is already declared in top_dual_udp.v(704)
HDL-1007 : previous declaration of 'App_wr_addr_mux' is from here in top_dual_udp.v(284)
HDL-5007 WARNING: second declaration of 'App_wr_addr_mux' is ignored in top_dual_udp.v(704)
HDL-5333 WARNING: data object 'App_wr_din_mux' is already declared in top_dual_udp.v(705)
HDL-1007 : previous declaration of 'App_wr_din_mux' is from here in top_dual_udp.v(285)
HDL-5007 WARNING: second declaration of 'App_wr_din_mux' is ignored in top_dual_udp.v(705)
HDL-5333 WARNING: data object 'App_wr_dm_mux' is already declared in top_dual_udp.v(706)
HDL-1007 : previous declaration of 'App_wr_dm_mux' is from here in top_dual_udp.v(286)
HDL-5007 WARNING: second declaration of 'App_wr_dm_mux' is ignored in top_dual_udp.v(706)
HDL-5333 WARNING: data object 'App_rd_en_mux' is already declared in top_dual_udp.v(707)
HDL-1007 : previous declaration of 'App_rd_en_mux' is from here in top_dual_udp.v(287)
HDL-5007 WARNING: second declaration of 'App_rd_en_mux' is ignored in top_dual_udp.v(707)
HDL-5333 WARNING: data object 'App_rd_addr_mux' is already declared in top_dual_udp.v(708)
HDL-1007 : previous declaration of 'App_rd_addr_mux' is from here in top_dual_udp.v(288)
HDL-5007 WARNING: second declaration of 'App_rd_addr_mux' is ignored in top_dual_udp.v(708)
HDL-8007 ERROR: 'mode_is_udp_hdmi' is not declared in top_dual_udp.v(265)
HDL-8007 ERROR: ignore module module due to previous errors in top_dual_udp.v(13)
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(180)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(182)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-5303 WARNING: Run syn_1 failed.
RUN-1002 : start command "save_best_bits"
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(181)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.466817s wall, 0.453125s user + 0.062500s system = 0.515625s CPU (110.5%)

PHY-1001 : Build lut bridge;  0.071397s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (153.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 342 feed throughs used by 288 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  4.047098s wall, 3.890625s user + 0.546875s system = 4.437500s CPU (109.6%)

RUN-1004 : used memory is 831 MB, reserved memory is 888 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(180)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(181)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.500406s wall, 0.453125s user + 0.093750s system = 0.546875s CPU (109.3%)

PHY-1001 : Build lut bridge;  0.071828s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.0%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 358 feed throughs used by 297 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  4.241079s wall, 3.828125s user + 0.671875s system = 4.500000s CPU (106.1%)

RUN-1004 : used memory is 844 MB, reserved memory is 901 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(181)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.459173s wall, 0.390625s user + 0.093750s system = 0.484375s CPU (105.5%)

PHY-1001 : Build lut bridge;  0.064673s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (96.6%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 342 feed throughs used by 288 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  4.008771s wall, 3.750000s user + 0.640625s system = 4.390625s CPU (109.5%)

RUN-1004 : used memory is 839 MB, reserved memory is 898 MB, peak memory is 926 MB
RUN-1002 : start command "commit_param -step design"
RUN-1001 : Print Global Property
RUN-1001 : --------------------------------------------------------
RUN-1001 :   Parameters   |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------
RUN-1001 :   enable_seed  |    off     |       off        |        
RUN-1001 :     message    |  standard  |     standard     |        
RUN-1001 :   qor_monitor  |     on     |        on        |        
RUN-1001 :   syn_ip_flow  |    off     |       off        |        
RUN-1001 :     thread     |    auto    |       auto       |        
RUN-1001 : --------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :       Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : ----------------------------------------------------------------
RUN-1001 :   default_reg_initial  |    auto    |       auto       |        
RUN-1001 :    hdl_warning_level   |   normal   |      normal      |        
RUN-1001 : ----------------------------------------------------------------
HDL-1007 : analyze verilog file src/video_define.v
HDL-1007 : analyze verilog file src/sdram_r/sdram_para.v
HDL-1007 : analyze verilog file src/sdram/enc_file/global_def.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/mac_core_aead6cd6dadd.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v
HDL-5007 WARNING: column 1032 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(30)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(86)
HDL-5007 WARNING: event expressions must result in a singular type in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(3001)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5050)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(5458)
HDL-5007 WARNING: column 1035 exceeds maximum value 1023 in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(6001)
HDL-1007 : back to file '../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/RTL/TEMAC_CORE_aead6cd6dadd.v(260)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/TEMAC_CORE/TEMAC_CORE.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v
HDL-1007 : undeclared symbol 'pll_gen_open0', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(99)
HDL-1007 : undeclared symbol 'pll_gen_open8', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open7', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open6', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open5', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open4', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open3', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open2', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : undeclared symbol 'pll_gen_open1', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/pll_gen.v(105)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_4_tf_sdram_etnernet_pc/UDP_EG4_6.2/prj/UDP_EXAMPLE/al_ip/rx_pll.v(78)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(70)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/sys_pll.v(77)
HDL-1007 : analyze verilog file ../../q1q2/q2/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in ../../q1q2/q2/al_ip/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file src/color_bar.v
HDL-1007 : analyze included file src/video_define.v in src/color_bar.v(2)
HDL-1007 : back to file 'src/color_bar.v' in src/color_bar.v(2)
HDL-1007 : analyze verilog file src/frame_fifo_read.v
HDL-1007 : analyze verilog file src/frame_fifo_write.v
HDL-1007 : analyze verilog file src/video_timing_data.v
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_as_ram.enc.v
HDL-1007 : back to file 'src/sdram/enc_file/sdr_as_ram.enc.v' in src/sdram/enc_file/sdr_as_ram.enc.v(45)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_wrrd.enc.v
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_wrrd.enc.v(283)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_wrrd.enc.v' in src/sdram/enc_file/sdr_wrrd.enc.v(19)
HDL-1007 : analyze verilog file src/sdram/sdram.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/sdram.v(10)
HDL-1007 : back to file 'src/sdram/sdram.v' in src/sdram/sdram.v(10)
HDL-1007 : undeclared symbol 'SDR_CKE', assumed default net type 'wire' in src/sdram/sdram.v(89)
HDL-1007 : analyze verilog file src/frame_read_write.v
HDL-1007 : analyze verilog file src/video_delay.v
HDL-1007 : analyze VHDL file src/hdmi/enc_file/DVITransmitter.enc.vhd
HDL-1007 : analyze entity dvitransmitter in src/hdmi/enc_file/DVITransmitter.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/DVITransmitter.enc.vhd(2)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(12)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds.enc.vhd(25)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(14)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/SerializerN_1_lvds_dat.enc.vhd(28)
HDL-1007 : analyze VHDL file src/hdmi/enc_file/TMDSEncoder.enc.vhd
HDL-1007 : analyze entity ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(13)
HDL-1007 : analyze architecture ** in src/hdmi/enc_file/TMDSEncoder.enc.vhd(24)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1024768.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1024768.enc.v(231)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1024768.enc.v' in src/hdmi/enc_file/video_tpg_1024768.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1080p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1080p.enc.v' in src/hdmi/enc_file/video_tpg_1080p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_12801024p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_12801024p.enc.v' in src/hdmi/enc_file/video_tpg_12801024p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_1280800.enc.v
HDL-5007 WARNING: literal value ** truncated to fit in ** bits in src/hdmi/enc_file/video_tpg_1280800.enc.v(233)
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_1280800.enc.v' in src/hdmi/enc_file/video_tpg_1280800.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_16801050p.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_16801050p.enc.v' in src/hdmi/enc_file/video_tpg_16801050p.enc.v(1)
HDL-1007 : analyze verilog file src/hdmi/enc_file/video_tpg_800600.enc.v
HDL-1007 : back to file 'src/hdmi/enc_file/video_tpg_800600.enc.v' in src/hdmi/enc_file/video_tpg_800600.enc.v(1)
HDL-1007 : analyze VHDL file src/hdmi/hdmi_tx.vhd
HDL-1007 : analyze entity hdmi_tx in src/hdmi/hdmi_tx.vhd(11)
HDL-1007 : analyze architecture behavioral in src/hdmi/hdmi_tx.vhd(33)
HDL-1007 : analyze verilog file src/sdram/enc_file/sdr_init_ref.enc.v
HDL-1007 : analyze included file ./src/sdram/enc_file/global_def.v in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(11)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in src/sdram/enc_file/sdr_init_ref.enc.v(57)
HDL-1007 : back to file 'src/sdram/enc_file/sdr_init_ref.enc.v' in src/sdram/enc_file/sdr_init_ref.enc.v(149)
HDL-5007 WARNING: concatenation with an unsized literal will be treated as 32 bits in src/sdram/enc_file/sdr_init_ref.enc.v(47)
HDL-1007 : analyze verilog file src/ov5640/cmos_capture_data.v
HDL-1007 : analyze verilog file src/ov5640/i2c_dri.v
HDL-1007 : analyze verilog file src/ov5640/i2c_ov5640_rgb565_cfg.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_dri.v
HDL-1007 : analyze verilog file src/ov5640/ov5640_delay.v
HDL-1007 : analyze verilog file import/udp_cam_ctrl.v
HDL-1007 : analyze verilog file import/clk_gen_rst_gen.v
HDL-1007 : analyze verilog file import/div_clk_gen.v
HDL-1007 : analyze verilog file import/IDDR.v
HDL-1007 : analyze verilog file import/ODDR.v
HDL-1007 : analyze verilog file import/RAMB16_S9_S9.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in import/RAMB16_S9_S9.v(109)
HDL-1007 : analyze verilog file import/rgmii_interface.v
HDL-1007 : analyze verilog file import/rx_client_fifo.v
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(49)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(50)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(51)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(52)
HDL-5370 WARNING: parameter 'QUEUE_SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'SOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'DATA_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'EOF_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(62)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'rx_client_fifo' with formal parameter declaration list in import/rx_client_fifo.v(63)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/temac_block.v
HDL-1007 : analyze verilog file import/temac_clk_gen.v
HDL-1007 : analyze verilog file import/tx_client_fifo.v
HDL-5370 WARNING: parameter 'IDLE_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(53)
HDL-5370 WARNING: parameter 'QUEUE1_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(54)
HDL-5370 WARNING: parameter 'QUEUE2_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(55)
HDL-5370 WARNING: parameter 'QUEUE3_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(56)
HDL-5370 WARNING: parameter 'QUEUE_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(57)
HDL-5370 WARNING: parameter 'WAIT_ACK_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(58)
HDL-5370 WARNING: parameter 'FRAME_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(59)
HDL-5370 WARNING: parameter 'DROP_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(60)
HDL-5370 WARNING: parameter 'RETRANSMIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(61)
HDL-5370 WARNING: parameter 'WAIT_s' becomes localparam in 'tx_client_fifo' with formal parameter declaration list in import/tx_client_fifo.v(67)
HDL-5370 Similar messages will be suppressed.
HDL-1007 : analyze verilog file import/tx_clk_en_gen.v
HDL-1007 : analyze verilog file import/udp_data_tpg.v
HDL-1007 : analyze verilog file import/udp_ip_protocol_stack_merge.enc.v
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(56)
HDL-1007 : undeclared symbol '**', assumed default net type '**' in import/udp_ip_protocol_stack_merge.enc.v(2638)
HDL-1007 : back to file 'import/udp_ip_protocol_stack_merge.enc.v' in import/udp_ip_protocol_stack_merge.enc.v(420)
HDL-1007 : analyze verilog file import/udp_loopback.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/ax_debounce.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/bmp_read.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/sd_card_bmp.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_decoder.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/src/seg_scan.v
HDL-1007 : analyze verilog file import/sd_card_cmd.v
HDL-1007 : analyze verilog file import/sd_card_sec_read_write.v
HDL-1007 : analyze verilog file import/sd_card_top.v
HDL-1007 : analyze verilog file import/spi_master.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_wfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_32_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_wfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_16_32_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256.v
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1387)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1389)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1393)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1434)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1497)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1502)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_16_256_sim.v(1565)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(13)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(13)
HDL-7201 CRITICAL-WARNING: overwrite current module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(250)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'fifo_cross_domain_addr_process_al_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(250)
HDL-7201 CRITICAL-WARNING: overwrite current module 'ram_infer_rfifo_32_32_512' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/afifo_32_16_256.v(333)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ram_infer_rfifo_32_32_512' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_5_HX4S20_OV5640/al_ip/afifo_32_16_256.v(333)
HDL-1007 : analyze verilog file ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(70)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../q1q2/q2/al_ip/video_pll.v(25)
HDL-1007 : analyze verilog file import/cmos_capture_data.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'cmos_capture_data' in import/cmos_capture_data.v(23)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'cmos_capture_data' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/cmos_capture_data.v(23)
HDL-1007 : analyze verilog file import/i2c_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_dri' in import/i2c_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_dri.v(24)
HDL-1007 : analyze verilog file import/i2c_ov5640_rgb565_cfg.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'i2c_ov5640_rgb565_cfg' in import/i2c_ov5640_rgb565_cfg.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'i2c_ov5640_rgb565_cfg' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/i2c_ov5640_rgb565_cfg.v(24)
HDL-1007 : analyze verilog file import/ov5640_delay.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_delay' in import/ov5640_delay.v(1)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_delay' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_delay.v(1)
HDL-1007 : analyze verilog file import/ov5640_dri.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'ov5640_dri' in import/ov5640_dri.v(24)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'ov5640_dri' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in src/ov5640/ov5640_dri.v(24)
HDL-1007 : analyze verilog file import/emboss_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'emboss_process' in import/emboss_process.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'emboss_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(653)
HDL-1007 : analyze verilog file import/line_buffer.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'line_buffer' in import/line_buffer.v(5)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'line_buffer' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(670)
HDL-1007 : analyze verilog file import/morphology_process.v
HDL-1007 : analyze verilog file import/sobel_process.v
HDL-7201 CRITICAL-WARNING: overwrite current module 'sobel_process' in import/sobel_process.v(7)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'sobel_process' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in import/udp_cam_ctrl.v(639)
HDL-1007 : analyze verilog file top_dual_udp.v
HDL-1007 : undeclared symbol 'phy_reset', assumed default net type 'wire' in top_dual_udp.v(181)
HDL-1007 : analyze verilog file udp_cam_ctrl_tf.v
HDL-1007 : analyze verilog file import/video_pll.v
HDL-1007 : undeclared symbol 'video_pll_open0', assumed default net type 'wire' in import/video_pll.v(92)
HDL-1007 : undeclared symbol 'video_pll_open8', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open7', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open6', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open5', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open4', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open3', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open2', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open1', assumed default net type 'wire' in import/video_pll.v(98)
HDL-1007 : undeclared symbol 'video_pll_open9', assumed default net type 'wire' in import/video_pll.v(100)
HDL-7201 CRITICAL-WARNING: overwrite current module 'video_pll' in import/video_pll.v(25)
HDL-7307 CRITICAL-WARNING: previous definition of design element module 'video_pll' is here. This is because multiple modules(values) with the same name are defined. Please consider rewriting code in ../../HXEG420_lab_ex/lab_ex_6_tf_sdram_hdmi/al_ip/video_pll.v(23)
HDL-1007 : analyze verilog file import/led.v
HDL-1007 : analyze verilog file import/addr_crt.v
HDL-1007 : analyze verilog file import/app.v
HDL-1007 : analyze verilog file import/vga_disp_rtl.v
PRJ-1412 : reset_run syn_1 phy_1.
PRJ-1409 : launch_runs syn_1 phy_1  -jobs 6.
PRJ-1410 : Run syn_1 success.
RUN-1002 : start command "save_best_bits"
PRJ-1424 : The implemented result of phy_1 is saved as best result.
PRJ-1410 : Run phy_1 success.
RUN-1002 : start command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db"
RUN-1001 : Importing database generated by Tang Dynasty, V6.2.168116.
RUN-1001 : Database version number 46207
RUN-1001 : Import flow parameters
RUN-1001 : Import netlist
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : End build routing graph; 0.453506s wall, 0.437500s user + 0.093750s system = 0.531250s CPU (117.1%)

PHY-1001 : Build lut bridge;  0.068498s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (91.2%)

PHY-1001 : Generate nets ...
PHY-1001 : net clk_50_dup_1 will be routed on clock mesh
PHY-1001 : net phy1_rgmii_rx_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net frame_read_write_m0/read_buf/clkw will be merged with clock u_video_mem_pll/clk0_buf
PHY-1001 : clock net u_ov5640_dri/u_i2c_dr/dri_clk_syn_4 will be merged with clock u_ov5640_dri/u_i2c_dr/dri_clk
PHY-1001 : clock net frame_read_write_m0/write_clk_syn_4 will be merged with clock frame_read_write_m0/write_clk
PHY-1001 : clock net cam_pclk_syn_4 will be merged with clock cam_pclk_dup_1
PHY-1001 : clock net sd_card_bmp_m0/bmp_read_m0/clk will be merged with clock sys_pll_m0/clk0_buf
PHY-1001 : clock net u4_trimac_block/gtx_clk will be merged with clock u_clk_gen/u_pll_0/clk0_buf
PHY-1001 : clock net u4_trimac_block/rx_clk will be merged with clock u4_trimac_block/u1_rgmii_interface/rgmii_rxc
PHY-1001 : net u4_trimac_block/u1_rgmii_interface/rgmii_txc_ddr/clk will be routed on clock mesh
PHY-1001 : clock net u_rx_pll/clk0_out will be merged with clock u_rx_pll/clk0_buf
PHY-1001 : net u_sdram_ip/u2_ram/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_X5_I will be routed on clock mesh
PHY-1001 : net u_video_subsystem/u_hdmi_tx/Inst_DVITransmitter/PCLK_I will be routed on clock mesh
PHY-1001 : net u_udp_clk_gen/clk_125_in will be routed on clock mesh
PHY-1001 : eco open net = 0
PHY-1001 : 336 feed throughs used by 275 nets
RUN-1001 : Import phy database
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import ChipWatcher
RUN-1001 : Import design success TD_VERSION=6.2.168116 , DB_VERSION=46207
RUN-1003 : finish command "import_db C:/Users/Lenovo/Desktop/1234/q3q4/q4_Runs/phy_1/q4_pr.db" in  3.958021s wall, 3.687500s user + 0.671875s system = 4.359375s CPU (110.1%)

RUN-1004 : used memory is 844 MB, reserved memory is 905 MB, peak memory is 926 MB
