#Build: Synplify Pro (R) M-2017.03L-SP1-1, Build 086R, Aug  4 2017
#install: /usr/local/diamond/3.10_x64/synpbase
#OS: Linux 
#Hostname: louis-desktop-linux

# Fri Jun  1 12:26:04 2018

#Implementation: impl1

Synopsys HDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :louis-desktop-linux
@N: CD720 :"/usr/local/diamond/3.10_x64/synpbase/lib/vhd/std.vhd":123:18:123:21|Setting time resolution to ps
@N:"/data/School/Research/THE_Lab/FPGA/test.vhd":9:7:9:19|Top entity is set to OWF_test.
VHDL syntax check successful!
@N: CD630 :"/data/School/Research/THE_Lab/FPGA/test.vhd":5:7:5:19|Synthesizing work.osp_djb_basic.a.
Post processing for work.osp_djb_basic.a

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  1 12:26:04 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  1 12:26:05 2018

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  1 12:26:05 2018

###########################################################]
Synopsys Netlist Linker, version comp2017q2p1, Build 190R, built Aug  4 2017
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Jun  1 12:26:06 2018

###########################################################]
Pre-mapping Report

# Fri Jun  1 12:26:06 2018

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: /data/School/Research/THE_Lab/FPGA/impl1/OWF_test_impl1_scck.rpt 
Printing clock  summary report in "/data/School/Research/THE_Lab/FPGA/impl1/OWF_test_impl1_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 113MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=240  set on top level netlist OWF_test

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



Clock Summary
******************

          Start                    Requested     Requested     Clock        Clock                   Clock
Level     Clock                    Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------
0 -       OWF_test|db_clk     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     16   
=========================================================================================================

@W: MT529 :"/data/School/Research/THE_Lab/FPGA/test.vhd":19:2:19:3|Found inferred clock OWF_test|db_clk which controls 16 sequential elements including counter[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 54MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun  1 12:26:07 2018

###########################################################]
Map & Optimize Report

# Fri Jun  1 12:26:07 2018

Synopsys Lattice Technology Mapper, Version maplat, Build 1796R, Built Aug  4 2017 09:36:35
Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version M-2017.03L-SP1-1

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

@N: MO231 :"/data/School/Research/THE_Lab/FPGA/test.vhd":19:2:19:3|Found counter in view:work.OWF_test(a) instance counter[15:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   995.40ns		   1 /        16

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 16 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       db_clk              port                   16         counter[0]     
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 141MB)

Writing Analyst data base /data/School/Research/THE_Lab/FPGA/impl1/synwork/OWF_test_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /data/School/Research/THE_Lab/FPGA/impl1/OWF_test_impl1.edi
M-2017.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 144MB)

@W: MT420 |Found inferred clock OWF_test|db_clk with period 1000.00ns. Please declare a user-defined clock on object "p:db_clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Jun  1 12:26:08 2018
#


Top view:               OWF_test
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 994.830

                         Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock           Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------------
OWF_test|db_clk     1.0 MHz       193.4 MHz     1000.000      5.170         994.830     inferred     Inferred_clkgroup_0
=============================================================================================================================





Clock Relationships
*******************

Clocks                                      |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------
Starting              Ending                |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------
OWF_test|db_clk  OWF_test|db_clk  |  1000.000    994.830  |  No paths    -      |  No paths    -      |  No paths    -    
====================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: OWF_test|db_clk
====================================



Starting Points with Worst Slack
********************************

               Starting                                                    Arrival            
Instance       Reference                Type        Pin     Net            Time        Slack  
               Clock                                                                          
----------------------------------------------------------------------------------------------
counter[0]     OWF_test|db_clk     FD1S3DX     Q       counter[0]     0.972       994.830
counter[1]     OWF_test|db_clk     FD1S3DX     Q       counter[1]     0.972       994.972
counter[2]     OWF_test|db_clk     FD1S3DX     Q       counter[2]     0.972       994.972
counter[3]     OWF_test|db_clk     FD1S3DX     Q       counter[3]     0.972       995.115
counter[4]     OWF_test|db_clk     FD1S3DX     Q       counter[4]     0.972       995.115
counter[5]     OWF_test|db_clk     FD1S3DX     Q       counter[5]     0.972       995.258
counter[6]     OWF_test|db_clk     FD1S3DX     Q       counter[6]     0.972       995.258
counter[7]     OWF_test|db_clk     FD1S3DX     Q       counter[7]     0.972       995.401
counter[8]     OWF_test|db_clk     FD1S3DX     Q       counter[8]     0.972       995.401
counter[9]     OWF_test|db_clk     FD1S3DX     Q       counter[9]     0.972       995.543
==============================================================================================


Ending Points with Worst Slack
******************************

                Starting                                                       Required            
Instance        Reference                Type        Pin     Net               Time         Slack  
                Clock                                                                              
---------------------------------------------------------------------------------------------------
counter[15]     OWF_test|db_clk     FD1S3DX     D       counter_s[15]     999.894      994.830
counter[13]     OWF_test|db_clk     FD1S3DX     D       counter_s[13]     999.894      994.972
counter[14]     OWF_test|db_clk     FD1S3DX     D       counter_s[14]     999.894      994.972
counter[11]     OWF_test|db_clk     FD1S3DX     D       counter_s[11]     999.894      995.115
counter[12]     OWF_test|db_clk     FD1S3DX     D       counter_s[12]     999.894      995.115
counter[9]      OWF_test|db_clk     FD1S3DX     D       counter_s[9]      999.894      995.258
counter[10]     OWF_test|db_clk     FD1S3DX     D       counter_s[10]     999.894      995.258
counter[7]      OWF_test|db_clk     FD1S3DX     D       counter_s[7]      999.894      995.401
counter[8]      OWF_test|db_clk     FD1S3DX     D       counter_s[8]      999.894      995.401
counter[5]      OWF_test|db_clk     FD1S3DX     D       counter_s[5]      999.894      995.543
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.894

    - Propagation time:                      5.065
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     994.830

    Number of logic level(s):                9
    Starting point:                          counter[0] / Q
    Ending point:                            counter[15] / D
    The start point is clocked by            OWF_test|db_clk [rising] on pin CK
    The end   point is clocked by            OWF_test|db_clk [rising] on pin CK

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
counter[0]            FD1S3DX     Q        Out     0.972     0.972       -         
counter[0]            Net         -        -       -         -           1         
counter_cry_0[0]      CCU2D       A1       In      0.000     0.972       -         
counter_cry_0[0]      CCU2D       COUT     Out     1.544     2.516       -         
counter_cry[0]        Net         -        -       -         -           1         
counter_cry_0[1]      CCU2D       CIN      In      0.000     2.516       -         
counter_cry_0[1]      CCU2D       COUT     Out     0.143     2.659       -         
counter_cry[2]        Net         -        -       -         -           1         
counter_cry_0[3]      CCU2D       CIN      In      0.000     2.659       -         
counter_cry_0[3]      CCU2D       COUT     Out     0.143     2.802       -         
counter_cry[4]        Net         -        -       -         -           1         
counter_cry_0[5]      CCU2D       CIN      In      0.000     2.802       -         
counter_cry_0[5]      CCU2D       COUT     Out     0.143     2.945       -         
counter_cry[6]        Net         -        -       -         -           1         
counter_cry_0[7]      CCU2D       CIN      In      0.000     2.945       -         
counter_cry_0[7]      CCU2D       COUT     Out     0.143     3.087       -         
counter_cry[8]        Net         -        -       -         -           1         
counter_cry_0[9]      CCU2D       CIN      In      0.000     3.087       -         
counter_cry_0[9]      CCU2D       COUT     Out     0.143     3.230       -         
counter_cry[10]       Net         -        -       -         -           1         
counter_cry_0[11]     CCU2D       CIN      In      0.000     3.230       -         
counter_cry_0[11]     CCU2D       COUT     Out     0.143     3.373       -         
counter_cry[12]       Net         -        -       -         -           1         
counter_cry_0[13]     CCU2D       CIN      In      0.000     3.373       -         
counter_cry_0[13]     CCU2D       COUT     Out     0.143     3.516       -         
counter_cry[14]       Net         -        -       -         -           1         
counter_s_0[15]       CCU2D       CIN      In      0.000     3.516       -         
counter_s_0[15]       CCU2D       S0       Out     1.549     5.065       -         
counter_s[15]         Net         -        -       -         -           1         
counter[15]           FD1S3DX     D        In      0.000     5.065       -         
===================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 144MB peak: 144MB)

---------------------------------------
Resource Usage Report
Part: lcmxo3lf_6900c-5

Register bits: 16 of 54912 (0%)
PIC Latch:       0
I/O cells:       14


Details:
CCU2D:          9
FD1S3DX:        16
GSR:            1
IB:             6
INV:            1
OB:             8
PUR:            1
VHI:            1
VLO:            1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Jun  1 12:26:08 2018

###########################################################]
