$date
	Tue Jun 13 17:50:54 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module MUX_4x1_tb $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$var reg 2 # sel [1:0] $end
$scope module m1 $end
$var wire 4 $ in [3:0] $end
$var wire 1 ! out $end
$var wire 2 % sel [1:0] $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 1 ( w3 $end
$var wire 1 ) w4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
1'
1&
b0 %
b1 $
b0 #
b1 "
1!
$end
#5
1)
0(
b10 "
b10 $
b1 #
b1 %
#10
0'
1!
1(
b100 "
b100 $
b10 #
b10 %
#15
1'
0&
b1000 "
b1000 $
b11 #
b11 %
