{
  "module_name": "camcc-sm8250.c",
  "hash_id": "9732994435a1a021b1a76b5930984ded5f160e3637b2696dc78d4c9bb6af386c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/camcc-sm8250.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n#include <linux/reset-controller.h>\n\n#include <dt-bindings/clock/qcom,camcc-sm8250.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap-divider.h\"\n#include \"common.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_CAM_CC_PLL0_OUT_EVEN,\n\tP_CAM_CC_PLL0_OUT_MAIN,\n\tP_CAM_CC_PLL0_OUT_ODD,\n\tP_CAM_CC_PLL1_OUT_EVEN,\n\tP_CAM_CC_PLL2_OUT_EARLY,\n\tP_CAM_CC_PLL2_OUT_MAIN,\n\tP_CAM_CC_PLL3_OUT_EVEN,\n\tP_CAM_CC_PLL4_OUT_EVEN,\n\tP_SLEEP_CLK,\n};\n\nstatic struct pll_vco lucid_vco[] = {\n\t{ 249600000, 2000000000, 0 },\n};\n\nstatic struct pll_vco zonda_vco[] = {\n\t{ 595200000UL, 3600000000UL, 0 },\n};\n\nstatic const struct alpha_pll_config cam_cc_pll0_config = {\n\t.l = 0x3e,\n\t.alpha = 0x8000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699c,\n\t.user_ctl_val = 0x00003100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll0 = {\n\t.offset = 0x0,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll0_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll0_out_odd[] = {\n\t{ 0x3, 3 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll0_out_odd = {\n\t.offset = 0x0,\n\t.post_div_shift = 12,\n\t.post_div_table = post_div_table_cam_cc_pll0_out_odd,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll0_out_odd),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll0_out_odd\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll1_config = {\n\t.l = 0x1f,\n\t.alpha = 0x4000,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699c,\n\t.user_ctl_val = 0x00000100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll1 = {\n\t.offset = 0x1000,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll1_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll1_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll1_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll2_config = {\n\t.l = 0x4b,\n\t.alpha = 0x0,\n\t.config_ctl_val = 0x08200920,\n\t.config_ctl_hi_val = 0x05002015,\n\t.config_ctl_hi1_val = 0x00000000,\n\t.user_ctl_val = 0x00000100,\n\t.user_ctl_hi_val = 0x00000000,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll2 = {\n\t.offset = 0x2000,\n\t.vco_table = zonda_vco,\n\t.num_vco = ARRAY_SIZE(zonda_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll2\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_zonda_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll2_out_main[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll2_out_main = {\n\t.offset = 0x2000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll2_out_main,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll2_out_main),\n\t.width = 2,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_ZONDA],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll2_out_main\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_zonda_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll3_config = {\n\t.l = 0x24,\n\t.alpha = 0x7555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699c,\n\t.user_ctl_val = 0x00000100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll3 = {\n\t.offset = 0x3000,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll3_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll3_out_even = {\n\t.offset = 0x3000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll3_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll3_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll3_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll3.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct alpha_pll_config cam_cc_pll4_config = {\n\t.l = 0x24,\n\t.alpha = 0x7555,\n\t.config_ctl_val = 0x20485699,\n\t.config_ctl_hi_val = 0x00002261,\n\t.config_ctl_hi1_val = 0x329A699c,\n\t.user_ctl_val = 0x00000100,\n\t.user_ctl_hi_val = 0x00000805,\n\t.user_ctl_hi1_val = 0x00000000,\n};\n\nstatic struct clk_alpha_pll cam_cc_pll4 = {\n\t.offset = 0x4000,\n\t.vco_table = lucid_vco,\n\t.num_vco = ARRAY_SIZE(lucid_vco),\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr = {\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_pll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.fw_name = \"bi_tcxo\",\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_lucid_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_cam_cc_pll4_out_even[] = {\n\t{ 0x1, 2 },\n\t{ }\n};\n\nstatic struct clk_alpha_pll_postdiv cam_cc_pll4_out_even = {\n\t.offset = 0x4000,\n\t.post_div_shift = 8,\n\t.post_div_table = post_div_table_cam_cc_pll4_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_cam_cc_pll4_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID],\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_pll4_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_pll4.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_ops,\n\t},\n};\n\nstatic const struct parent_map cam_cc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL0_OUT_MAIN, 1 },\n\t{ P_CAM_CC_PLL0_OUT_EVEN, 2 },\n\t{ P_CAM_CC_PLL0_OUT_ODD, 3 },\n\t{ P_CAM_CC_PLL2_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_0[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll0.clkr.hw },\n\t{ .hw = &cam_cc_pll0_out_even.clkr.hw },\n\t{ .hw = &cam_cc_pll0_out_odd.clkr.hw },\n\t{ .hw = &cam_cc_pll2_out_main.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL2_OUT_EARLY, 5 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_1[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll2.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL3_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_2[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll3_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL4_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_3[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll4_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_CAM_CC_PLL1_OUT_EVEN, 4 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_4[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n\t{ .hw = &cam_cc_pll1_out_even.clkr.hw },\n};\n\nstatic const struct parent_map cam_cc_parent_map_5[] = {\n\t{ P_SLEEP_CLK, 0 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_5[] = {\n\t{ .fw_name = \"sleep_clk\" },\n};\n\nstatic const struct parent_map cam_cc_parent_map_6[] = {\n\t{ P_BI_TCXO, 0 },\n};\n\nstatic const struct clk_parent_data cam_cc_parent_data_6[] = {\n\t{ .fw_name = \"bi_tcxo\" },\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_bps_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_CAM_CC_PLL0_OUT_EVEN, 6, 0, 0),\n\tF(200000000, P_CAM_CC_PLL0_OUT_ODD, 2, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_bps_clk_src = {\n\t.cmd_rcgr = 0x7010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_bps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_bps_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_camnoc_axi_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_camnoc_axi_clk_src = {\n\t.cmd_rcgr = 0xc0f8,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_camnoc_axi_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_camnoc_axi_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cci_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(37500000, P_CAM_CC_PLL0_OUT_EVEN, 16, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cci_0_clk_src = {\n\t.cmd_rcgr = 0xc0bc,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cci_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_cci_1_clk_src = {\n\t.cmd_rcgr = 0xc0d8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cci_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cci_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_cphy_rx_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_cphy_rx_clk_src = {\n\t.cmd_rcgr = 0xa068,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_cphy_rx_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_csi0phytimer_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_EVEN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_csi0phytimer_clk_src = {\n\t.cmd_rcgr = 0x6000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi0phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi1phytimer_clk_src = {\n\t.cmd_rcgr = 0x6020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi1phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi2phytimer_clk_src = {\n\t.cmd_rcgr = 0x6040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi2phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi3phytimer_clk_src = {\n\t.cmd_rcgr = 0x6060,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi3phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi4phytimer_clk_src = {\n\t.cmd_rcgr = 0x6080,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi4phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_csi5phytimer_clk_src = {\n\t.cmd_rcgr = 0x60a0,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_csi0phytimer_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_csi5phytimer_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_fast_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(50000000, P_CAM_CC_PLL0_OUT_EVEN, 12, 0, 0),\n\tF(100000000, P_CAM_CC_PLL0_OUT_EVEN, 6, 0, 0),\n\tF(200000000, P_CAM_CC_PLL0_OUT_EVEN, 3, 0, 0),\n\tF(300000000, P_CAM_CC_PLL0_OUT_MAIN, 4, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_fast_ahb_clk_src = {\n\t.cmd_rcgr = 0x703c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_fast_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_fast_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_fd_core_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\tF(600000000, P_CAM_CC_PLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_fd_core_clk_src = {\n\t.cmd_rcgr = 0xc098,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_fd_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_fd_core_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_icp_clk_src = {\n\t.cmd_rcgr = 0xc074,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_fd_core_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_icp_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(350000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(475000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(576000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\tF(680000000, P_CAM_CC_PLL3_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_0_clk_src = {\n\t.cmd_rcgr = 0xa010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_2,\n\t.freq_tbl = ftbl_cam_cc_ife_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_2),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_regmap_div cam_cc_sbi_div_clk_src = {\n\t.reg = 0x9010,\n\t.shift = 0,\n\t.width = 3,\n\t.clkr.hw.init = &(struct clk_init_data) {\n\t\t.name = \"cam_cc_sbi_div_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t&cam_cc_ife_0_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_0_csid_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(75000000, P_CAM_CC_PLL0_OUT_EVEN, 8, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_0_csid_clk_src = {\n\t.cmd_rcgr = 0xa040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_0_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_1_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(350000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(475000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(576000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\tF(680000000, P_CAM_CC_PLL4_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_1_clk_src = {\n\t.cmd_rcgr = 0xb010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_3,\n\t.freq_tbl = ftbl_cam_cc_ife_1_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_3),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_1_csid_clk_src = {\n\t.cmd_rcgr = 0xb040,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_ife_0_csid_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_1_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ife_lite_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(400000000, P_CAM_CC_PLL0_OUT_ODD, 1, 0, 0),\n\tF(480000000, P_CAM_CC_PLL2_OUT_MAIN, 1.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_clk_src = {\n\t.cmd_rcgr = 0xc000,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_ife_lite_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_lite_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_ife_lite_csid_clk_src = {\n\t.cmd_rcgr = 0xc01c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ife_lite_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_ipe_0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(300000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(475000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(525000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\tF(700000000, P_CAM_CC_PLL1_OUT_EVEN, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_ipe_0_clk_src = {\n\t.cmd_rcgr = 0x8010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_4,\n\t.freq_tbl = ftbl_cam_cc_ipe_0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_ipe_0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_4),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_jpeg_clk_src = {\n\t.cmd_rcgr = 0xc048,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_bps_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_jpeg_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_mclk0_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(24000000, P_CAM_CC_PLL2_OUT_EARLY, 10, 1, 6),\n\tF(68571429, P_CAM_CC_PLL2_OUT_EARLY, 1, 1, 21),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_mclk0_clk_src = {\n\t.cmd_rcgr = 0x5000,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk0_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk1_clk_src = {\n\t.cmd_rcgr = 0x501c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk1_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk2_clk_src = {\n\t.cmd_rcgr = 0x5038,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk2_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk3_clk_src = {\n\t.cmd_rcgr = 0x5054,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk3_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk4_clk_src = {\n\t.cmd_rcgr = 0x5070,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk4_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk5_clk_src = {\n\t.cmd_rcgr = 0x508c,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk5_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_mclk6_clk_src = {\n\t.cmd_rcgr = 0x50a8,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_1,\n\t.freq_tbl = ftbl_cam_cc_mclk0_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_mclk6_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_1),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_rcg2 cam_cc_sbi_csid_clk_src = {\n\t.cmd_rcgr = 0x901c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_cphy_rx_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_sbi_csid_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_sleep_clk_src[] = {\n\tF(32768, P_SLEEP_CLK, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_sleep_clk_src = {\n\t.cmd_rcgr = 0xc170,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_5,\n\t.freq_tbl = ftbl_cam_cc_sleep_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_sleep_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_5),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_slow_ahb_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(80000000, P_CAM_CC_PLL0_OUT_EVEN, 7.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_slow_ahb_clk_src = {\n\t.cmd_rcgr = 0x7058,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_0,\n\t.freq_tbl = ftbl_cam_cc_slow_ahb_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_slow_ahb_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_0),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_cam_cc_xo_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 cam_cc_xo_clk_src = {\n\t.cmd_rcgr = 0xc154,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = cam_cc_parent_map_6,\n\t.freq_tbl = ftbl_cam_cc_xo_clk_src,\n\t.clkr.hw.init = &(struct clk_init_data){\n\t\t.name = \"cam_cc_xo_clk_src\",\n\t\t.parent_data = cam_cc_parent_data_6,\n\t\t.num_parents = ARRAY_SIZE(cam_cc_parent_data_6),\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_rcg2_ops,\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_ahb_clk = {\n\t.halt_reg = 0x7070,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7070,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_areg_clk = {\n\t.halt_reg = 0x7054,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7054,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_axi_clk = {\n\t.halt_reg = 0x7038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_bps_clk = {\n\t.halt_reg = 0x7028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x7028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_bps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_bps_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_camnoc_axi_clk = {\n\t.halt_reg = 0xc114,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc114,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_camnoc_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_camnoc_dcd_xo_clk = {\n\t.halt_reg = 0xc11c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc11c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_camnoc_dcd_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_xo_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_0_clk = {\n\t.halt_reg = 0xc0d4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc0d4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cci_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cci_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cci_1_clk = {\n\t.halt_reg = 0xc0f0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc0f0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cci_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cci_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_core_ahb_clk = {\n\t.halt_reg = 0xc150,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0xc150,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_core_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_cpas_ahb_clk = {\n\t.halt_reg = 0xc0f4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc0f4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_cpas_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi0phytimer_clk = {\n\t.halt_reg = 0x6018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi0phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi0phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi1phytimer_clk = {\n\t.halt_reg = 0x6038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi1phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi1phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi2phytimer_clk = {\n\t.halt_reg = 0x6058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi2phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi2phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi3phytimer_clk = {\n\t.halt_reg = 0x6078,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6078,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi3phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi3phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi4phytimer_clk = {\n\t.halt_reg = 0x6098,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x6098,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi4phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi4phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csi5phytimer_clk = {\n\t.halt_reg = 0x60b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x60b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csi5phytimer_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_csi5phytimer_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy0_clk = {\n\t.halt_reg = 0x601c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x601c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy1_clk = {\n\t.halt_reg = 0x603c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x603c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy2_clk = {\n\t.halt_reg = 0x605c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x605c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy3_clk = {\n\t.halt_reg = 0x607c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x607c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy4_clk = {\n\t.halt_reg = 0x609c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x609c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_csiphy5_clk = {\n\t.halt_reg = 0x60bc,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x60bc,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_csiphy5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_fd_core_clk = {\n\t.halt_reg = 0xc0b0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc0b0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_fd_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fd_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_fd_core_uar_clk = {\n\t.halt_reg = 0xc0b8,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc0b8,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_fd_core_uar_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fd_core_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_gdsc_clk = {\n\t.halt_reg = 0xc16c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc16c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_gdsc_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_xo_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_IS_CRITICAL | CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_icp_ahb_clk = {\n\t.halt_reg = 0xc094,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc094,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_icp_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_icp_clk = {\n\t.halt_reg = 0xc08c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc08c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_icp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_icp_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_ahb_clk = {\n\t.halt_reg = 0xa088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_areg_clk = {\n\t.halt_reg = 0xa030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_axi_clk = {\n\t.halt_reg = 0xa084,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa084,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_clk = {\n\t.halt_reg = 0xa028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_cphy_rx_clk = {\n\t.halt_reg = 0xa080,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa080,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_csid_clk = {\n\t.halt_reg = 0xa058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_0_dsp_clk = {\n\t.halt_reg = 0xa03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xa03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_0_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_ahb_clk = {\n\t.halt_reg = 0xb068,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_areg_clk = {\n\t.halt_reg = 0xb030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_axi_clk = {\n\t.halt_reg = 0xb064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_clk = {\n\t.halt_reg = 0xb028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_cphy_rx_clk = {\n\t.halt_reg = 0xb060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_csid_clk = {\n\t.halt_reg = 0xb058,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb058,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_1_dsp_clk = {\n\t.halt_reg = 0xb03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xb03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_1_dsp_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_ahb_clk = {\n\t.halt_reg = 0xc040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_axi_clk = {\n\t.halt_reg = 0xc044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_clk = {\n\t.halt_reg = 0xc018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_lite_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_cphy_rx_clk = {\n\t.halt_reg = 0xc03c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc03c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ife_lite_csid_clk = {\n\t.halt_reg = 0xc034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ife_lite_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_lite_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_ahb_clk = {\n\t.halt_reg = 0x8040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_areg_clk = {\n\t.halt_reg = 0x803c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x803c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_areg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_fast_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_axi_clk = {\n\t.halt_reg = 0x8038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_ipe_0_clk = {\n\t.halt_reg = 0x8028,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x8028,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_ipe_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ipe_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_jpeg_clk = {\n\t.halt_reg = 0xc060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_jpeg_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_jpeg_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk0_clk = {\n\t.halt_reg = 0x5018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk1_clk = {\n\t.halt_reg = 0x5034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk2_clk = {\n\t.halt_reg = 0x5050,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5050,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk2_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk3_clk = {\n\t.halt_reg = 0x506c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x506c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk3_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk4_clk = {\n\t.halt_reg = 0x5088,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5088,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk4_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk5_clk = {\n\t.halt_reg = 0x50a4,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50a4,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk5_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_mclk6_clk = {\n\t.halt_reg = 0x50c0,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x50c0,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_mclk6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_mclk6_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_ahb_clk = {\n\t.halt_reg = 0x9040,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_ahb_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_slow_ahb_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_axi_clk = {\n\t.halt_reg = 0x903c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x903c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_camnoc_axi_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_clk = {\n\t.halt_reg = 0x9014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_sbi_div_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_cphy_rx_clk = {\n\t.halt_reg = 0x9038,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_cphy_rx_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_cphy_rx_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_csid_clk = {\n\t.halt_reg = 0x9034,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9034,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_csid_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_sbi_csid_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_ife_0_clk = {\n\t.halt_reg = 0x9044,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_ife_0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_0_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sbi_ife_1_clk = {\n\t.halt_reg = 0x9048,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9048,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sbi_ife_1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_ife_1_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch cam_cc_sleep_clk = {\n\t.halt_reg = 0xc188,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0xc188,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(struct clk_init_data){\n\t\t\t.name = \"cam_cc_sleep_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]){\n\t\t\t\t&cam_cc_sleep_clk_src.clkr.hw\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc titan_top_gdsc;\n\nstatic struct gdsc bps_gdsc = {\n\t.gdscr = 0x7004,\n\t.pd = {\n\t\t.name = \"bps_gdsc\",\n\t},\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ipe_0_gdsc = {\n\t.gdscr = 0x8004,\n\t.pd = {\n\t\t.name = \"ipe_0_gdsc\",\n\t},\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc sbi_gdsc = {\n\t.gdscr = 0x9004,\n\t.pd = {\n\t\t.name = \"sbi_gdsc\",\n\t},\n\t.flags = HW_CTRL | POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_0_gdsc = {\n\t.gdscr = 0xa004,\n\t.pd = {\n\t\t.name = \"ife_0_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc ife_1_gdsc = {\n\t.gdscr = 0xb004,\n\t.pd = {\n\t\t.name = \"ife_1_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.parent = &titan_top_gdsc.pd,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc titan_top_gdsc = {\n\t.gdscr = 0xc144,\n\t.pd = {\n\t\t.name = \"titan_top_gdsc\",\n\t},\n\t.flags = POLL_CFG_GDSCR,\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *cam_cc_sm8250_clocks[] = {\n\t[CAM_CC_BPS_AHB_CLK] = &cam_cc_bps_ahb_clk.clkr,\n\t[CAM_CC_BPS_AREG_CLK] = &cam_cc_bps_areg_clk.clkr,\n\t[CAM_CC_BPS_AXI_CLK] = &cam_cc_bps_axi_clk.clkr,\n\t[CAM_CC_BPS_CLK] = &cam_cc_bps_clk.clkr,\n\t[CAM_CC_BPS_CLK_SRC] = &cam_cc_bps_clk_src.clkr,\n\t[CAM_CC_CAMNOC_AXI_CLK] = &cam_cc_camnoc_axi_clk.clkr,\n\t[CAM_CC_CAMNOC_AXI_CLK_SRC] = &cam_cc_camnoc_axi_clk_src.clkr,\n\t[CAM_CC_CAMNOC_DCD_XO_CLK] = &cam_cc_camnoc_dcd_xo_clk.clkr,\n\t[CAM_CC_CCI_0_CLK] = &cam_cc_cci_0_clk.clkr,\n\t[CAM_CC_CCI_0_CLK_SRC] = &cam_cc_cci_0_clk_src.clkr,\n\t[CAM_CC_CCI_1_CLK] = &cam_cc_cci_1_clk.clkr,\n\t[CAM_CC_CCI_1_CLK_SRC] = &cam_cc_cci_1_clk_src.clkr,\n\t[CAM_CC_CORE_AHB_CLK] = &cam_cc_core_ahb_clk.clkr,\n\t[CAM_CC_CPAS_AHB_CLK] = &cam_cc_cpas_ahb_clk.clkr,\n\t[CAM_CC_CPHY_RX_CLK_SRC] = &cam_cc_cphy_rx_clk_src.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK] = &cam_cc_csi0phytimer_clk.clkr,\n\t[CAM_CC_CSI0PHYTIMER_CLK_SRC] = &cam_cc_csi0phytimer_clk_src.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK] = &cam_cc_csi1phytimer_clk.clkr,\n\t[CAM_CC_CSI1PHYTIMER_CLK_SRC] = &cam_cc_csi1phytimer_clk_src.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK] = &cam_cc_csi2phytimer_clk.clkr,\n\t[CAM_CC_CSI2PHYTIMER_CLK_SRC] = &cam_cc_csi2phytimer_clk_src.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK] = &cam_cc_csi3phytimer_clk.clkr,\n\t[CAM_CC_CSI3PHYTIMER_CLK_SRC] = &cam_cc_csi3phytimer_clk_src.clkr,\n\t[CAM_CC_CSI4PHYTIMER_CLK] = &cam_cc_csi4phytimer_clk.clkr,\n\t[CAM_CC_CSI4PHYTIMER_CLK_SRC] = &cam_cc_csi4phytimer_clk_src.clkr,\n\t[CAM_CC_CSI5PHYTIMER_CLK] = &cam_cc_csi5phytimer_clk.clkr,\n\t[CAM_CC_CSI5PHYTIMER_CLK_SRC] = &cam_cc_csi5phytimer_clk_src.clkr,\n\t[CAM_CC_CSIPHY0_CLK] = &cam_cc_csiphy0_clk.clkr,\n\t[CAM_CC_CSIPHY1_CLK] = &cam_cc_csiphy1_clk.clkr,\n\t[CAM_CC_CSIPHY2_CLK] = &cam_cc_csiphy2_clk.clkr,\n\t[CAM_CC_CSIPHY3_CLK] = &cam_cc_csiphy3_clk.clkr,\n\t[CAM_CC_CSIPHY4_CLK] = &cam_cc_csiphy4_clk.clkr,\n\t[CAM_CC_CSIPHY5_CLK] = &cam_cc_csiphy5_clk.clkr,\n\t[CAM_CC_FAST_AHB_CLK_SRC] = &cam_cc_fast_ahb_clk_src.clkr,\n\t[CAM_CC_FD_CORE_CLK] = &cam_cc_fd_core_clk.clkr,\n\t[CAM_CC_FD_CORE_CLK_SRC] = &cam_cc_fd_core_clk_src.clkr,\n\t[CAM_CC_FD_CORE_UAR_CLK] = &cam_cc_fd_core_uar_clk.clkr,\n\t[CAM_CC_GDSC_CLK] = &cam_cc_gdsc_clk.clkr,\n\t[CAM_CC_ICP_AHB_CLK] = &cam_cc_icp_ahb_clk.clkr,\n\t[CAM_CC_ICP_CLK] = &cam_cc_icp_clk.clkr,\n\t[CAM_CC_ICP_CLK_SRC] = &cam_cc_icp_clk_src.clkr,\n\t[CAM_CC_IFE_0_AHB_CLK] = &cam_cc_ife_0_ahb_clk.clkr,\n\t[CAM_CC_IFE_0_AREG_CLK] = &cam_cc_ife_0_areg_clk.clkr,\n\t[CAM_CC_IFE_0_AXI_CLK] = &cam_cc_ife_0_axi_clk.clkr,\n\t[CAM_CC_IFE_0_CLK] = &cam_cc_ife_0_clk.clkr,\n\t[CAM_CC_IFE_0_CLK_SRC] = &cam_cc_ife_0_clk_src.clkr,\n\t[CAM_CC_IFE_0_CPHY_RX_CLK] = &cam_cc_ife_0_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_0_CSID_CLK] = &cam_cc_ife_0_csid_clk.clkr,\n\t[CAM_CC_IFE_0_CSID_CLK_SRC] = &cam_cc_ife_0_csid_clk_src.clkr,\n\t[CAM_CC_IFE_0_DSP_CLK] = &cam_cc_ife_0_dsp_clk.clkr,\n\t[CAM_CC_IFE_1_AHB_CLK] = &cam_cc_ife_1_ahb_clk.clkr,\n\t[CAM_CC_IFE_1_AREG_CLK] = &cam_cc_ife_1_areg_clk.clkr,\n\t[CAM_CC_IFE_1_AXI_CLK] = &cam_cc_ife_1_axi_clk.clkr,\n\t[CAM_CC_IFE_1_CLK] = &cam_cc_ife_1_clk.clkr,\n\t[CAM_CC_IFE_1_CLK_SRC] = &cam_cc_ife_1_clk_src.clkr,\n\t[CAM_CC_IFE_1_CPHY_RX_CLK] = &cam_cc_ife_1_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_1_CSID_CLK] = &cam_cc_ife_1_csid_clk.clkr,\n\t[CAM_CC_IFE_1_CSID_CLK_SRC] = &cam_cc_ife_1_csid_clk_src.clkr,\n\t[CAM_CC_IFE_1_DSP_CLK] = &cam_cc_ife_1_dsp_clk.clkr,\n\t[CAM_CC_IFE_LITE_AHB_CLK] = &cam_cc_ife_lite_ahb_clk.clkr,\n\t[CAM_CC_IFE_LITE_AXI_CLK] = &cam_cc_ife_lite_axi_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK] = &cam_cc_ife_lite_clk.clkr,\n\t[CAM_CC_IFE_LITE_CLK_SRC] = &cam_cc_ife_lite_clk_src.clkr,\n\t[CAM_CC_IFE_LITE_CPHY_RX_CLK] = &cam_cc_ife_lite_cphy_rx_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK] = &cam_cc_ife_lite_csid_clk.clkr,\n\t[CAM_CC_IFE_LITE_CSID_CLK_SRC] = &cam_cc_ife_lite_csid_clk_src.clkr,\n\t[CAM_CC_IPE_0_AHB_CLK] = &cam_cc_ipe_0_ahb_clk.clkr,\n\t[CAM_CC_IPE_0_AREG_CLK] = &cam_cc_ipe_0_areg_clk.clkr,\n\t[CAM_CC_IPE_0_AXI_CLK] = &cam_cc_ipe_0_axi_clk.clkr,\n\t[CAM_CC_IPE_0_CLK] = &cam_cc_ipe_0_clk.clkr,\n\t[CAM_CC_IPE_0_CLK_SRC] = &cam_cc_ipe_0_clk_src.clkr,\n\t[CAM_CC_JPEG_CLK] = &cam_cc_jpeg_clk.clkr,\n\t[CAM_CC_JPEG_CLK_SRC] = &cam_cc_jpeg_clk_src.clkr,\n\t[CAM_CC_MCLK0_CLK] = &cam_cc_mclk0_clk.clkr,\n\t[CAM_CC_MCLK0_CLK_SRC] = &cam_cc_mclk0_clk_src.clkr,\n\t[CAM_CC_MCLK1_CLK] = &cam_cc_mclk1_clk.clkr,\n\t[CAM_CC_MCLK1_CLK_SRC] = &cam_cc_mclk1_clk_src.clkr,\n\t[CAM_CC_MCLK2_CLK] = &cam_cc_mclk2_clk.clkr,\n\t[CAM_CC_MCLK2_CLK_SRC] = &cam_cc_mclk2_clk_src.clkr,\n\t[CAM_CC_MCLK3_CLK] = &cam_cc_mclk3_clk.clkr,\n\t[CAM_CC_MCLK3_CLK_SRC] = &cam_cc_mclk3_clk_src.clkr,\n\t[CAM_CC_MCLK4_CLK] = &cam_cc_mclk4_clk.clkr,\n\t[CAM_CC_MCLK4_CLK_SRC] = &cam_cc_mclk4_clk_src.clkr,\n\t[CAM_CC_MCLK5_CLK] = &cam_cc_mclk5_clk.clkr,\n\t[CAM_CC_MCLK5_CLK_SRC] = &cam_cc_mclk5_clk_src.clkr,\n\t[CAM_CC_MCLK6_CLK] = &cam_cc_mclk6_clk.clkr,\n\t[CAM_CC_MCLK6_CLK_SRC] = &cam_cc_mclk6_clk_src.clkr,\n\t[CAM_CC_PLL0] = &cam_cc_pll0.clkr,\n\t[CAM_CC_PLL0_OUT_EVEN] = &cam_cc_pll0_out_even.clkr,\n\t[CAM_CC_PLL0_OUT_ODD] = &cam_cc_pll0_out_odd.clkr,\n\t[CAM_CC_PLL1] = &cam_cc_pll1.clkr,\n\t[CAM_CC_PLL1_OUT_EVEN] = &cam_cc_pll1_out_even.clkr,\n\t[CAM_CC_PLL2] = &cam_cc_pll2.clkr,\n\t[CAM_CC_PLL2_OUT_MAIN] = &cam_cc_pll2_out_main.clkr,\n\t[CAM_CC_PLL3] = &cam_cc_pll3.clkr,\n\t[CAM_CC_PLL3_OUT_EVEN] = &cam_cc_pll3_out_even.clkr,\n\t[CAM_CC_PLL4] = &cam_cc_pll4.clkr,\n\t[CAM_CC_PLL4_OUT_EVEN] = &cam_cc_pll4_out_even.clkr,\n\t[CAM_CC_SBI_AHB_CLK] = &cam_cc_sbi_ahb_clk.clkr,\n\t[CAM_CC_SBI_AXI_CLK] = &cam_cc_sbi_axi_clk.clkr,\n\t[CAM_CC_SBI_CLK] = &cam_cc_sbi_clk.clkr,\n\t[CAM_CC_SBI_CPHY_RX_CLK] = &cam_cc_sbi_cphy_rx_clk.clkr,\n\t[CAM_CC_SBI_CSID_CLK] = &cam_cc_sbi_csid_clk.clkr,\n\t[CAM_CC_SBI_CSID_CLK_SRC] = &cam_cc_sbi_csid_clk_src.clkr,\n\t[CAM_CC_SBI_DIV_CLK_SRC] = &cam_cc_sbi_div_clk_src.clkr,\n\t[CAM_CC_SBI_IFE_0_CLK] = &cam_cc_sbi_ife_0_clk.clkr,\n\t[CAM_CC_SBI_IFE_1_CLK] = &cam_cc_sbi_ife_1_clk.clkr,\n\t[CAM_CC_SLEEP_CLK] = &cam_cc_sleep_clk.clkr,\n\t[CAM_CC_SLEEP_CLK_SRC] = &cam_cc_sleep_clk_src.clkr,\n\t[CAM_CC_SLOW_AHB_CLK_SRC] = &cam_cc_slow_ahb_clk_src.clkr,\n\t[CAM_CC_XO_CLK_SRC] = &cam_cc_xo_clk_src.clkr,\n};\n\nstatic struct gdsc *cam_cc_sm8250_gdscs[] = {\n\t[BPS_GDSC] = &bps_gdsc,\n\t[IPE_0_GDSC] = &ipe_0_gdsc,\n\t[SBI_GDSC] = &sbi_gdsc,\n\t[IFE_0_GDSC] = &ife_0_gdsc,\n\t[IFE_1_GDSC] = &ife_1_gdsc,\n\t[TITAN_TOP_GDSC] = &titan_top_gdsc,\n};\n\nstatic const struct qcom_reset_map cam_cc_sm8250_resets[] = {\n\t[CAM_CC_BPS_BCR] = { 0x7000 },\n\t[CAM_CC_ICP_BCR] = { 0xc070 },\n\t[CAM_CC_IFE_0_BCR] = { 0xa000 },\n\t[CAM_CC_IFE_1_BCR] = { 0xb000 },\n\t[CAM_CC_IPE_0_BCR] = { 0x8000 },\n\t[CAM_CC_SBI_BCR] = { 0x9000 },\n};\n\nstatic const struct regmap_config cam_cc_sm8250_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0xe004,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc cam_cc_sm8250_desc = {\n\t.config = &cam_cc_sm8250_regmap_config,\n\t.clks = cam_cc_sm8250_clocks,\n\t.num_clks = ARRAY_SIZE(cam_cc_sm8250_clocks),\n\t.resets = cam_cc_sm8250_resets,\n\t.num_resets = ARRAY_SIZE(cam_cc_sm8250_resets),\n\t.gdscs = cam_cc_sm8250_gdscs,\n\t.num_gdscs = ARRAY_SIZE(cam_cc_sm8250_gdscs),\n};\n\nstatic const struct of_device_id cam_cc_sm8250_match_table[] = {\n\t{ .compatible = \"qcom,sm8250-camcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, cam_cc_sm8250_match_table);\n\nstatic int cam_cc_sm8250_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\n\tregmap = qcom_cc_map(pdev, &cam_cc_sm8250_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\tclk_lucid_pll_configure(&cam_cc_pll0, regmap, &cam_cc_pll0_config);\n\tclk_lucid_pll_configure(&cam_cc_pll1, regmap, &cam_cc_pll1_config);\n\tclk_zonda_pll_configure(&cam_cc_pll2, regmap, &cam_cc_pll2_config);\n\tclk_lucid_pll_configure(&cam_cc_pll3, regmap, &cam_cc_pll3_config);\n\tclk_lucid_pll_configure(&cam_cc_pll4, regmap, &cam_cc_pll4_config);\n\n\treturn qcom_cc_really_probe(pdev, &cam_cc_sm8250_desc, regmap);\n}\n\nstatic struct platform_driver cam_cc_sm8250_driver = {\n\t.probe = cam_cc_sm8250_probe,\n\t.driver = {\n\t\t.name = \"cam_cc-sm8250\",\n\t\t.of_match_table = cam_cc_sm8250_match_table,\n\t},\n};\n\nmodule_platform_driver(cam_cc_sm8250_driver);\n\nMODULE_DESCRIPTION(\"QTI CAMCC SM8250 Driver\");\nMODULE_LICENSE(\"GPL v2\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}