0.7
2020.2
May 22 2024
18:54:44
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/baud_rate_generator_tb.v,1728331025,verilog,,,,baud_rate_generator_tb,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/fifo_buffer_tb.v,1728665255,verilog,,,,fifo_buffer_tb,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/uart_rx_tb.v,1728676054,verilog,,,,uart_rx_tb,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/baud_rate_generator.v,1728330821,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_rx.v,,baud_rate_generator,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/fifo_buffer.v,1728517308,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/fifo_buffer_tb.v,,fifo_buffer,,,,,,,,
/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sources_1/new/uart_rx.v,1728610014,verilog,,/home/joaquin/Facultad/ARQUITECTURA/uart_protocol_fpga/uart_protocol_fpga.srcs/sim_1/new/uart_rx_tb.v,,uart_rx,,,,,,,,
