version: 0.2.1
name: myascon_ascon_top_1.0.0_0
toplevel: cw305_top
dependencies:
  myascon:ascon_top:1.0.0:0: []
cores:
  myascon:ascon_top:1.0.0:0:
    core_file: ../../../ascon.core
    dependencies: []
parameters: {}
tool_options:
  vivado:
    part: xc7a100tftg256-2
filters: []
flow_options: {}
hooks: {}
files:
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/ascon_params.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/ascon_top.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/circular_shift_register.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/fsm.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/lfsr.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/shift_register.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/state_register.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/sipo_debug.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/register.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/ascon_sbox_d2.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: systemVerilogSource
  name: src/myascon_ascon_top_1.0.0_0/rtl/shareCreator.sv
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/cdc_pulse.v
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/clocks.v
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/cw305_usb_reg_fe.v
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/cw305_ascon_defines.v
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/cw305_reg_ascon.v
  core: myascon:ascon_top:1.0.0:0
- file_type: verilogSource
  name: src/myascon_ascon_top_1.0.0_0/fpga/cw305_top.v
  core: myascon:ascon_top:1.0.0:0
- file_type: xdc
  name: src/myascon_ascon_top_1.0.0_0/fpga/cw305.xdc
  core: myascon:ascon_top:1.0.0:0
vpi: []
