摘要 
    本研究使用金屬鉿（Hf）與金屬鈮（Nb）蒸鍍源，利用電子束蒸鍍在氧氣氛下蒸鍍
HfOx、NbOx 與 HfNbxOy 介電薄膜於矽晶片之上並在氮氣氛下以快速退火（500 °C~800 
°C）對介電薄膜作熱處理。隨後以金屬鋁以及氮化鉿作為閘極電極，形成金屬/介電層/
半導體（MOS）電容結構，探討不同成份比與熱處理溫度的介電薄膜的電性行為，以及
MOS電容器經過氮氫混合氣體退火後的電性穩定度。 
本實驗利用 X 光光電子能量分析儀對薄膜進行化學鍵結型態分析，並對薄膜進行定
量分析；以高解析穿透式電子顯微鏡，觀察薄膜截面影像，判斷薄膜及中介層厚度；利
用低掠角 X 光繞射儀對薄膜結晶性進行分析；以橢圓偏光儀模擬薄膜孔隙率；在電性方
面以電感電容電阻計量儀量測 MOS 結構電容器 C-V 曲線，以直流電壓源/微微安培計
量儀量測其漏電流。 
實驗結果顯示，藉由調整電子束的功率，可調製不同比例的 HfNbxOy 複合氧化物介
電薄膜，經定量分析發現，初鍍薄膜中，有氧空缺存在，而呈現非計量比。HfNbxOy 複
合氧化物介電薄膜與矽基材之間有較薄的中介層，最薄可小於 1 nm。初鍍 HfOx、NbOx 與
HfNbxOy 薄膜為非晶態， 而經快速退火後，呈現結晶型態，並且中介層明顯增厚。而
在複合氧化物介電薄膜中，少量的鈮（< 5 %）可提高薄膜結晶溫度至 600 °C，並且中介
層的增厚程度也較低。 
與 HfOx 介電薄膜相較，HfNbxOy 介電薄膜存在較少的氧化層捕獲電荷，卻有較大
的漏電流密度。經過快速退火後的介電薄膜，其漏電流可降低，但氧化層捕獲電荷密度
卻上升。在電極材料方面，使用氮化鉿電極可獲得較鋁電極為低的漏電流密度，而MOS 
電容器經由氮氫混合氣體退火後，可減少介電層捕獲電荷，且電容值與漏電流密度無太
大改變，顯示氮化鉿電極在此MOS 電容器結構中，有良好的熱穩定性。 
 
關鍵詞：氮化鉿、氧化鉿、氧化鈮、閘極氧化層、閘極電極 
 
 
 
 
 
 
 
 
 
1 
目  錄 
1. 前言 ---------------------------------------------------  1 
2. 研究目的 -----------------------------------------------  4 
3. 文獻探討 -----------------------------------------------  5 
4. 研究方法 -----------------------------------------------  8 
5. 結果與討論 ---------------------------------------------  9 
6. 結論 ---------------------------------------------------  15 
7. 參考文獻 -----------------------------------------------  16 
8. 計畫成果自評及成果發表 ---------------------------------  19 
9. 附錄 (已發表/投稿之論文)---------------------------------  20 
 
2 
 
 
 
(a) 
 
(b) 
Fig. 錯誤! 所指定的樣式的文字不存在文件中。-1   Jg,limit versus Jg,simulated for (a) 
High-Performance Logic and (b) Low Standby Power devices[10].  
 
 
 
 
 
 
4 
2. 研究目的 
本實驗使用電子束蒸鍍系統（Electron-beam evaporation system）於單晶矽基材上沈
積 HfOx、NbOx以及 HfOx-NbOx等高介電常數薄膜，並同時蒸鍍金屬鋁電極以及濺鍍氮
化鉿電極製作 MOS（Metal-Oxide-Semiconductor）電容器結構。蒸鍍法製作介電薄膜最
大的優點在於，薄膜製備過程為將被蒸鍍物加熱至高溫（接近熔點），此時被蒸鍍物的蒸
發能力非常強，被蒸發出的蒸鍍源原子可直接沈積到基板表面上，且低溫製程可降低中
介層的生成[11]。 
氧化鉿由於具有高介電常數（k~26[12]）、能隙寬度大以及與矽之熱穩定性佳[13]，
因此成為極具潛力的閘極介電層材料。即使氧化鉿在熱力學上屬於穩定性佳的高介電常
數材料，然而在文獻上顯示在矽基材上製作氧化鉿薄膜時仍不可避免的產生一層近似於
SiO2的中介層[14,15]，進而減少介電層的介電常數，因此為求達到較小的等效二氧化矽
厚度（EOT），除了降低中介層的生成，另外便是提高介電薄膜之介電常數。另一方面高
介電常數介電薄膜通常具有較 SiO2低的結晶溫度，氧化鉿薄膜的結晶溫度甚至小於 500 
°C[16]，然而結晶相的生成所產生的晶界往往成為漏電流的傳導機制之一，因此對於減
少介電薄膜與矽基板間中介成的生成以及提高介電薄膜的結晶溫度皆為介電薄膜材料研
究上的重要課題。 
Nb2O5具有較 HfO2高的介電常數（~40[17]），而在 HfO2薄膜中， 添加 NbOx，亦
可能獲得較高的薄結晶溫度。 因此，本研究以蒸鍍法鍍製 HfOx、NbOx 以 HfOx-NbOx
介電薄膜，探討 HfOx、NbOx以及 HfOx-NbOx介電薄膜的材料及電性性質，並探討介電
薄膜經過快速退火後的熱穩定性。 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
6 
料上作改變，閘極介電層的研究也在製程上作改變。薄膜的鍍製過程以往為直接將氧化物
沈積在矽基板上，近來有些研究則是先將金屬直接沈積於矽基板上，再於後續製程中進行
的氧化，其主要目的則是避免矽基板直接暴露於氧氣氛下而形成二氧化矽。另外也有疊層
結構的閘極介電層相關研究，考慮各種金屬氧化物的特性，而做出的奈米疊層結構。 
Yamamoto[38]等人便在高介電常數的 HfO2薄膜下預先以熱氧化生成一層二氧化矽形成
HfO2/SiO2的疊層結構，其目的在於二氧化矽與矽基板間的熱穩定性及界面性質皆較一般高
介電常數材料來的好，雖然一般高介電常數材料的沈積過程，在矽與氧化物之間便會生成
一層 SiOx，然而此矽氧化物通常為反應較不完全、缺陷較多的矽氧化物，因此金屬氧化物
高介電常數材料與熱氧化二氧化矽介電層的堆疊結構，相較於直接生成金屬氧化物的介電
層有較好的材料性質及電性行為。Cho[39]等人則是以 Al2O3/HfO2/Si的疊層結構，利用了
HfO2與矽之間的熱穩定性以及 Al2O3對氧擴散的阻障能力，造成熱穩定性較佳的介電層。 
在考量介電常數大小以及與矽的熱穩定性，ZrO2與 HfO2成為取代二氧化矽介電層的
最熱門選擇，其相關研究也相當多。本實驗選擇 HfO2以及 Nb2O5兩介電材料，以電子束蒸
鍍系統沈積氧化鉿及氧化鈮，探討氧化鉿、氧化鈮以及其複合氧化物之材料及介電性質。
氧化鉿的研究相當的多，Lin[40]等人，以原子層化學氣相沈積，研究二氧化鉿在矽基板上
的介電性質與熱穩定性，其介電常數為 23，固定氧化層電荷密度為 6.9´1012 cm-2，最小 EOT
可達 9.3 Å，電容電壓遲滯曲線中，平帶電壓的偏移小於 25 mV，界面缺陷密度為 1.8´1011 
cm-2eV-1，顯示二氧化鉿有良好的介電性質。Harris[11]以電子束蒸鍍系統沈積氧化鉿，得到
了等效二氧化矽厚度為 5 Å的介電層，為 HfO2相關研究中最小的等效二氧化矽厚度。然而
在Miyata[41]所提出的二氧化鉿與矽之間在退火時中介層的成長機制，顯示在氧含量 2´10-6  
torr氣氛下退火，當退火溫度大於 600  °C中介層將會快速的成長，因此如何抑制中介層
在退火時的成長在二氧化鉿的研究上將會是很棘手的問題。 
除了氧化鉿介電薄膜的研究外，氮氧化鉿、矽氧化鉿以及氮氧矽化鉿等在近年也有不
少的相關研究相繼被發表。Lu[42]等人在氧化鉿中添加氮原子，除了可降低中介層的成長，
對於矽基板與介電層之間的相互擴散也有抑制的效果，另外還能減少漏電流大小，以及介
電層中固定氧化層電荷與電荷捕捉陷阱（charge trap sites）的數量。Wilk[43]等人，討論矽
氧化鉿的介電性質，除了討論鉿與矽的成份與介電常數的關係，在等效二氧化矽厚度為 18 
Å的介電薄膜上施加 1 V偏壓，其漏電密度為 1.2´10-6 A/cm2，遲滯電容電壓曲線的平帶電
壓偏移小於 20 mV，介電層崩潰電場（breakdown field, EBD）約為 10 MV/cm，且在矽能隙
中心（midgap）能階的界面缺陷密度（Dit）約為 1011 cm-2eV-1，皆顯示矽氧化鉿有不錯的
介電性質。Rittersma[44]等人也提出矽氧化鉿有較好的熱穩定性以及較高的結晶溫度。 
Visokay[45]等人則是探討了氮氧矽化鉿的介電性質，其等效二氧化矽厚度可降至 12.9 Å，
在同等的等效二氧化矽厚度下可有漏電密度相較於二氧化矽可降低一百倍，且其熱穩定性
又比矽氧化鉿來的好而結晶溫度更可達 1100 °C。Koike[46]等人，則討論了元素比與氮氧矽
化鉿介電材料的介電常數以及能隙大小的關係。 
而在合金氧化物中，鉿系介電材料中較常見的為氧化鉿鋁（HfAlO），由於氧化鋁
（Al2O3）有良好的熱穩定性以及有較大的能隙寬度（~9 eV），期望獲得具有氧化鉿的高
介電常數以及氧化鋁的寬能隙介電性質的介電薄膜，並能提高介電薄膜與矽基板之間的熱
穩定性以及提高介電薄膜的結晶溫度。Lee[47]等人便以（pulsed-laser deposition, PLD）製
備氧化鋁鉿介電薄膜，顯示氧化鋁鉿薄膜經過 1000 °C的快速退火仍為非晶態，其介電常
數為 16，EOT可達 9.2 Å ，漏電流僅有 4.6´10-3 A/cm2。Chiou[48]等人，也指出相較於 HfO2
8 
4. 研究方法 
4.1 實驗步驟 
將經過 RCA清洗後的 p型矽基板置入真空腔體中，將腔體抽真空達 1.00´10-6 torr以下，
以電子束加熱金屬鉿以及金屬鈮蒸鍍源，分別固定金屬鉿以及金屬鈮的加速電壓為 8 kV以
及 4 kV，並固定金屬鈮的蒸鍍功率，藉由調變金屬鉿的蒸鍍功率，製備不同成份比的氧化
鉿－氧化鈮的介電薄膜，並在薄膜製備過程通以 50 sccm的氧氣，使金屬在沈積於矽基板
前有機會氧化成為氧化物。薄膜製備條件表列於表一。 
 
表一：介電薄膜製備條件 
Sample A B C D 
Electron gun I Current  
( Hf source) 
Accelerated voltage= 8 kV 
150 mA 200 mA 170 mA 150 mA 
Electron gun II Current  
( Nb source) 
Accelerated voltage= 4 kV 
 230 mA 
Base pressure <1.00´10-6 torr 
Gas flow rate ( O2 ) 50 sccm 
Evaporation time 60 s 20 s 40 s 60 s 
 
另外，以濺鍍系統於介電薄膜上鍍製氮化鉿電極，首先在介電薄膜上以真空膠帶固定
鍍鉻銅網後，將試片置於真空腔體，抽真空達 2.00´10-6 torr以下，以金屬鉿為靶材，鍍製
厚度約為 200 nm的氮化鉿薄膜（電阻率約為 100mW-cm），薄膜製備條件為：氬氣與氮氣
混合氣氛，總流量為 50 sccm，Ar/N2=24/1，工作壓力為 10 mTorr，濺鍍功率為 100 W，濺
鍍時間為 15分鐘。隨後將銅網撕除便可獲得氮化鉿電極的MOS結構電容器，隨後將MOS
結構電容器置於爐管中，以氮氫混合氣體退火（Forming, gas annealing, FGA），氮氣與氫氣
比例為 9:1，退火溫度為 500°C，退火時間為 30分鐘。 
 
4.2 分析 
本實驗利用 X光光電子能譜儀（XPS），分析薄膜中各元素的組成成份比，並觀察薄膜
與矽基板間在薄膜鍍製過程的反應；以高解析穿透式電子顯微鏡（HRTEM）觀察薄膜截面
影像，判斷薄膜與中介層的厚度；以橢圓偏光儀量測介電薄膜光學性質，並模擬薄膜孔隙
率；以低掠角繞射儀偵測介電薄膜結晶型態；最後以電感電容電阻計量儀（HP4284A）以
及微微安培計量儀（HP4140B）量測MOS結構電容器在退火前後的電容－電壓以及漏電流
－電壓的關係曲線。 
 
 
 
 
10 
 
 
(a)                                    (b)                       
 
 
 
 
 
 
 
 
 
 
 
 
 
(c)                                    (d) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
圖二：介電薄膜截面影像(a) HfO1.63 ; (b) HfNb0.05O1.65 ; (c)HfNb0.20O2.03 ; (d) HfNb0.32O2.25。 
 
 
利用橢圓偏光儀量測介電薄膜之光學性質，同時以有效介電理論（Effective Medium 
Approximation, EMA）模擬薄膜中孔隙率。首先假定在中介層主要由 SiO2、HfO2以及 Nb2O5
所組成，而高介電常數薄膜則由 HfO2、Nb2O5以及孔隙所組成，在介電薄膜中，孔隙的存
在將造成介電常數的下降，因此模擬薄膜中孔隙率，探討孔隙率與薄膜介電常數的影響。
表三為各試片的模擬結果，結果顯示在各介電薄膜中皆有相當高的孔隙率（66%~17%），且
隨著 Nb的量增加孔隙率有下降的趨勢，顯示添加 Nb可減少氧化鉿薄膜鍍製過程薄膜中孔
隙的生成。 
 
 
 
12 
 
 
圖四：MOS結構電容器 C-V遲滯曲線，(a) 退火前；(b)退火後。 
 
表四：MOS電容器退火前後 C-V遲滯曲線量測結果。 
Sample 
EOT 
(nm) 
VFB 
(V) 
DVh 
(mV) 
Not 
(#/cm2) 
Dit 
(cm-2eV-1) 
HfN/HfO1.63 5.00 -0.38 -21.92 9.45´1010 2.79´1013 
HfN/HfNb0.05O1.65 3.37 -0.04 0.81 -5.19´109 2.67´1013 
HfN/HfNb0.20O2.03 4.95 -0.04 1.03 -4.50´109 1.99´1013 
HfN/HfNb0.32O2.25 3.16 -0.09 8.73 -5.96´1010 4.61´1013 
FGA HfN/HfO1.63 5.63 -0.24 -6.81 2.61´1010 2.32´1013 
FGA 
HfN/HfNb0.05O1.65 
3.21 0.07 -0.48 3.19´109 3.67´1013 
FGA 
HfN/HfNb0.20O2.03 
3.94 -0.01 -0.57 3.11´109 2.01´1013 
FGA 
HfN/HfNb0.32O2.25 
3.05 0.02 -0.86 6.06´109 3.36´1013 
14 
 
表五：MOS結構電容器退火前後，在施加 VFB±1偏壓所得之漏電密度。 
Sample J at VFB+1(A/cm2) J at VFB-1(A/cm2) 
HfN/HfO1.63 1.98´10-9 1.10´10-8 
HfN/HfNb0.05O1.65 5.76´10-8 1.56´10-7 
HfN/HfNb0.20O2.03 1.04´10-8 1.20´10-8 
HfN/HfNb0.32O2.25 1.52´10-6 1.70´10-9 
FGA HfN/HfO1.63 1.77´10-7 9.36´10-9 
FGA HfN/HfNb0.05O1.65 3.58´10-9 9.32´10-9 
FGA HfN/HfNb0.20O2.03 5.58´10-9 1.71´10-9 
FGA HfN/HfNb0.32O2.25 2.97´10-6 2.07´10-9 
 
16 
7. 參考文獻 
1.  R. H. Dennard, F. H. Gaensslen, V. L. Rideout, E. Bassous, and A. R. LeBlanc, IEEE J. 
Solid-State Circuit 9, 256 (1974). 
2 International Technology Roadmap for Semiconductors, (2006 update) 
3 Clen D. Wilk Robert M. Wallace, Semicond. int. June, 153 (2001). 
4 D. A. Muller, T. Sorsch, S. Moccio, F. H. Baumann, K. Evans-Lutterodt, and G. Timp, 
Nature 399, 758 (1999). 
5 J. D. Plummer and P. B. Griffin, Proc. IEEE 89, 240 (2001). 
6 C. P. Liu, Y. Ma, H. Luftman, and S. J. Hillenius, IEEE Electron Device Lett. 18, 212 (1997). 
7 A. Martin, P. O'Sullivan, and A. Mathewson, Microelectron. Reliab. 38, 37 (1998). 
8 S. H. Lo, D. A. Buchanan, and Y. Taur, IBM J. Res. Dev. 43, 327 (1999). 
9 Chen Chien-Hao, Fang Yean-Kuen, Ting Shyh-Fann, Hsieh Wen-Tse, Yang Chih-Wei, Hsu 
Tzu-Hsuan, Yu Mo-Chiun, Lee Tze-Liang, Chen Shih-Chang, Yu Chen-Hua, and Liang 
Mong-Song, IEEE Trans. Electron Devices 49, 840 (2002). 
10 International Technology Roadmap for Semiconductors, (2005 edition) 
11 H. Harris, K. Choi, N. Mehta, A. Chandolu, N. Biswas, G. Kipshidze, S. Nikishin, S. 
Gangopadhyay, and H. Temkin, Appl. Phys. Lett. 81, 1065 (2002). 
12 M. Houssa, L. Pantisano, L. A. Ragnarsson, R. Degraeve, T. Schram, G. Pourtois, S. De 
Gendt, G. Groeseneken, and M. M. Heyns, Mater. Sci. Eng. R-Rep. 51, 37 (2006). 
13 K. J. Hubbard and D. G. Schlom, J. Mater. Res. 11, 2757 (1996). 
14 K. Yamamoto, S. Hayashi, M. Kubota, and M. Niwa, Appl. Phys. Lett. 81, 2053 (2002). 
15 M. A. Quevedo-Lopez, M. El-Bouanani, B. E. Gnade, R. M. Wallace, M. R. Visokay, M. 
Douglas, M. J. Bevan, and L. Colombo, J. Appl. Phys. 92, 3540 (2002). 
16 Alexander A. Demkov and Alexandra Navrotsky, Materials fundamentals of gate dielectrics. 
(Springer, Dordrecht, 2005). 
17 H. R. Huff and D. C. Gilmer, High dielectric constant materials :VLSI MOSFET applications. 
(Springer, Berlin, 2005). 
18 H. Stegmann and E. Zschech, Appl. Phys. Lett. 83, 5017 (2003). 
19 A. Nakajima, T. Yoshimoto, T. Kidera, and S. Yokoyama, Appl. Phys. Lett. 79, 665 (2001). 
20 C. McGuinness, D. F. Fu, J. E. Downes, K. E. Smith, G. Hughes, and J. Roche, J. Appl. Phys. 
94, 3919 (2003). 
21 M. Copel, E. Cartier, E. P. Gusev, S. Guha, N. Bojarczuk, and M. Poppeller, Appl. Phys. Lett. 
78, 2670 (2001). 
18 
45 M. R. Visokay, J. J. Chambers, A. L. P. Rotondaro, A. Shanware, and L. Colombo, Appl. 
Phys. Lett. 80, 3183 (2002). 
46 M. Koike, T. Ino, Y. Kamimuta, M. Koyama, Y. Kamata, M. Suzuki, Y. Mitani, and A. 
Nishiyama, Phys. Rev. B 73, 125123 (2006). 
47 P. F. Lee, J. Y. Dai, K. H. Wong, H. L. W. Chan, and C. L. Choy, J. Appl. Phys. 93, 3665 
(2003). 
48 Y. K. Chiou, C. H. Chang, C. C. Wang, K. Y. Lee, T. B. Wu, R. Kwo, and M. H. Hong, J. 
Electrochem. Soc. 154, G99 (2007). 
49 D. H. Triyoso, R. I. Hegde, S. Zollner, M. E. Ramon, S. Kalpat, R. Gregory, X. D. Wang, J. 
Jiang, M. Raymond, R. Rai, D. Werho, D. Roan, B. E. White, and P. J. Tobin, J. Appl. Phys. 
98, 054104 (2005). 
50 M. Li, Z. Zhang, S. A. Campbell, W. L. Gladfelter, M. P. Agustin, D. O. Klenov, and S. 
Stemmer, J. Appl. Phys. 98, 054506 (2005). 
51 D. H. Triyoso, R. I. Hegde, J. K. Schaeffer, D. Roan, P. J. Tobin, S. B. Samavedam, B. E. 
White, R. Gregory, and X. D. Wang, Appl. Phys. Lett. 88, 222901 (2006). 
52 R. I. Hegde, D. H. Triyoso, S. B. Samavedam, and B. E. White, J. Appl. Phys. 101, 074113 
(2007). 
53 X. F. Yu, C. X. Zhu, M. F. Li, A. Chin, A. Y. Du, W. D. Wang, and D. L. Kwong, Appl. Phys. 
Lett. 85, 2893 (2004). 
54 K. Kita, K. Kyuno, and A. Toriumi, Appl. Phys. Lett. 86, 102906 (2005). 
55 J. Y. Dai, P. F. Lee, K. H. Wong, H. L. W. Chan, and C. L. Choy, J. Appl. Phys. 94, 912 
(2003). 
56 A. Dimoulas, G. Vellianitis, G. Mavrou, G. Apostolopoulos, A. Travlos, C. Wiemer, M. 
Fanciulli, and Z. M. Rittersma, Appl. Phys. Lett. 85, 3205 (2004). 
57 H. Lee, S. Jeon, and H. Hwang, Appl. Phys. Lett. 79, 2615 (2001). 
58 N. Lu, H. J. Li, J. J. Peterson, and D. L. Kwong, Appl. Phys. Lett. 90, 082911 (2007). 
59 L. Wang, K. Xue, J. B. Xu, A. P. Huang, and P. K. Chu, Appl. Phys. Lett. 88, 072903 (2006). 
60 H. Watanabe, M. Saitoh, N. Ikarashi, and T. Tatsumi, Appl. Phys. Lett. 85, 449 (2004). 
61 M. H. Cho, Y. S. Roh, C. N. Whang, K. Jeong, H. J. Choi, S. W. Nam, D. H. Ko, J. H. Lee, N. 
I. Lee, and K. Fujihara, Appl. Phys. Lett. 81, 1071 (2002). 
62 A. Pignolet, G. M. Rao, and S. B. Krupanidhi, Thin Solid Films 261, 18 (1995). 
63 K. Kukli, M. Ritala, and M. Leskela, J. Appl. Phys. 86, 5656 (1999). 
64 K. Kukli, M. Ritala, M. Leskela, T. Sajavaara, and J. Keinonen, J. Mater. Sci.-Mater. Electron. 
14, 361 (2003). 
 
 
20 
附錄: 已發表論文 
1. Influence of nitrogen content in WNx on its thermal stability and electrical property as a 
gate electrode, Journal of the Electrochemcial Society 153(6), G572 (2006) 
 
 
22 
 
 
24 
 
26 
2. Influence of thickness on the material characteristics of reactively sputtered W2N layer and 
electrical properties of W/W2N/SiO2/Si capacitors, Journal of Alloys and Compounds, in press.  
 
 
28 
 
 
30 
 
附件 
出席國際學術會議心得報告及發表之論文 
 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
報 告 人 
姓   名 
 
陳貞夙 
 
服務機構 
及 職 稱 
 
國立成功大學 材料科學及工
程系 
教授 
      時間 
會議 
      地點 
2007年 6月 6-8日 
日本 金澤(Kanazawa) 
本會核定 
 
補助文號 
(專題計畫內核定) 
95-2221-E-006-196   
 
會 議 名 稱 
 (中文) 2006年濺鍍與電漿製程國際會議 
 (英文) 2007 International Symposium on Sputtering and Plasma Processes  
發表論文題
目 
(中文) 濺鍍氮化鎢薄膜及其作為閘極電極之特性研究 
(英文)  Sputter deposition of WNx films and their characteristics as gate 
electrode 
 
報告內容應包括下列各項： 
 
一、參加會議經過 
 
二、與會心得 
 
三、考察參觀活動(無是項活動者省略) 
 
四、建議 
 
五、攜回資料名稱及內容 
 
六、其他 
 
特性；可惜的是發表作者不願對詳細的製程內容加以評論。 
相對的，有不少來自學校(研究單位)的論文具有極佳的內容及深度。Nagoya University
的 Prof. Hori針對 plasma etching process的診斷(diagnostics)方面的研究極為基礎，他們不
僅探討氣相內的 species及 radical density，也詳細研究物種所具有的 energy，以便瞭解
etching後所得的形態。 而來自 UC Berkeley的 Dr. Huijben (of Prof. R. Ramesh’s group)發
表“correlated oxide heterostructures”一文，  其中詳細說明 LaAlO3與 SrTiO3疊層時，會
因相接面為 Al-O/ Sr-O或 La-O/Ti-O，而造成不同導電性的界面，而其原因與 band structure
相關。還有來自 Uppsala University (Sweden)的 Dr. Bardos發表“Plasma process at 
atmospheric and low pressure”一文，說明 atmospheric plasma process的物理現象、例子及應
用。一般 plasma製程為 low pressure condition，atmospheric plasma被視為“不夠乾淨、不
易控制”，但此論文顯示 atmospheric plasma process具有許多非傳統性的特殊應用範疇，例
如成長奈米結構金屬氧化物，以及 reactive interaction with liquids。因此，atmospheric plasma 
process的未來發展將是相當有潛力的。 
   
 
三、考察參觀活動(無是項活動者省略) 
由於京都位於大阪與金澤之間，因此在會後返台之前，藉此機會到京都大學 Prof. Seiji 
Isoda (Advanced Research Center for Beam Science, Institute for Chemical Research, Kyoto 
University)的實驗室拜訪。Prof. Isoda於今年三月下旬時應清華大學周立人教授之邀來台參
訪，當時曾經到訪成大材料系，故有此機會回訪。Prof. Isoda為專長於 Electron microcscopy，
主持的 Advanced Research Center for Beam Science內有五部 TEM，包括一台部有 20年歷史
的 1 MV TEM (JEOL ARM-1000)，以及可作低溫實驗的 400kV TEM (JEOL JEM-400EX)。
Prof. Isoda實驗室的主要工作為利用 TEM對材料進行解析。例如，利用 contrast的解析來
確定 TEM atomic image中的原子種類，以及如何運用 high resolution electron microscopy獲
得有機分子的影像。Institute for Chemical Research從事 Electron microcscopy工作近半世
紀，該實驗室的設備及相關研究可說是近 20多年來，Electron microcscopy研究發展過程的
一個縮影。 
當然，Prof. Isoda實驗室也進行功能性材料的製作與性能研究，主題多與光電相關，例
如：Electron transport in dye-sesitized solar cells, organic modified nanostructured SnO2 
electrode for photoelectronchemical devices。由於 Institute for Chemical Research具有多個有
機材料相關的研究團隊，這些功能性材料多半為 organic-inorganic hybrid系統。因此，該實
驗室除了有最先進的 Electron microcscopy技術，也同時有相當寬廣的材料研究領域範圍。 
 
ISSP2007 發表論文 
 
Sputter deposition of WNx films and their characteristics as 
gate electrode 
 
Jen-Sue Chen and Pei-Chuen Jiang 
Department of Materials Science and Engineering, National Cheng Kung University, Tainan, Taiwan 
 
In this study, the material characteristics of reactively sputtered WNx thin films and the possibility of 
employing WNx as the metal gate electrode of MOSFET are investigated. With increasing nitrogen content in 
WNx, the crystal structure of WNx films transforms from W+W2N mix phase to W2N phase, and then to 
amorphous-like WN phase. The resistivity of WNx films increases with increasing nitrogen content. However, 
the work function of WNx films is affected by the crystal phase as well as the grain size of WNx film. Therefore, 
the work function of WNx does not straightforwardly depend on the nitrogen content.  
The effects of nitrogen concentration on the thermal stability and electric property of the WNx/SiO2/Si 
capacitors, upon annealing in N2+H2 (N2:H2=9:1) ambient, are also investigated. When the WNx film contains 
the W+W2N mix phase, oxygen diffuses from SiO2 into WNx and leads to the formation of a mixing layer after 
annealing. Subsequently, the flatband voltage of the MOS capacitor shifts positively after annealing at 500oC. 
In comparison, the WNx film of W2N phase exhibits good resistance to oxidation at the interface between WNx 
and SiO2. However, the W2N phase on the surface partly transforms to WO3 phase after annealing at 500oC. 
Regarding to the I-V characteristics, neither the nitrogen content in the WNx film nor the post-metal annealing 
affects the leakage current of WNx/SiO2/Si capacitors at both positive and negative biases. 
 
1. Introduction 
Over the decades, the dimension of complementary metal oxide semiconductor (CMOS) devices shrinks 
continuously in order to improve the electrical performance. At the same time, the choice of the gate electrode 
materials becomes an important issue. The conventional poly-silicon gate electrode of CMOS devices suffers 
several problems, such as gate depletion and boron penetration into the channel region. Gate depletion 
decreases the capacitance of the device and degrades the driving capability of channel current [1]. Boron 
penetration in p-channel metal oxide semiconductor field effect transistor reduces the control of threshold 
voltage and gate oxide reliability [2]. Therefore, metals or metal nitrides will be interesting materials for gate 
electrode application. 
As a gate electrode, its work function, resistivity, and compatibility with CMOS technology are key 
parameters [3]. Nitrogen implanted Mo [4] and thin films of Ti1-xAlxNy [5], Ta-Pt [6], Ta-Ti [6], Ti-Ni [7] have 
been investigated as gate electrodes. By varying their atomic composition, these materials may possess a 
suitable work function for gate electrode application. On the other hand, the thermal stability of TiN [8], WNx 
[9], TaN [10], Ta [11], TaSixNy [12], and WSix [13] has been discussed to see their compatibility with gate 
electrode process. Unfortunately, metal nitrides generally exhibit higher resistivity than pure metals. However, 
resistivity of gate electrode can be reduced by the stacking structure, such as W/TiN [14], W/WNx [15], 
Ta/TaNx [16]. 
Therefore, the literature suggests that metal nitrides are approved materials as gate electrodes. 
Nevertheless, nitrogen concentration and structure of metal nitride gate electrodes are not fully explored in 
previous studies. In this study, WNx and SiO2 are chosen as the gate electrode and gate dielectric of MOS 
capacitors, respectively. The WNx represents three W-nitride films of different nitrogen contents. Thermal 
stability and electrical property of WNx/SiO2/Si MOS capacitors are investigated after prolonging post-metal 
annealing. The phase and microstructure, compositional depth profiles and chemical bonding states of the WNx 
electrode, as well as the WNx/SiO2 interface after post-metal annealing are investigated. The connection 
between material characteristics and the electrical performance of WNx/SiO2/Si MOS capacitors is also 
discussed. 
W2N(111) : 37.50 8.1 
WN0.8 5.01 W2N(111) : 37.09 17.1 
WN1.5 4.49 W2N(111) : 36.53 6.9 
 
To understand the variation of Fm for WNx films, the crystal structure of W and WNx films is investigated 
by using GIAXRD and shown in Fig. 2. In addition, the 2θ positions of main diffraction peaks of the films are 
listed in Table 1. Also listed in Table 1 is the mean grain size of the WNx films. The mean grain size can be 
estimated from the main peak breadth according to Scherrer’s formula [18]. The grain size of the WNx films 
reduces at the initial addition of nitrogen (WN0.4 and WN0.6 film), due to the disturbance of tungsten lattices by 
adding nitrogen and the transition from bcc-W to W2N. Our previous study on characterization of reactively 
sputtered WNx films indicates that well crystallized W2N films is over-stoichiometric in nitrogen (i.e. WN0.8) 
[19]. 
 
Fig. 2 GIAXRD patterns of WNx films with various nitrogen contents.  
 
In Table 1, one can see that for W and WN0.4 films, the grain size of W phase decreases from 13.9 nm (for 
W) to 8.4 nm (for WN0.4) and the Fm decreases from 4.67 V (for W) to 4.39 V (for WN0.4). Similarly, for WN0.8 
and WN1.5 films, the grain size of W2N phase decreases from 17.1 nm (for WN0.8) to 6.9 nm (for WN1.5) and the 
Fm decreases from 5.01 V (for WN0.8) to 4.49 V (for WN1.5). In either case, the Fm decreases with the decrease 
of the grain size. The film with small grain indicates that it exhibits poor crystalline quality. In addition, 
amorphous film has lower Fm than its crystalline counterpart [20]. Therefore, the poor crystalline quality would 
decrease the Fm of WNx film. On the other hand, the W and WN0.8 (W2N phase) films both show good 
crystalline quality, and the Fm of W (4.67 V) is smaller than that of WN0.8 (5.01 V). For the WN0.6 film with 
W+W2N mixed phases, its Fm is 4.50 V, which is greater than Fm of WN0.4 but smaller than Fm of WN0.8. 
Owing to presence of the W2N phase, the Fm of WN0.6 (W+W2N mixed phases) is larger than that of WN0.4 (W 
phase). 
 
3.2 Thermal stability of WNx/SiO2/Si capacitor 
WN0.6, WN0.8 and WN1.5 films are used to investigate the influence of nitrogen content in WNx on its 
thermal stability and electric property as a gate electrode. Surface chemical bonding states of 500oC-annealed 
WNx films are examined by XPS and the W 4f spectra are shown in Fig. 3. The low-energy side doublet is 
associated with the W 4f7/2 and W 4f5/2 peaks of nitrogen-bonded W and high-energy side doublet is associated 
with the W 4f7/2 and W 4f5/2 peaks of oxygen-bonded W. The intensity of nitrogen-bonded W increases with 
increasing N2 flow ratio, and oxygen-bonded W peaks of 500oC-annealed WN0.6 film are the most significant 
among the three. It is clear that the WNx film with high nitrogen content has the better ability to prevent the 
oxidation after annealing than the WNx film with low nitrogen content.  
It is clear that the oxidation of WNx is limited on the surface and it is most significant for the WN0.6 film 
(Fig. 4(a)). In addition, Fig. 4(a) also indicates that oxygen diffuses from SiO2 to WN0.6 film after annealing at 
500oC. In contrast, the interfaces of WN0.8/SiO2 and WN1.5/SiO2 remain sharp after annealing at 500oC (Fig. 4(b) 
and (c)). Although the surface of WNx films is oxidized, the composition inside WNx films is stable after 
annealing at 500oC. 
3.3 Electrical property of WNx/SiO2/Si capacitor 
Figures 5(a), (b) and (c) show the high frequency (100 kHz) hysteresis C-V curves of the as-fabricated 
and annealed WN0.6/SiO2/Si, WN0.8/SiO2/Si and WN1.5/SiO2/Si capacitors, respectively. The hysteresis offset is 
attributed to the trapping sites within the dielectric layer (SiO2).  
The density of trapping charges, Nh, can be calculated by the following equation [21]: 
qA
VC
N offsethysteresisoxh
-D=                   (Eq. 2) 
where ΔVhysteresis-offset is the hysteresis offset of the VFB. The values of ΔVhysteresis-offset and Nh for all MOS 
capacitors are listed in the Table 2. 
 
Fig. 5 C-V hysteresis loops of WNx/SiO2/Si MOS capacitors before and after annealing. (a) WN0.6/ SiO2/Si, (b) 
WN0.8/SiO2/Si, (c) WN1.5/SiO2/Si. 
 
The Nh which is attributed to the trivalent silicon is located near the SiO2/Si interface [22, 23], and it can 
react with hydrogen [24]. The suitable temperature of the reaction is 450oC [17], and the hydrogen may be 
released again if the annealing temperature is higher than 450oC. The reduction of Nh after annealing at 400oC 
is attributed to the decrease of trivalent silicon by reacting with hydrogen. However, the release of hydrogen is 
responsible for the increase of Nh after annealing at 500oC. 
400 < 10-10 5.63×10-8 
500 2.16×10-9 5.72×10-8 
As- fabricated < 10-10 7.60×10-8 
400 1.28×10-10 5.18×10-8 WN0.8 
500 2.09×10-10 2.98×10-8 
As- fabricated < 10-10 6.96×10-8 
400 < 10-10 7.11×10-8 WN1.5 
500 < 10-10 7.01×10-8 
 
4. Conclusion 
The nitrogen content in WNx films changes the crystal phases (W vs. W2N) as well as the grain size. With 
the comparably large grain size, Φm of W2N  is greater than Φm of W. Addition of nitrogen into the large-grain 
W and WN0.8 films will decrease their grain size due to the disturbance of lattices, and the Φm is consequently 
reduced. For three WNx films of different compositions (WN0.6, WN0.8 and WN1.5), the nitrogen concentration 
determines the resistance to surface oxidation and interdiffusion at the WNx/SiO2 interface. WN0.6 has poor 
oxidization resistance and the interdiffusion at WN0.6/SiO2 interface upon post-metal annealing at 500oC. The 
C-V and I-V characteristics of WNx/SiO2/Si MOS capacitors are generally not sensitive to the nitrogen 
concentration of WNx.  
 
Acknowledgements 
The authors gratefully appreciate the financial support from the National Science Council of Taiwan, R.O.C. 
(grant no. NSC 95-2221-E-006- 196). They are greatly indebted to the Taiwan Semiconductor Manufacturing 
Company and Applied Materials, Taiwan. 
 
References 
[1] W. –J. Cho, J. –E. Hong, W. –H. Jin, K. –S. Lee, S. –K. Rha, H. –S. Kim, Solid-State Electronics 44 (2000) 
393. 
[2] K. S. Krisch, M. L. Green, F. H. Baumann, D. Brasen, L. C. Feldman, L. Manchanda, IEEE Trans. on 
Electron Devices 43 (1996) 982. 
[3] The International Technology Roadmap for Semiconductors (Semiconductor Industry Association, San Jose, 
2005), Front End Processes Section, p. 22. 
[4] R. Lin, Q. Lu, P. Ranade, T.-J. King, and C. Hu, , IEEE Electron Device Lett. 23 (2002) 49. 
[5] T.-H. Cha, D.-G. Park, T.-K. Kim, S.-A. Jang, I.-S. Yeo, J.-S. Roh, and J. W. Park, Appl. Phys. Lett. 81 
(2002) 4192. 
[6]  B.-Y. Tsui and C.-F. Huang, IEEE Electron Device Lett. 24 (2003) 153. 
[7] I. Polishchuk, P. Ranade, T.-J. King, and C. Hu, Mat. Res. Soc. Symp. Proc., 670 (2001) K5.1.1. 
[8] M. Wittmer, J. R. Noser, and H. Melchior, J. Appl. Phys. 54 (1983) 1423. 
[9] B. Claflin, M. Binger, and G. Lucovsky, J. Vac. Sci. Technol. A 16 (1998) 1757. 
[10] B. H. Lee, R. Choi, L. Kang, S. Gopalan, R. Nieh, K. Onishi, Y. Jeon, W.-J. Qi, C. Kang, and J. C. Lee, 
Tech. Dig. of IEDM (2000) p. 39. 
[11] T. Ushiki, K. Kawai, I. Ohshima, and T. Ohmi, IEEE Trans. Electron Devices, 47 (2000) 2201. 
[12] Y.-S. Suh, G. Heuss, H. Zhong, S.-N. Hong, and V. Misra, Symp. on VLSI Tech. Dig. (2001) p.47. 
[13] B. Sell, J. Willer, K. Pomplun, A. Sänger, D. Schumann, and W. Krautschneider, Microelectronic Eng. 55 
(2001) 197. 
[14] S. Youn, K. Roh, S. Yang, Y. Roh, K.-S. Kim, Y.-C. Jang, and N.-E. Lee, J. Vac. Sci. Technol. A 19, (2001) 
1591. 
[15] I. H. Cho, J.-S. Park, D. K. Sohn, and J. H. Ha, Jpn. J. Appl. Phys. 40 (2001) 4854. 
[16] H. Shimada, I. Ohshima, S.-I. Nakao, M. Nakagawa, K. Kanemoto, M. Hirayama, S. Sugawa, and T. Ohmi, 
Symp. on VLSI Tech. Dig. (2001) p.67. 
[17] D. K. Schroder, Semiconductor Material and Device Characterization, 2nd edition, Ch. 6, Wiley, New York 
(1998). 
