window.SIDEBAR_ITEMS = {"mod":["clk_out_en","date","ext_mem_pms_lock","flash_ace0_addr","flash_ace0_attr","flash_ace0_size","flash_ace1_addr","flash_ace1_attr","flash_ace1_size","flash_ace2_addr","flash_ace2_attr","flash_ace2_size","flash_ace3_addr","flash_ace3_attr","flash_ace3_size","front_end_mem_pd","host_inf_sel","redcy_sig0","redcy_sig1","sdio_ctrl","spi_mem_pms_ctrl","spi_mem_reject_addr","sram_ace0_addr","sram_ace0_attr","sram_ace0_size","sram_ace1_addr","sram_ace1_attr","sram_ace1_size","sram_ace2_addr","sram_ace2_attr","sram_ace2_size","sram_ace3_addr","sram_ace3_attr","sram_ace3_size","sysclk_conf","tick_conf","wifi_bb_cfg","wifi_bb_cfg_2","wifi_clk_en","wifi_rst_en"],"struct":["RegisterBlock"],"type":["CLK_OUT_EN","DATE","EXT_MEM_PMS_LOCK","FLASH_ACE0_ADDR","FLASH_ACE0_ATTR","FLASH_ACE0_SIZE","FLASH_ACE1_ADDR","FLASH_ACE1_ATTR","FLASH_ACE1_SIZE","FLASH_ACE2_ADDR","FLASH_ACE2_ATTR","FLASH_ACE2_SIZE","FLASH_ACE3_ADDR","FLASH_ACE3_ATTR","FLASH_ACE3_SIZE","FRONT_END_MEM_PD","HOST_INF_SEL","REDCY_SIG0","REDCY_SIG1","SDIO_CTRL","SPI_MEM_PMS_CTRL","SPI_MEM_REJECT_ADDR","SRAM_ACE0_ADDR","SRAM_ACE0_ATTR","SRAM_ACE0_SIZE","SRAM_ACE1_ADDR","SRAM_ACE1_ATTR","SRAM_ACE1_SIZE","SRAM_ACE2_ADDR","SRAM_ACE2_ATTR","SRAM_ACE2_SIZE","SRAM_ACE3_ADDR","SRAM_ACE3_ATTR","SRAM_ACE3_SIZE","SYSCLK_CONF","TICK_CONF","WIFI_BB_CFG","WIFI_BB_CFG_2","WIFI_CLK_EN","WIFI_RST_EN"]};